//  (c) Cologne Chip AG
//  Config File Data for FPGA programmingtop_00     Version: Version 4.2 (1 May 2024)
//  Compile Time: 2024-06-04 20:41:17
//  Program Run:  2024-06-10 00:54:55
//  Program Call: /home/tibrahimovic/0.git-repo/cc-toolchain-linux/cc-toolchain-linux/bin/p_r/p_r -i net/top_synth.v -o top -ccf /home/tibrahimovic/projects/2.Simple--1/3.build/../1.hw/constraints/constraints.ccf -cCP --verbose 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config Select PLL   CMD_SPLL
// ---------------------------------
DD // Command: CMD_SPLL      addr: 32'h0000 0010
01 // Length: 1
8D // -- CRC low byte
F1 // -- CRC high byte
01
//    write config of PLL0
//    select config-set 0 of PLL0
//    select config-set 0 of PLL1
//    select config-set 0 of PLL2
//    select config-set 0 of PLL3
45 // -- CRC low byte
D7 // -- CRC high byte


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0017
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
82  //  0 PLL Config data 0
20  //  1 PLL Config data 1
0A  //  2 PLL Config data 2
08  //  3 PLL Config data 3
05  //  4 PLL Config data 4
04  //  5 PLL Config data 5
00  //  6 PLL Config data 6
64  //  7 PLL Config data 7
10  //  8 PLL Config data 8
01  //  9 PLL Config data 9
CB  // 10 PLL Config data 10
01  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
14  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
00  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
D5 // -- CRC low byte
5D // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 003B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0043
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00C1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0137     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 013F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0233     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 023B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 032F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0337
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 042B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0433
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0527     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 052F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 05A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
2A  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0623     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 062B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
00  // 66 x23y-1 SB_DRIVE plane 2,1
48  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
48  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
00  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
48  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
00  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 06A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
82  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
A8  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 071F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0727
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
00  // 81 x27y-1 SB_DRIVE plane 8,7
48  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
48  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
00  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 079D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 07A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 081B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0823
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0899     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 08A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0917     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 091F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
00  // 66 x35y-1 SB_DRIVE plane 2,1
48  // 67 x35y-1 SB_BIG plane 2
12  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
00  // 81 x35y-1 SB_DRIVE plane 8,7
48  // 82 x35y-1 SB_BIG plane 8
12  // 83 x35y-1 SB_BIG plane 8
48  // 84 x35y-1 SB_BIG plane 9
12  // 85 x35y-1 SB_BIG plane 9
00  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
48  // 89 x35y-1 SB_BIG plane 11
12  // 90 x35y-1 SB_BIG plane 11
00  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0995     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 099D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A13     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A1B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
00  // 66 x39y-1 SB_DRIVE plane 2,1
48  // 67 x39y-1 SB_BIG plane 2
12  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
48  // 84 x39y-1 SB_BIG plane 9
12  // 85 x39y-1 SB_BIG plane 9
00  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
48  // 89 x39y-1 SB_BIG plane 11
12  // 90 x39y-1 SB_BIG plane 11
00  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A91     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A99
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
48  // 84 x42y0 SB_BIG plane 9
12  // 85 x42y0 SB_BIG plane 9
00  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B0F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B17
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B8D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B95
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
C8  // 84 x46y0 SB_BIG plane 9
13  // 85 x46y0 SB_BIG plane 9
02  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C0B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C13
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
C8  // 84 x47y-1 SB_BIG plane 9
13  // 85 x47y-1 SB_BIG plane 9
02  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C89     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C91
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
C8  // 84 x50y0 SB_BIG plane 9
13  // 85 x50y0 SB_BIG plane 9
02  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D07     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
C8  // 84 x51y-1 SB_BIG plane 9
13  // 85 x51y-1 SB_BIG plane 9
02  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
13  // 67 x54y0 SB_BIG plane 2
74  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
C8  // 84 x54y0 SB_BIG plane 9
13  // 85 x54y0 SB_BIG plane 9
02  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
7D // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_S1_A[0]  _a264  OBF  at x57y0
09  //  1 GPIO_S1_A[0]
01  //  2 GPIO_S1_A[0]
00  //  3 GPIO_S1_A[0]
01  //  4 GPIO_S1_A[0]
00  //  5 GPIO_S1_A[0]
00  //  6 GPIO_S1_A[0]
00  //  7 GPIO_S1_A[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x57y-2
00  // 10 edge_io_EN1 at x57y-2
00  // 11 edge_io_EN0 at x58y-2
00  // 12 edge_io_EN1 at x58y-2
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F85
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1003
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1079     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1081
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1175     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 117D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11FB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1271     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1279
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 136D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1375
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13F3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1469     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1471
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14EF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1565     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 156D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15EB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1661     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1669
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x90y0 SB_BIG plane 1
12  // 65 x90y0 SB_BIG plane 1
00  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
48  // 84 x90y0 SB_BIG plane 9
12  // 85 x90y0 SB_BIG plane 9
00  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
48  // 84 x91y-1 SB_BIG plane 9
12  // 85 x91y-1 SB_BIG plane 9
00  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 175D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1765
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17E3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
00  // 66 x95y-1 SB_DRIVE plane 2,1
48  // 67 x95y-1 SB_BIG plane 2
12  // 68 x95y-1 SB_BIG plane 2
48  // 69 x95y-1 SB_BIG plane 3
12  // 70 x95y-1 SB_BIG plane 3
00  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
00  // 76 x95y-1 SB_DRIVE plane 6,5
48  // 77 x95y-1 SB_BIG plane 6
12  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
48  // 84 x95y-1 SB_BIG plane 9
12  // 85 x95y-1 SB_BIG plane 9
00  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1859     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1861
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
48  // 84 x98y0 SB_BIG plane 9
12  // 85 x98y0 SB_BIG plane 9
00  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
00  // 66 x99y-1 SB_DRIVE plane 2,1
48  // 67 x99y-1 SB_BIG plane 2
12  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
00  // 81 x99y-1 SB_DRIVE plane 8,7
48  // 82 x99y-1 SB_BIG plane 8
12  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1955     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 195D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_S2_A[0]  _a265  OBF  at x101y0
09  //  1 GPIO_S2_A[0]
01  //  2 GPIO_S2_A[0]
00  //  3 GPIO_S2_A[0]
01  //  4 GPIO_S2_A[0]
00  //  5 GPIO_S2_A[0]
00  //  6 GPIO_S2_A[0]
00  //  7 GPIO_S2_A[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x101y-2
00  // 10 edge_io_EN1 at x101y-2
00  // 11 edge_io_EN0 at x102y-2
00  // 12 edge_io_EN1 at x102y-2
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
00  // 66 x103y-1 SB_DRIVE plane 2,1
48  // 67 x103y-1 SB_BIG plane 2
12  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A51     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A59
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
48  // 84 x106y0 SB_BIG plane 9
12  // 85 x106y0 SB_BIG plane 9
00  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1ACF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
00  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
12  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
48  // 84 x107y-1 SB_BIG plane 9
12  // 85 x107y-1 SB_BIG plane 9
00  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
A8  // 94 x108y0 SB_SML plane 1
82  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
82  // 98 x108y0 SB_SML plane 4,3
2A  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B4D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B55
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
48  // 69 x110y0 SB_BIG plane 3
12  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BCB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BD3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
00  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
12  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
00  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
12  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C49     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C51
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CCF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
00  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
12  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
12  // 70 x115y-1 SB_BIG plane 3
00  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D45     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D4D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DCB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
00  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
12  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E41     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E49
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
2A  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EBF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
00  // 71 x123y-1 SB_DRIVE plane 4,3
48  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F45
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
2A  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FC3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
00  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
12  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
00  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
12  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2039     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2041
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
2A  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20BF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
00  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
12  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2135     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 213D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
2A  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
48  // 69 x135y-1 SB_BIG plane 3
12  // 70 x135y-1 SB_BIG plane 3
00  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2231     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2239
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 232D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2335
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2429     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2431
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2525     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 252D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 25A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2621     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2629
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 269F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 271D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2725
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 279B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 27A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2819     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2821
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2897     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 289F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2915     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
01 // y_sel: 1
6E // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 291D
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x53y1 CPE[0]
00  //  1 x53y1 CPE[1]
00  //  2 x53y1 CPE[2]
00  //  3 x53y1 CPE[3]
00  //  4 x53y1 CPE[4]
00  //  5 x53y1 CPE[5]
00  //  6 x53y1 CPE[6]
00  //  7 x53y1 CPE[7]
00  //  8 x53y1 CPE[8]
00  //  9 x53y1 CPE[9]
00  // 10 x53y2 CPE[0]
00  // 11 x53y2 CPE[1]
00  // 12 x53y2 CPE[2]
00  // 13 x53y2 CPE[3]
00  // 14 x53y2 CPE[4]
00  // 15 x53y2 CPE[5]
00  // 16 x53y2 CPE[6]
00  // 17 x53y2 CPE[7]
00  // 18 x53y2 CPE[8]
00  // 19 x53y2 CPE[9]
00  // 20 x54y1 CPE[0]
00  // 21 x54y1 CPE[1]
00  // 22 x54y1 CPE[2]
00  // 23 x54y1 CPE[3]
00  // 24 x54y1 CPE[4]
00  // 25 x54y1 CPE[5]
00  // 26 x54y1 CPE[6]
00  // 27 x54y1 CPE[7]
00  // 28 x54y1 CPE[8]
00  // 29 x54y1 CPE[9]
00  // 30 x54y2 CPE[0]
00  // 31 x54y2 CPE[1]
00  // 32 x54y2 CPE[2]
00  // 33 x54y2 CPE[3]
00  // 34 x54y2 CPE[4]
00  // 35 x54y2 CPE[5]
00  // 36 x54y2 CPE[6]
00  // 37 x54y2 CPE[7]
00  // 38 x54y2 CPE[8]
00  // 39 x54y2 CPE[9]
00  // 40 x53y1 INMUX plane 2,1
00  // 41 x53y1 INMUX plane 4,3
00  // 42 x53y1 INMUX plane 6,5
00  // 43 x53y1 INMUX plane 8,7
00  // 44 x53y1 INMUX plane 10,9
00  // 45 x53y1 INMUX plane 12,11
00  // 46 x53y2 INMUX plane 2,1
00  // 47 x53y2 INMUX plane 4,3
00  // 48 x53y2 INMUX plane 6,5
00  // 49 x53y2 INMUX plane 8,7
00  // 50 x53y2 INMUX plane 10,9
00  // 51 x53y2 INMUX plane 12,11
00  // 52 x54y1 INMUX plane 2,1
00  // 53 x54y1 INMUX plane 4,3
00  // 54 x54y1 INMUX plane 6,5
00  // 55 x54y1 INMUX plane 8,7
00  // 56 x54y1 INMUX plane 10,9
00  // 57 x54y1 INMUX plane 12,11
00  // 58 x54y2 INMUX plane 2,1
00  // 59 x54y2 INMUX plane 4,3
00  // 60 x54y2 INMUX plane 6,5
00  // 61 x54y2 INMUX plane 8,7
00  // 62 x54y2 INMUX plane 10,9
00  // 63 x54y2 INMUX plane 12,11
00  // 64 x53y1 SB_BIG plane 1
00  // 65 x53y1 SB_BIG plane 1
00  // 66 x53y1 SB_DRIVE plane 2,1
00  // 67 x53y1 SB_BIG plane 2
00  // 68 x53y1 SB_BIG plane 2
00  // 69 x53y1 SB_BIG plane 3
00  // 70 x53y1 SB_BIG plane 3
00  // 71 x53y1 SB_DRIVE plane 4,3
00  // 72 x53y1 SB_BIG plane 4
00  // 73 x53y1 SB_BIG plane 4
00  // 74 x53y1 SB_BIG plane 5
00  // 75 x53y1 SB_BIG plane 5
00  // 76 x53y1 SB_DRIVE plane 6,5
00  // 77 x53y1 SB_BIG plane 6
00  // 78 x53y1 SB_BIG plane 6
00  // 79 x53y1 SB_BIG plane 7
00  // 80 x53y1 SB_BIG plane 7
00  // 81 x53y1 SB_DRIVE plane 8,7
00  // 82 x53y1 SB_BIG plane 8
00  // 83 x53y1 SB_BIG plane 8
C0  // 84 x53y1 SB_BIG plane 9
01  // 85 x53y1 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x55y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2979     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
01 // y_sel: 1
66 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2981
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x55y1 CPE[0]
00  //  1 x55y1 CPE[1]
00  //  2 x55y1 CPE[2]
00  //  3 x55y1 CPE[3]
00  //  4 x55y1 CPE[4]
00  //  5 x55y1 CPE[5]
00  //  6 x55y1 CPE[6]
00  //  7 x55y1 CPE[7]
00  //  8 x55y1 CPE[8]
00  //  9 x55y1 CPE[9]
00  // 10 x55y2 CPE[0]
00  // 11 x55y2 CPE[1]
00  // 12 x55y2 CPE[2]
00  // 13 x55y2 CPE[3]
00  // 14 x55y2 CPE[4]
00  // 15 x55y2 CPE[5]
00  // 16 x55y2 CPE[6]
00  // 17 x55y2 CPE[7]
00  // 18 x55y2 CPE[8]
00  // 19 x55y2 CPE[9]
00  // 20 x56y1 CPE[0]
00  // 21 x56y1 CPE[1]
00  // 22 x56y1 CPE[2]
00  // 23 x56y1 CPE[3]
00  // 24 x56y1 CPE[4]
00  // 25 x56y1 CPE[5]
00  // 26 x56y1 CPE[6]
00  // 27 x56y1 CPE[7]
00  // 28 x56y1 CPE[8]
00  // 29 x56y1 CPE[9]
00  // 30 x56y2 CPE[0]
00  // 31 x56y2 CPE[1]
00  // 32 x56y2 CPE[2]
00  // 33 x56y2 CPE[3]
00  // 34 x56y2 CPE[4]
00  // 35 x56y2 CPE[5]
00  // 36 x56y2 CPE[6]
00  // 37 x56y2 CPE[7]
00  // 38 x56y2 CPE[8]
00  // 39 x56y2 CPE[9]
00  // 40 x55y1 INMUX plane 2,1
00  // 41 x55y1 INMUX plane 4,3
00  // 42 x55y1 INMUX plane 6,5
00  // 43 x55y1 INMUX plane 8,7
00  // 44 x55y1 INMUX plane 10,9
00  // 45 x55y1 INMUX plane 12,11
00  // 46 x55y2 INMUX plane 2,1
00  // 47 x55y2 INMUX plane 4,3
00  // 48 x55y2 INMUX plane 6,5
00  // 49 x55y2 INMUX plane 8,7
00  // 50 x55y2 INMUX plane 10,9
00  // 51 x55y2 INMUX plane 12,11
08  // 52 x56y1 INMUX plane 2,1
00  // 53 x56y1 INMUX plane 4,3
00  // 54 x56y1 INMUX plane 6,5
00  // 55 x56y1 INMUX plane 8,7
00  // 56 x56y1 INMUX plane 10,9
00  // 57 x56y1 INMUX plane 12,11
00  // 58 x56y2 INMUX plane 2,1
00  // 59 x56y2 INMUX plane 4,3
00  // 60 x56y2 INMUX plane 6,5
00  // 61 x56y2 INMUX plane 8,7
00  // 62 x56y2 INMUX plane 10,9
00  // 63 x56y2 INMUX plane 12,11
00  // 64 x56y2 SB_BIG plane 1
00  // 65 x56y2 SB_BIG plane 1
00  // 66 x56y2 SB_DRIVE plane 2,1
00  // 67 x56y2 SB_BIG plane 2
00  // 68 x56y2 SB_BIG plane 2
00  // 69 x56y2 SB_BIG plane 3
00  // 70 x56y2 SB_BIG plane 3
00  // 71 x56y2 SB_DRIVE plane 4,3
00  // 72 x56y2 SB_BIG plane 4
00  // 73 x56y2 SB_BIG plane 4
00  // 74 x56y2 SB_BIG plane 5
00  // 75 x56y2 SB_BIG plane 5
00  // 76 x56y2 SB_DRIVE plane 6,5
00  // 77 x56y2 SB_BIG plane 6
00  // 78 x56y2 SB_BIG plane 6
00  // 79 x56y2 SB_BIG plane 7
00  // 80 x56y2 SB_BIG plane 7
00  // 81 x56y2 SB_DRIVE plane 8,7
00  // 82 x56y2 SB_BIG plane 8
00  // 83 x56y2 SB_BIG plane 8
00  // 84 x56y2 SB_BIG plane 9
00  // 85 x56y2 SB_BIG plane 9
00  // 86 x56y2 SB_DRIVE plane 10,9
00  // 87 x56y2 SB_BIG plane 10
00  // 88 x56y2 SB_BIG plane 10
00  // 89 x56y2 SB_BIG plane 11
00  // 90 x56y2 SB_BIG plane 11
00  // 91 x56y2 SB_DRIVE plane 12,11
00  // 92 x56y2 SB_BIG plane 12
00  // 93 x56y2 SB_BIG plane 12
00  // 94 x55y1 SB_SML plane 1
E0  // 95 x55y1 SB_SML plane 2,1
05 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x57y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 29E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
01 // y_sel: 1
BE // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 29EF
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x57y1 CPE[0]  _a307  C_///AND/
00  //  1 x57y1 CPE[1]
00  //  2 x57y1 CPE[2]
00  //  3 x57y1 CPE[3]
00  //  4 x57y1 CPE[4]
00  //  5 x57y1 CPE[5]
00  //  6 x57y1 CPE[6]
00  //  7 x57y1 CPE[7]
00  //  8 x57y1 CPE[8]
00  //  9 x57y1 CPE[9]
00  // 10 x57y2 CPE[0]
00  // 11 x57y2 CPE[1]
00  // 12 x57y2 CPE[2]
00  // 13 x57y2 CPE[3]
00  // 14 x57y2 CPE[4]
00  // 15 x57y2 CPE[5]
00  // 16 x57y2 CPE[6]
00  // 17 x57y2 CPE[7]
00  // 18 x57y2 CPE[8]
00  // 19 x57y2 CPE[9]
00  // 20 x58y1 CPE[0]
00  // 21 x58y1 CPE[1]
00  // 22 x58y1 CPE[2]
00  // 23 x58y1 CPE[3]
00  // 24 x58y1 CPE[4]
00  // 25 x58y1 CPE[5]
00  // 26 x58y1 CPE[6]
00  // 27 x58y1 CPE[7]
00  // 28 x58y1 CPE[8]
00  // 29 x58y1 CPE[9]
00  // 30 x58y2 CPE[0]
00  // 31 x58y2 CPE[1]
00  // 32 x58y2 CPE[2]
00  // 33 x58y2 CPE[3]
00  // 34 x58y2 CPE[4]
00  // 35 x58y2 CPE[5]
00  // 36 x58y2 CPE[6]
00  // 37 x58y2 CPE[7]
00  // 38 x58y2 CPE[8]
00  // 39 x58y2 CPE[9]
08  // 40 x57y1 INMUX plane 2,1
28  // 41 x57y1 INMUX plane 4,3
00  // 42 x57y1 INMUX plane 6,5
00  // 43 x57y1 INMUX plane 8,7
00  // 44 x57y1 INMUX plane 10,9
00  // 45 x57y1 INMUX plane 12,11
00  // 46 x57y2 INMUX plane 2,1
00  // 47 x57y2 INMUX plane 4,3
00  // 48 x57y2 INMUX plane 6,5
00  // 49 x57y2 INMUX plane 8,7
00  // 50 x57y2 INMUX plane 10,9
00  // 51 x57y2 INMUX plane 12,11
08  // 52 x58y1 INMUX plane 2,1
00  // 53 x58y1 INMUX plane 4,3
40  // 54 x58y1 INMUX plane 6,5
00  // 55 x58y1 INMUX plane 8,7
40  // 56 x58y1 INMUX plane 10,9
00  // 57 x58y1 INMUX plane 12,11
00  // 58 x58y2 INMUX plane 2,1
28  // 59 x58y2 INMUX plane 4,3
40  // 60 x58y2 INMUX plane 6,5
00  // 61 x58y2 INMUX plane 8,7
40  // 62 x58y2 INMUX plane 10,9
00  // 63 x58y2 INMUX plane 12,11
48  // 64 x57y1 SB_BIG plane 1
12  // 65 x57y1 SB_BIG plane 1
00  // 66 x57y1 SB_DRIVE plane 2,1
11  // 67 x57y1 SB_BIG plane 2
00  // 68 x57y1 SB_BIG plane 2
00  // 69 x57y1 SB_BIG plane 3
00  // 70 x57y1 SB_BIG plane 3
00  // 71 x57y1 SB_DRIVE plane 4,3
00  // 72 x57y1 SB_BIG plane 4
00  // 73 x57y1 SB_BIG plane 4
48  // 74 x57y1 SB_BIG plane 5
12  // 75 x57y1 SB_BIG plane 5
00  // 76 x57y1 SB_DRIVE plane 6,5
00  // 77 x57y1 SB_BIG plane 6
00  // 78 x57y1 SB_BIG plane 6
00  // 79 x57y1 SB_BIG plane 7
00  // 80 x57y1 SB_BIG plane 7
00  // 81 x57y1 SB_DRIVE plane 8,7
00  // 82 x57y1 SB_BIG plane 8
00  // 83 x57y1 SB_BIG plane 8
00  // 84 x57y1 SB_BIG plane 9
00  // 85 x57y1 SB_BIG plane 9
00  // 86 x57y1 SB_DRIVE plane 10,9
00  // 87 x57y1 SB_BIG plane 10
00  // 88 x57y1 SB_BIG plane 10
00  // 89 x57y1 SB_BIG plane 11
00  // 90 x57y1 SB_BIG plane 11
00  // 91 x57y1 SB_DRIVE plane 12,11
00  // 92 x57y1 SB_BIG plane 12
00  // 93 x57y1 SB_BIG plane 12
A8  // 94 x58y2 SB_SML plane 1
02  // 95 x58y2 SB_SML plane 2,1
00  // 96 x58y2 SB_SML plane 2
00  // 97 x58y2 SB_SML plane 3
00  // 98 x58y2 SB_SML plane 4,3
00  // 99 x58y2 SB_SML plane 4
A8  // 100 x58y2 SB_SML plane 5
02  // 101 x58y2 SB_SML plane 6,5
C8 // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x59y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
01 // y_sel: 1
D6 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A63
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x59y1 CPE[0]
00  //  1 x59y1 CPE[1]
00  //  2 x59y1 CPE[2]
00  //  3 x59y1 CPE[3]
00  //  4 x59y1 CPE[4]
00  //  5 x59y1 CPE[5]
00  //  6 x59y1 CPE[6]
00  //  7 x59y1 CPE[7]
00  //  8 x59y1 CPE[8]
00  //  9 x59y1 CPE[9]
00  // 10 x59y2 CPE[0]
00  // 11 x59y2 CPE[1]
00  // 12 x59y2 CPE[2]
00  // 13 x59y2 CPE[3]
00  // 14 x59y2 CPE[4]
00  // 15 x59y2 CPE[5]
00  // 16 x59y2 CPE[6]
00  // 17 x59y2 CPE[7]
00  // 18 x59y2 CPE[8]
00  // 19 x59y2 CPE[9]
00  // 20 x60y1 CPE[0]
00  // 21 x60y1 CPE[1]
00  // 22 x60y1 CPE[2]
00  // 23 x60y1 CPE[3]
00  // 24 x60y1 CPE[4]
00  // 25 x60y1 CPE[5]
00  // 26 x60y1 CPE[6]
00  // 27 x60y1 CPE[7]
00  // 28 x60y1 CPE[8]
00  // 29 x60y1 CPE[9]
00  // 30 x60y2 CPE[0]
00  // 31 x60y2 CPE[1]
00  // 32 x60y2 CPE[2]
00  // 33 x60y2 CPE[3]
00  // 34 x60y2 CPE[4]
00  // 35 x60y2 CPE[5]
00  // 36 x60y2 CPE[6]
00  // 37 x60y2 CPE[7]
00  // 38 x60y2 CPE[8]
00  // 39 x60y2 CPE[9]
08  // 40 x59y1 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x61y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
01 // y_sel: 1
0E // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A9A
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x61y1 CPE[0]
00  //  1 x61y1 CPE[1]
00  //  2 x61y1 CPE[2]
00  //  3 x61y1 CPE[3]
00  //  4 x61y1 CPE[4]
00  //  5 x61y1 CPE[5]
00  //  6 x61y1 CPE[6]
00  //  7 x61y1 CPE[7]
00  //  8 x61y1 CPE[8]
00  //  9 x61y1 CPE[9]
00  // 10 x61y2 CPE[0]
00  // 11 x61y2 CPE[1]
00  // 12 x61y2 CPE[2]
00  // 13 x61y2 CPE[3]
00  // 14 x61y2 CPE[4]
00  // 15 x61y2 CPE[5]
00  // 16 x61y2 CPE[6]
00  // 17 x61y2 CPE[7]
00  // 18 x61y2 CPE[8]
00  // 19 x61y2 CPE[9]
00  // 20 x62y1 CPE[0]
00  // 21 x62y1 CPE[1]
00  // 22 x62y1 CPE[2]
00  // 23 x62y1 CPE[3]
00  // 24 x62y1 CPE[4]
00  // 25 x62y1 CPE[5]
00  // 26 x62y1 CPE[6]
00  // 27 x62y1 CPE[7]
00  // 28 x62y1 CPE[8]
00  // 29 x62y1 CPE[9]
00  // 30 x62y2 CPE[0]
00  // 31 x62y2 CPE[1]
00  // 32 x62y2 CPE[2]
00  // 33 x62y2 CPE[3]
00  // 34 x62y2 CPE[4]
00  // 35 x62y2 CPE[5]
00  // 36 x62y2 CPE[6]
00  // 37 x62y2 CPE[7]
00  // 38 x62y2 CPE[8]
00  // 39 x62y2 CPE[9]
00  // 40 x61y1 INMUX plane 2,1
00  // 41 x61y1 INMUX plane 4,3
00  // 42 x61y1 INMUX plane 6,5
00  // 43 x61y1 INMUX plane 8,7
00  // 44 x61y1 INMUX plane 10,9
00  // 45 x61y1 INMUX plane 12,11
00  // 46 x61y2 INMUX plane 2,1
00  // 47 x61y2 INMUX plane 4,3
00  // 48 x61y2 INMUX plane 6,5
00  // 49 x61y2 INMUX plane 8,7
00  // 50 x61y2 INMUX plane 10,9
00  // 51 x61y2 INMUX plane 12,11
00  // 52 x62y1 INMUX plane 2,1
00  // 53 x62y1 INMUX plane 4,3
00  // 54 x62y1 INMUX plane 6,5
00  // 55 x62y1 INMUX plane 8,7
00  // 56 x62y1 INMUX plane 10,9
00  // 57 x62y1 INMUX plane 12,11
00  // 58 x62y2 INMUX plane 2,1
00  // 59 x62y2 INMUX plane 4,3
00  // 60 x62y2 INMUX plane 6,5
00  // 61 x62y2 INMUX plane 8,7
00  // 62 x62y2 INMUX plane 10,9
00  // 63 x62y2 INMUX plane 12,11
00  // 64 x61y1 SB_BIG plane 1
00  // 65 x61y1 SB_BIG plane 1
40  // 66 x61y1 SB_DRIVE plane 2,1
A7 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x77y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2AE3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
01 // y_sel: 1
6C // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2AEB
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x77y1 CPE[0]
00  //  1 x77y1 CPE[1]
00  //  2 x77y1 CPE[2]
00  //  3 x77y1 CPE[3]
00  //  4 x77y1 CPE[4]
00  //  5 x77y1 CPE[5]
00  //  6 x77y1 CPE[6]
00  //  7 x77y1 CPE[7]
00  //  8 x77y1 CPE[8]
00  //  9 x77y1 CPE[9]
00  // 10 x77y2 CPE[0]
00  // 11 x77y2 CPE[1]
00  // 12 x77y2 CPE[2]
00  // 13 x77y2 CPE[3]
00  // 14 x77y2 CPE[4]
00  // 15 x77y2 CPE[5]
00  // 16 x77y2 CPE[6]
00  // 17 x77y2 CPE[7]
00  // 18 x77y2 CPE[8]
00  // 19 x77y2 CPE[9]
00  // 20 x78y1 CPE[0]
00  // 21 x78y1 CPE[1]
00  // 22 x78y1 CPE[2]
00  // 23 x78y1 CPE[3]
00  // 24 x78y1 CPE[4]
00  // 25 x78y1 CPE[5]
00  // 26 x78y1 CPE[6]
00  // 27 x78y1 CPE[7]
00  // 28 x78y1 CPE[8]
00  // 29 x78y1 CPE[9]
00  // 30 x78y2 CPE[0]
00  // 31 x78y2 CPE[1]
00  // 32 x78y2 CPE[2]
00  // 33 x78y2 CPE[3]
00  // 34 x78y2 CPE[4]
00  // 35 x78y2 CPE[5]
00  // 36 x78y2 CPE[6]
00  // 37 x78y2 CPE[7]
00  // 38 x78y2 CPE[8]
00  // 39 x78y2 CPE[9]
00  // 40 x77y1 INMUX plane 2,1
00  // 41 x77y1 INMUX plane 4,3
00  // 42 x77y1 INMUX plane 6,5
00  // 43 x77y1 INMUX plane 8,7
00  // 44 x77y1 INMUX plane 10,9
00  // 45 x77y1 INMUX plane 12,11
00  // 46 x77y2 INMUX plane 2,1
00  // 47 x77y2 INMUX plane 4,3
00  // 48 x77y2 INMUX plane 6,5
00  // 49 x77y2 INMUX plane 8,7
00  // 50 x77y2 INMUX plane 10,9
00  // 51 x77y2 INMUX plane 12,11
08  // 52 x78y1 INMUX plane 2,1
00  // 53 x78y1 INMUX plane 4,3
00  // 54 x78y1 INMUX plane 6,5
00  // 55 x78y1 INMUX plane 8,7
00  // 56 x78y1 INMUX plane 10,9
00  // 57 x78y1 INMUX plane 12,11
00  // 58 x78y2 INMUX plane 2,1
00  // 59 x78y2 INMUX plane 4,3
00  // 60 x78y2 INMUX plane 6,5
00  // 61 x78y2 INMUX plane 8,7
00  // 62 x78y2 INMUX plane 10,9
00  // 63 x78y2 INMUX plane 12,11
00  // 64 x77y1 SB_BIG plane 1
00  // 65 x77y1 SB_BIG plane 1
10  // 66 x77y1 SB_DRIVE plane 2,1
39  // 67 x77y1 SB_BIG plane 2
F2 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x79y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B35     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
01 // y_sel: 1
A4 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B3D
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x79y1 CPE[0]
00  //  1 x79y1 CPE[1]
00  //  2 x79y1 CPE[2]
00  //  3 x79y1 CPE[3]
00  //  4 x79y1 CPE[4]
00  //  5 x79y1 CPE[5]
00  //  6 x79y1 CPE[6]
00  //  7 x79y1 CPE[7]
00  //  8 x79y1 CPE[8]
00  //  9 x79y1 CPE[9]
00  // 10 x79y2 CPE[0]
00  // 11 x79y2 CPE[1]
00  // 12 x79y2 CPE[2]
00  // 13 x79y2 CPE[3]
00  // 14 x79y2 CPE[4]
00  // 15 x79y2 CPE[5]
00  // 16 x79y2 CPE[6]
00  // 17 x79y2 CPE[7]
00  // 18 x79y2 CPE[8]
00  // 19 x79y2 CPE[9]
00  // 20 x80y1 CPE[0]
00  // 21 x80y1 CPE[1]
00  // 22 x80y1 CPE[2]
00  // 23 x80y1 CPE[3]
00  // 24 x80y1 CPE[4]
00  // 25 x80y1 CPE[5]
00  // 26 x80y1 CPE[6]
00  // 27 x80y1 CPE[7]
00  // 28 x80y1 CPE[8]
00  // 29 x80y1 CPE[9]
00  // 30 x80y2 CPE[0]
00  // 31 x80y2 CPE[1]
00  // 32 x80y2 CPE[2]
00  // 33 x80y2 CPE[3]
00  // 34 x80y2 CPE[4]
00  // 35 x80y2 CPE[5]
00  // 36 x80y2 CPE[6]
00  // 37 x80y2 CPE[7]
00  // 38 x80y2 CPE[8]
00  // 39 x80y2 CPE[9]
08  // 40 x79y1 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x97y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
01 // y_sel: 1
2D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B74
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x97y1 CPE[0]
00  //  1 x97y1 CPE[1]
00  //  2 x97y1 CPE[2]
00  //  3 x97y1 CPE[3]
00  //  4 x97y1 CPE[4]
00  //  5 x97y1 CPE[5]
00  //  6 x97y1 CPE[6]
00  //  7 x97y1 CPE[7]
00  //  8 x97y1 CPE[8]
00  //  9 x97y1 CPE[9]
00  // 10 x97y2 CPE[0]
00  // 11 x97y2 CPE[1]
00  // 12 x97y2 CPE[2]
00  // 13 x97y2 CPE[3]
00  // 14 x97y2 CPE[4]
00  // 15 x97y2 CPE[5]
00  // 16 x97y2 CPE[6]
00  // 17 x97y2 CPE[7]
00  // 18 x97y2 CPE[8]
00  // 19 x97y2 CPE[9]
00  // 20 x98y1 CPE[0]
00  // 21 x98y1 CPE[1]
00  // 22 x98y1 CPE[2]
00  // 23 x98y1 CPE[3]
00  // 24 x98y1 CPE[4]
00  // 25 x98y1 CPE[5]
00  // 26 x98y1 CPE[6]
00  // 27 x98y1 CPE[7]
00  // 28 x98y1 CPE[8]
00  // 29 x98y1 CPE[9]
00  // 30 x98y2 CPE[0]
00  // 31 x98y2 CPE[1]
00  // 32 x98y2 CPE[2]
00  // 33 x98y2 CPE[3]
00  // 34 x98y2 CPE[4]
00  // 35 x98y2 CPE[5]
00  // 36 x98y2 CPE[6]
00  // 37 x98y2 CPE[7]
00  // 38 x98y2 CPE[8]
00  // 39 x98y2 CPE[9]
00  // 40 x97y1 INMUX plane 2,1
00  // 41 x97y1 INMUX plane 4,3
00  // 42 x97y1 INMUX plane 6,5
00  // 43 x97y1 INMUX plane 8,7
00  // 44 x97y1 INMUX plane 10,9
00  // 45 x97y1 INMUX plane 12,11
00  // 46 x97y2 INMUX plane 2,1
00  // 47 x97y2 INMUX plane 4,3
00  // 48 x97y2 INMUX plane 6,5
00  // 49 x97y2 INMUX plane 8,7
00  // 50 x97y2 INMUX plane 10,9
00  // 51 x97y2 INMUX plane 12,11
08  // 52 x98y1 INMUX plane 2,1
00  // 53 x98y1 INMUX plane 4,3
00  // 54 x98y1 INMUX plane 6,5
00  // 55 x98y1 INMUX plane 8,7
00  // 56 x98y1 INMUX plane 10,9
00  // 57 x98y1 INMUX plane 12,11
00  // 58 x98y2 INMUX plane 2,1
00  // 59 x98y2 INMUX plane 4,3
00  // 60 x98y2 INMUX plane 6,5
00  // 61 x98y2 INMUX plane 8,7
00  // 62 x98y2 INMUX plane 10,9
00  // 63 x98y2 INMUX plane 12,11
00  // 64 x97y1 SB_BIG plane 1
00  // 65 x97y1 SB_BIG plane 1
00  // 66 x97y1 SB_DRIVE plane 2,1
39  // 67 x97y1 SB_BIG plane 2
63 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x99y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2BBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
01 // y_sel: 1
45 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2BC6
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x99y1 CPE[0]
00  //  1 x99y1 CPE[1]
00  //  2 x99y1 CPE[2]
00  //  3 x99y1 CPE[3]
00  //  4 x99y1 CPE[4]
00  //  5 x99y1 CPE[5]
00  //  6 x99y1 CPE[6]
00  //  7 x99y1 CPE[7]
00  //  8 x99y1 CPE[8]
00  //  9 x99y1 CPE[9]
00  // 10 x99y2 CPE[0]
00  // 11 x99y2 CPE[1]
00  // 12 x99y2 CPE[2]
00  // 13 x99y2 CPE[3]
00  // 14 x99y2 CPE[4]
00  // 15 x99y2 CPE[5]
00  // 16 x99y2 CPE[6]
00  // 17 x99y2 CPE[7]
00  // 18 x99y2 CPE[8]
00  // 19 x99y2 CPE[9]
00  // 20 x100y1 CPE[0]
00  // 21 x100y1 CPE[1]
00  // 22 x100y1 CPE[2]
00  // 23 x100y1 CPE[3]
00  // 24 x100y1 CPE[4]
00  // 25 x100y1 CPE[5]
00  // 26 x100y1 CPE[6]
00  // 27 x100y1 CPE[7]
00  // 28 x100y1 CPE[8]
00  // 29 x100y1 CPE[9]
00  // 30 x100y2 CPE[0]
00  // 31 x100y2 CPE[1]
00  // 32 x100y2 CPE[2]
00  // 33 x100y2 CPE[3]
00  // 34 x100y2 CPE[4]
00  // 35 x100y2 CPE[5]
00  // 36 x100y2 CPE[6]
00  // 37 x100y2 CPE[7]
00  // 38 x100y2 CPE[8]
00  // 39 x100y2 CPE[9]
08  // 40 x99y1 INMUX plane 2,1
00  // 41 x99y1 INMUX plane 4,3
00  // 42 x99y1 INMUX plane 6,5
00  // 43 x99y1 INMUX plane 8,7
00  // 44 x99y1 INMUX plane 10,9
00  // 45 x99y1 INMUX plane 12,11
00  // 46 x99y2 INMUX plane 2,1
00  // 47 x99y2 INMUX plane 4,3
00  // 48 x99y2 INMUX plane 6,5
00  // 49 x99y2 INMUX plane 8,7
00  // 50 x99y2 INMUX plane 10,9
00  // 51 x99y2 INMUX plane 12,11
08  // 52 x100y1 INMUX plane 2,1
00  // 53 x100y1 INMUX plane 4,3
00  // 54 x100y1 INMUX plane 6,5
00  // 55 x100y1 INMUX plane 8,7
00  // 56 x100y1 INMUX plane 10,9
00  // 57 x100y1 INMUX plane 12,11
00  // 58 x100y2 INMUX plane 2,1
00  // 59 x100y2 INMUX plane 4,3
00  // 60 x100y2 INMUX plane 6,5
00  // 61 x100y2 INMUX plane 8,7
00  // 62 x100y2 INMUX plane 10,9
00  // 63 x100y2 INMUX plane 12,11
00  // 64 x100y2 SB_BIG plane 1
00  // 65 x100y2 SB_BIG plane 1
00  // 66 x100y2 SB_DRIVE plane 2,1
00  // 67 x100y2 SB_BIG plane 2
00  // 68 x100y2 SB_BIG plane 2
00  // 69 x100y2 SB_BIG plane 3
00  // 70 x100y2 SB_BIG plane 3
00  // 71 x100y2 SB_DRIVE plane 4,3
00  // 72 x100y2 SB_BIG plane 4
00  // 73 x100y2 SB_BIG plane 4
00  // 74 x100y2 SB_BIG plane 5
00  // 75 x100y2 SB_BIG plane 5
00  // 76 x100y2 SB_DRIVE plane 6,5
00  // 77 x100y2 SB_BIG plane 6
00  // 78 x100y2 SB_BIG plane 6
00  // 79 x100y2 SB_BIG plane 7
00  // 80 x100y2 SB_BIG plane 7
00  // 81 x100y2 SB_DRIVE plane 8,7
00  // 82 x100y2 SB_BIG plane 8
00  // 83 x100y2 SB_BIG plane 8
00  // 84 x100y2 SB_BIG plane 9
00  // 85 x100y2 SB_BIG plane 9
00  // 86 x100y2 SB_DRIVE plane 10,9
00  // 87 x100y2 SB_BIG plane 10
00  // 88 x100y2 SB_BIG plane 10
00  // 89 x100y2 SB_BIG plane 11
00  // 90 x100y2 SB_BIG plane 11
00  // 91 x100y2 SB_DRIVE plane 12,11
00  // 92 x100y2 SB_BIG plane 12
00  // 93 x100y2 SB_BIG plane 12
00  // 94 x99y1 SB_SML plane 1
10  // 95 x99y1 SB_SML plane 2,1
01  // 96 x99y1 SB_SML plane 2
25 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x101y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C2D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
01 // y_sel: 1
9D // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C35
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x101y1 CPE[0]  _a308  C_///AND/
00  //  1 x101y1 CPE[1]
00  //  2 x101y1 CPE[2]
00  //  3 x101y1 CPE[3]
00  //  4 x101y1 CPE[4]
00  //  5 x101y1 CPE[5]
00  //  6 x101y1 CPE[6]
00  //  7 x101y1 CPE[7]
00  //  8 x101y1 CPE[8]
00  //  9 x101y1 CPE[9]
00  // 10 x101y2 CPE[0]
00  // 11 x101y2 CPE[1]
00  // 12 x101y2 CPE[2]
00  // 13 x101y2 CPE[3]
00  // 14 x101y2 CPE[4]
00  // 15 x101y2 CPE[5]
00  // 16 x101y2 CPE[6]
00  // 17 x101y2 CPE[7]
00  // 18 x101y2 CPE[8]
00  // 19 x101y2 CPE[9]
00  // 20 x102y1 CPE[0]
00  // 21 x102y1 CPE[1]
00  // 22 x102y1 CPE[2]
00  // 23 x102y1 CPE[3]
00  // 24 x102y1 CPE[4]
00  // 25 x102y1 CPE[5]
00  // 26 x102y1 CPE[6]
00  // 27 x102y1 CPE[7]
00  // 28 x102y1 CPE[8]
00  // 29 x102y1 CPE[9]
00  // 30 x102y2 CPE[0]
00  // 31 x102y2 CPE[1]
00  // 32 x102y2 CPE[2]
00  // 33 x102y2 CPE[3]
00  // 34 x102y2 CPE[4]
00  // 35 x102y2 CPE[5]
00  // 36 x102y2 CPE[6]
00  // 37 x102y2 CPE[7]
00  // 38 x102y2 CPE[8]
00  // 39 x102y2 CPE[9]
00  // 40 x101y1 INMUX plane 2,1
00  // 41 x101y1 INMUX plane 4,3
00  // 42 x101y1 INMUX plane 6,5
00  // 43 x101y1 INMUX plane 8,7
00  // 44 x101y1 INMUX plane 10,9
00  // 45 x101y1 INMUX plane 12,11
00  // 46 x101y2 INMUX plane 2,1
00  // 47 x101y2 INMUX plane 4,3
00  // 48 x101y2 INMUX plane 6,5
00  // 49 x101y2 INMUX plane 8,7
00  // 50 x101y2 INMUX plane 10,9
00  // 51 x101y2 INMUX plane 12,11
00  // 52 x102y1 INMUX plane 2,1
00  // 53 x102y1 INMUX plane 4,3
40  // 54 x102y1 INMUX plane 6,5
00  // 55 x102y1 INMUX plane 8,7
40  // 56 x102y1 INMUX plane 10,9
00  // 57 x102y1 INMUX plane 12,11
00  // 58 x102y2 INMUX plane 2,1
00  // 59 x102y2 INMUX plane 4,3
40  // 60 x102y2 INMUX plane 6,5
00  // 61 x102y2 INMUX plane 8,7
40  // 62 x102y2 INMUX plane 10,9
00  // 63 x102y2 INMUX plane 12,11
48  // 64 x101y1 SB_BIG plane 1
12  // 65 x101y1 SB_BIG plane 1
00  // 66 x101y1 SB_DRIVE plane 2,1
00  // 67 x101y1 SB_BIG plane 2
00  // 68 x101y1 SB_BIG plane 2
00  // 69 x101y1 SB_BIG plane 3
00  // 70 x101y1 SB_BIG plane 3
00  // 71 x101y1 SB_DRIVE plane 4,3
00  // 72 x101y1 SB_BIG plane 4
00  // 73 x101y1 SB_BIG plane 4
48  // 74 x101y1 SB_BIG plane 5
12  // 75 x101y1 SB_BIG plane 5
00  // 76 x101y1 SB_DRIVE plane 6,5
00  // 77 x101y1 SB_BIG plane 6
00  // 78 x101y1 SB_BIG plane 6
00  // 79 x101y1 SB_BIG plane 7
00  // 80 x101y1 SB_BIG plane 7
00  // 81 x101y1 SB_DRIVE plane 8,7
00  // 82 x101y1 SB_BIG plane 8
00  // 83 x101y1 SB_BIG plane 8
00  // 84 x101y1 SB_BIG plane 9
00  // 85 x101y1 SB_BIG plane 9
00  // 86 x101y1 SB_DRIVE plane 10,9
00  // 87 x101y1 SB_BIG plane 10
00  // 88 x101y1 SB_BIG plane 10
00  // 89 x101y1 SB_BIG plane 11
00  // 90 x101y1 SB_BIG plane 11
00  // 91 x101y1 SB_DRIVE plane 12,11
00  // 92 x101y1 SB_BIG plane 12
00  // 93 x101y1 SB_BIG plane 12
A8  // 94 x102y2 SB_SML plane 1
02  // 95 x102y2 SB_SML plane 2,1
00  // 96 x102y2 SB_SML plane 2
00  // 97 x102y2 SB_SML plane 3
00  // 98 x102y2 SB_SML plane 4,3
00  // 99 x102y2 SB_SML plane 4
A8  // 100 x102y2 SB_SML plane 5
02  // 101 x102y2 SB_SML plane 6,5
CD // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2CA1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2CA9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D1F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D27
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D9D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
02 // y_sel: 3
4D // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2DA5
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x59y3 CPE[0]
00  //  1 x59y3 CPE[1]
00  //  2 x59y3 CPE[2]
00  //  3 x59y3 CPE[3]
00  //  4 x59y3 CPE[4]
00  //  5 x59y3 CPE[5]
00  //  6 x59y3 CPE[6]
00  //  7 x59y3 CPE[7]
00  //  8 x59y3 CPE[8]
00  //  9 x59y3 CPE[9]
00  // 10 x59y4 CPE[0]
00  // 11 x59y4 CPE[1]
00  // 12 x59y4 CPE[2]
00  // 13 x59y4 CPE[3]
00  // 14 x59y4 CPE[4]
00  // 15 x59y4 CPE[5]
00  // 16 x59y4 CPE[6]
00  // 17 x59y4 CPE[7]
00  // 18 x59y4 CPE[8]
00  // 19 x59y4 CPE[9]
00  // 20 x60y3 CPE[0]
00  // 21 x60y3 CPE[1]
00  // 22 x60y3 CPE[2]
00  // 23 x60y3 CPE[3]
00  // 24 x60y3 CPE[4]
00  // 25 x60y3 CPE[5]
00  // 26 x60y3 CPE[6]
00  // 27 x60y3 CPE[7]
00  // 28 x60y3 CPE[8]
00  // 29 x60y3 CPE[9]
00  // 30 x60y4 CPE[0]
00  // 31 x60y4 CPE[1]
00  // 32 x60y4 CPE[2]
00  // 33 x60y4 CPE[3]
00  // 34 x60y4 CPE[4]
00  // 35 x60y4 CPE[5]
00  // 36 x60y4 CPE[6]
00  // 37 x60y4 CPE[7]
00  // 38 x60y4 CPE[8]
00  // 39 x60y4 CPE[9]
00  // 40 x59y3 INMUX plane 2,1
18  // 41 x59y3 INMUX plane 4,3
6F // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2DD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2DDD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E53     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E5B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2ED1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
03 // y_sel: 5
7C // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2ED9
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x53y5 CPE[0]
00  //  1 x53y5 CPE[1]
00  //  2 x53y5 CPE[2]
00  //  3 x53y5 CPE[3]
00  //  4 x53y5 CPE[4]
00  //  5 x53y5 CPE[5]
00  //  6 x53y5 CPE[6]
00  //  7 x53y5 CPE[7]
00  //  8 x53y5 CPE[8]
00  //  9 x53y5 CPE[9]
00  // 10 x53y6 CPE[0]
00  // 11 x53y6 CPE[1]
00  // 12 x53y6 CPE[2]
00  // 13 x53y6 CPE[3]
00  // 14 x53y6 CPE[4]
00  // 15 x53y6 CPE[5]
00  // 16 x53y6 CPE[6]
00  // 17 x53y6 CPE[7]
00  // 18 x53y6 CPE[8]
00  // 19 x53y6 CPE[9]
00  // 20 x54y5 CPE[0]
00  // 21 x54y5 CPE[1]
00  // 22 x54y5 CPE[2]
00  // 23 x54y5 CPE[3]
00  // 24 x54y5 CPE[4]
00  // 25 x54y5 CPE[5]
00  // 26 x54y5 CPE[6]
00  // 27 x54y5 CPE[7]
00  // 28 x54y5 CPE[8]
00  // 29 x54y5 CPE[9]
00  // 30 x54y6 CPE[0]
00  // 31 x54y6 CPE[1]
00  // 32 x54y6 CPE[2]
00  // 33 x54y6 CPE[3]
00  // 34 x54y6 CPE[4]
00  // 35 x54y6 CPE[5]
00  // 36 x54y6 CPE[6]
00  // 37 x54y6 CPE[7]
00  // 38 x54y6 CPE[8]
00  // 39 x54y6 CPE[9]
00  // 40 x53y5 INMUX plane 2,1
00  // 41 x53y5 INMUX plane 4,3
00  // 42 x53y5 INMUX plane 6,5
00  // 43 x53y5 INMUX plane 8,7
00  // 44 x53y5 INMUX plane 10,9
00  // 45 x53y5 INMUX plane 12,11
00  // 46 x53y6 INMUX plane 2,1
00  // 47 x53y6 INMUX plane 4,3
00  // 48 x53y6 INMUX plane 6,5
00  // 49 x53y6 INMUX plane 8,7
00  // 50 x53y6 INMUX plane 10,9
00  // 51 x53y6 INMUX plane 12,11
00  // 52 x54y5 INMUX plane 2,1
00  // 53 x54y5 INMUX plane 4,3
00  // 54 x54y5 INMUX plane 6,5
00  // 55 x54y5 INMUX plane 8,7
00  // 56 x54y5 INMUX plane 10,9
00  // 57 x54y5 INMUX plane 12,11
00  // 58 x54y6 INMUX plane 2,1
00  // 59 x54y6 INMUX plane 4,3
00  // 60 x54y6 INMUX plane 6,5
00  // 61 x54y6 INMUX plane 8,7
00  // 62 x54y6 INMUX plane 10,9
00  // 63 x54y6 INMUX plane 12,11
00  // 64 x53y5 SB_BIG plane 1
00  // 65 x53y5 SB_BIG plane 1
00  // 66 x53y5 SB_DRIVE plane 2,1
00  // 67 x53y5 SB_BIG plane 2
00  // 68 x53y5 SB_BIG plane 2
00  // 69 x53y5 SB_BIG plane 3
00  // 70 x53y5 SB_BIG plane 3
00  // 71 x53y5 SB_DRIVE plane 4,3
00  // 72 x53y5 SB_BIG plane 4
00  // 73 x53y5 SB_BIG plane 4
00  // 74 x53y5 SB_BIG plane 5
00  // 75 x53y5 SB_BIG plane 5
00  // 76 x53y5 SB_DRIVE plane 6,5
00  // 77 x53y5 SB_BIG plane 6
00  // 78 x53y5 SB_BIG plane 6
00  // 79 x53y5 SB_BIG plane 7
00  // 80 x53y5 SB_BIG plane 7
00  // 81 x53y5 SB_DRIVE plane 8,7
00  // 82 x53y5 SB_BIG plane 8
00  // 83 x53y5 SB_BIG plane 8
00  // 84 x53y5 SB_BIG plane 9
00  // 85 x53y5 SB_BIG plane 9
08  // 86 x53y5 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x59y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
03 // y_sel: 5
C4 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F3E
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x59y5 CPE[0]
00  //  1 x59y5 CPE[1]
00  //  2 x59y5 CPE[2]
00  //  3 x59y5 CPE[3]
00  //  4 x59y5 CPE[4]
00  //  5 x59y5 CPE[5]
00  //  6 x59y5 CPE[6]
00  //  7 x59y5 CPE[7]
00  //  8 x59y5 CPE[8]
00  //  9 x59y5 CPE[9]
00  // 10 x59y6 CPE[0]
00  // 11 x59y6 CPE[1]
00  // 12 x59y6 CPE[2]
00  // 13 x59y6 CPE[3]
00  // 14 x59y6 CPE[4]
00  // 15 x59y6 CPE[5]
00  // 16 x59y6 CPE[6]
00  // 17 x59y6 CPE[7]
00  // 18 x59y6 CPE[8]
00  // 19 x59y6 CPE[9]
00  // 20 x60y5 CPE[0]
00  // 21 x60y5 CPE[1]
00  // 22 x60y5 CPE[2]
00  // 23 x60y5 CPE[3]
00  // 24 x60y5 CPE[4]
00  // 25 x60y5 CPE[5]
00  // 26 x60y5 CPE[6]
00  // 27 x60y5 CPE[7]
00  // 28 x60y5 CPE[8]
00  // 29 x60y5 CPE[9]
00  // 30 x60y6 CPE[0]
00  // 31 x60y6 CPE[1]
00  // 32 x60y6 CPE[2]
00  // 33 x60y6 CPE[3]
00  // 34 x60y6 CPE[4]
00  // 35 x60y6 CPE[5]
00  // 36 x60y6 CPE[6]
00  // 37 x60y6 CPE[7]
00  // 38 x60y6 CPE[8]
00  // 39 x60y6 CPE[9]
00  // 40 x59y5 INMUX plane 2,1
00  // 41 x59y5 INMUX plane 4,3
00  // 42 x59y5 INMUX plane 6,5
00  // 43 x59y5 INMUX plane 8,7
00  // 44 x59y5 INMUX plane 10,9
00  // 45 x59y5 INMUX plane 12,11
00  // 46 x59y6 INMUX plane 2,1
00  // 47 x59y6 INMUX plane 4,3
00  // 48 x59y6 INMUX plane 6,5
00  // 49 x59y6 INMUX plane 8,7
00  // 50 x59y6 INMUX plane 10,9
00  // 51 x59y6 INMUX plane 12,11
00  // 52 x60y5 INMUX plane 2,1
00  // 53 x60y5 INMUX plane 4,3
00  // 54 x60y5 INMUX plane 6,5
00  // 55 x60y5 INMUX plane 8,7
00  // 56 x60y5 INMUX plane 10,9
00  // 57 x60y5 INMUX plane 12,11
00  // 58 x60y6 INMUX plane 2,1
00  // 59 x60y6 INMUX plane 4,3
00  // 60 x60y6 INMUX plane 6,5
00  // 61 x60y6 INMUX plane 8,7
00  // 62 x60y6 INMUX plane 10,9
00  // 63 x60y6 INMUX plane 12,11
00  // 64 x60y6 SB_BIG plane 1
00  // 65 x60y6 SB_BIG plane 1
00  // 66 x60y6 SB_DRIVE plane 2,1
00  // 67 x60y6 SB_BIG plane 2
00  // 68 x60y6 SB_BIG plane 2
00  // 69 x60y6 SB_BIG plane 3
00  // 70 x60y6 SB_BIG plane 3
00  // 71 x60y6 SB_DRIVE plane 4,3
00  // 72 x60y6 SB_BIG plane 4
00  // 73 x60y6 SB_BIG plane 4
00  // 74 x60y6 SB_BIG plane 5
00  // 75 x60y6 SB_BIG plane 5
00  // 76 x60y6 SB_DRIVE plane 6,5
00  // 77 x60y6 SB_BIG plane 6
00  // 78 x60y6 SB_BIG plane 6
00  // 79 x60y6 SB_BIG plane 7
00  // 80 x60y6 SB_BIG plane 7
00  // 81 x60y6 SB_DRIVE plane 8,7
00  // 82 x60y6 SB_BIG plane 8
00  // 83 x60y6 SB_BIG plane 8
00  // 84 x60y6 SB_BIG plane 9
00  // 85 x60y6 SB_BIG plane 9
00  // 86 x60y6 SB_DRIVE plane 10,9
00  // 87 x60y6 SB_BIG plane 10
00  // 88 x60y6 SB_BIG plane 10
00  // 89 x60y6 SB_BIG plane 11
00  // 90 x60y6 SB_BIG plane 11
00  // 91 x60y6 SB_DRIVE plane 12,11
00  // 92 x60y6 SB_BIG plane 12
00  // 93 x60y6 SB_BIG plane 12
00  // 94 x59y5 SB_SML plane 1
00  // 95 x59y5 SB_SML plane 2,1
00  // 96 x59y5 SB_SML plane 2
00  // 97 x59y5 SB_SML plane 3
00  // 98 x59y5 SB_SML plane 4,3
40  // 99 x59y5 SB_SML plane 4
70 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FA8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2FB0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3026     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 302E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
48  // 89 x-1y7 SB_BIG plane 11
12  // 90 x-1y7 SB_BIG plane 11
00  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
04 // y_sel: 7
7B // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 30AC
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x59y7 CPE[0]
00  //  1 x59y7 CPE[1]
00  //  2 x59y7 CPE[2]
00  //  3 x59y7 CPE[3]
00  //  4 x59y7 CPE[4]
00  //  5 x59y7 CPE[5]
00  //  6 x59y7 CPE[6]
00  //  7 x59y7 CPE[7]
00  //  8 x59y7 CPE[8]
00  //  9 x59y7 CPE[9]
00  // 10 x59y8 CPE[0]
00  // 11 x59y8 CPE[1]
00  // 12 x59y8 CPE[2]
00  // 13 x59y8 CPE[3]
00  // 14 x59y8 CPE[4]
00  // 15 x59y8 CPE[5]
00  // 16 x59y8 CPE[6]
00  // 17 x59y8 CPE[7]
00  // 18 x59y8 CPE[8]
00  // 19 x59y8 CPE[9]
00  // 20 x60y7 CPE[0]
00  // 21 x60y7 CPE[1]
00  // 22 x60y7 CPE[2]
00  // 23 x60y7 CPE[3]
00  // 24 x60y7 CPE[4]
00  // 25 x60y7 CPE[5]
00  // 26 x60y7 CPE[6]
00  // 27 x60y7 CPE[7]
00  // 28 x60y7 CPE[8]
00  // 29 x60y7 CPE[9]
00  // 30 x60y8 CPE[0]
00  // 31 x60y8 CPE[1]
00  // 32 x60y8 CPE[2]
00  // 33 x60y8 CPE[3]
00  // 34 x60y8 CPE[4]
00  // 35 x60y8 CPE[5]
00  // 36 x60y8 CPE[6]
00  // 37 x60y8 CPE[7]
00  // 38 x60y8 CPE[8]
00  // 39 x60y8 CPE[9]
00  // 40 x59y7 INMUX plane 2,1
00  // 41 x59y7 INMUX plane 4,3
00  // 42 x59y7 INMUX plane 6,5
00  // 43 x59y7 INMUX plane 8,7
00  // 44 x59y7 INMUX plane 10,9
00  // 45 x59y7 INMUX plane 12,11
00  // 46 x59y8 INMUX plane 2,1
00  // 47 x59y8 INMUX plane 4,3
00  // 48 x59y8 INMUX plane 6,5
00  // 49 x59y8 INMUX plane 8,7
00  // 50 x59y8 INMUX plane 10,9
00  // 51 x59y8 INMUX plane 12,11
00  // 52 x60y7 INMUX plane 2,1
00  // 53 x60y7 INMUX plane 4,3
00  // 54 x60y7 INMUX plane 6,5
00  // 55 x60y7 INMUX plane 8,7
00  // 56 x60y7 INMUX plane 10,9
00  // 57 x60y7 INMUX plane 12,11
00  // 58 x60y8 INMUX plane 2,1
00  // 59 x60y8 INMUX plane 4,3
00  // 60 x60y8 INMUX plane 6,5
00  // 61 x60y8 INMUX plane 8,7
00  // 62 x60y8 INMUX plane 10,9
00  // 63 x60y8 INMUX plane 12,11
00  // 64 x59y7 SB_BIG plane 1
00  // 65 x59y7 SB_BIG plane 1
00  // 66 x59y7 SB_DRIVE plane 2,1
00  // 67 x59y7 SB_BIG plane 2
00  // 68 x59y7 SB_BIG plane 2
00  // 69 x59y7 SB_BIG plane 3
00  // 70 x59y7 SB_BIG plane 3
00  // 71 x59y7 SB_DRIVE plane 4,3
00  // 72 x59y7 SB_BIG plane 4
70  // 73 x59y7 SB_BIG plane 4
F3 // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3104
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 317A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3182
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3200
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3276     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 327E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3372     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 337A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33F8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 346E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3476
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
48  // 89 x-1y15 SB_BIG plane 11
12  // 90 x-1y15 SB_BIG plane 11
00  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
08 // y_sel: 15
0F // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34F4
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x45y15 CPE[0]
00  //  1 x45y15 CPE[1]
00  //  2 x45y15 CPE[2]
00  //  3 x45y15 CPE[3]
00  //  4 x45y15 CPE[4]
00  //  5 x45y15 CPE[5]
00  //  6 x45y15 CPE[6]
00  //  7 x45y15 CPE[7]
00  //  8 x45y15 CPE[8]
00  //  9 x45y15 CPE[9]
00  // 10 x45y16 CPE[0]
00  // 11 x45y16 CPE[1]
00  // 12 x45y16 CPE[2]
00  // 13 x45y16 CPE[3]
00  // 14 x45y16 CPE[4]
00  // 15 x45y16 CPE[5]
00  // 16 x45y16 CPE[6]
00  // 17 x45y16 CPE[7]
00  // 18 x45y16 CPE[8]
00  // 19 x45y16 CPE[9]
00  // 20 x46y15 CPE[0]
00  // 21 x46y15 CPE[1]
00  // 22 x46y15 CPE[2]
00  // 23 x46y15 CPE[3]
00  // 24 x46y15 CPE[4]
00  // 25 x46y15 CPE[5]
00  // 26 x46y15 CPE[6]
00  // 27 x46y15 CPE[7]
00  // 28 x46y15 CPE[8]
00  // 29 x46y15 CPE[9]
00  // 30 x46y16 CPE[0]
00  // 31 x46y16 CPE[1]
00  // 32 x46y16 CPE[2]
00  // 33 x46y16 CPE[3]
00  // 34 x46y16 CPE[4]
00  // 35 x46y16 CPE[5]
00  // 36 x46y16 CPE[6]
00  // 37 x46y16 CPE[7]
00  // 38 x46y16 CPE[8]
00  // 39 x46y16 CPE[9]
00  // 40 x45y15 INMUX plane 2,1
00  // 41 x45y15 INMUX plane 4,3
00  // 42 x45y15 INMUX plane 6,5
00  // 43 x45y15 INMUX plane 8,7
00  // 44 x45y15 INMUX plane 10,9
00  // 45 x45y15 INMUX plane 12,11
00  // 46 x45y16 INMUX plane 2,1
00  // 47 x45y16 INMUX plane 4,3
00  // 48 x45y16 INMUX plane 6,5
00  // 49 x45y16 INMUX plane 8,7
00  // 50 x45y16 INMUX plane 10,9
00  // 51 x45y16 INMUX plane 12,11
00  // 52 x46y15 INMUX plane 2,1
00  // 53 x46y15 INMUX plane 4,3
00  // 54 x46y15 INMUX plane 6,5
00  // 55 x46y15 INMUX plane 8,7
00  // 56 x46y15 INMUX plane 10,9
00  // 57 x46y15 INMUX plane 12,11
00  // 58 x46y16 INMUX plane 2,1
00  // 59 x46y16 INMUX plane 4,3
00  // 60 x46y16 INMUX plane 6,5
00  // 61 x46y16 INMUX plane 8,7
00  // 62 x46y16 INMUX plane 10,9
00  // 63 x46y16 INMUX plane 12,11
00  // 64 x46y16 SB_BIG plane 1
00  // 65 x46y16 SB_BIG plane 1
00  // 66 x46y16 SB_DRIVE plane 2,1
00  // 67 x46y16 SB_BIG plane 2
00  // 68 x46y16 SB_BIG plane 2
00  // 69 x46y16 SB_BIG plane 3
00  // 70 x46y16 SB_BIG plane 3
00  // 71 x46y16 SB_DRIVE plane 4,3
00  // 72 x46y16 SB_BIG plane 4
00  // 73 x46y16 SB_BIG plane 4
00  // 74 x46y16 SB_BIG plane 5
00  // 75 x46y16 SB_BIG plane 5
00  // 76 x46y16 SB_DRIVE plane 6,5
00  // 77 x46y16 SB_BIG plane 6
00  // 78 x46y16 SB_BIG plane 6
00  // 79 x46y16 SB_BIG plane 7
00  // 80 x46y16 SB_BIG plane 7
00  // 81 x46y16 SB_DRIVE plane 8,7
00  // 82 x46y16 SB_BIG plane 8
00  // 83 x46y16 SB_BIG plane 8
80  // 84 x46y16 SB_BIG plane 9
01  // 85 x46y16 SB_BIG plane 9
02  // 86 x46y16 SB_DRIVE plane 10,9
90 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x51y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3551     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
08 // y_sel: 15
77 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3559
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x51y15 CPE[0]
00  //  1 x51y15 CPE[1]
00  //  2 x51y15 CPE[2]
00  //  3 x51y15 CPE[3]
00  //  4 x51y15 CPE[4]
00  //  5 x51y15 CPE[5]
00  //  6 x51y15 CPE[6]
00  //  7 x51y15 CPE[7]
00  //  8 x51y15 CPE[8]
00  //  9 x51y15 CPE[9]
00  // 10 x51y16 CPE[0]
00  // 11 x51y16 CPE[1]
00  // 12 x51y16 CPE[2]
00  // 13 x51y16 CPE[3]
00  // 14 x51y16 CPE[4]
00  // 15 x51y16 CPE[5]
00  // 16 x51y16 CPE[6]
00  // 17 x51y16 CPE[7]
00  // 18 x51y16 CPE[8]
00  // 19 x51y16 CPE[9]
00  // 20 x52y15 CPE[0]
00  // 21 x52y15 CPE[1]
00  // 22 x52y15 CPE[2]
00  // 23 x52y15 CPE[3]
00  // 24 x52y15 CPE[4]
00  // 25 x52y15 CPE[5]
00  // 26 x52y15 CPE[6]
00  // 27 x52y15 CPE[7]
00  // 28 x52y15 CPE[8]
00  // 29 x52y15 CPE[9]
00  // 30 x52y16 CPE[0]
00  // 31 x52y16 CPE[1]
00  // 32 x52y16 CPE[2]
00  // 33 x52y16 CPE[3]
00  // 34 x52y16 CPE[4]
00  // 35 x52y16 CPE[5]
00  // 36 x52y16 CPE[6]
00  // 37 x52y16 CPE[7]
00  // 38 x52y16 CPE[8]
00  // 39 x52y16 CPE[9]
00  // 40 x51y15 INMUX plane 2,1
00  // 41 x51y15 INMUX plane 4,3
00  // 42 x51y15 INMUX plane 6,5
00  // 43 x51y15 INMUX plane 8,7
00  // 44 x51y15 INMUX plane 10,9
00  // 45 x51y15 INMUX plane 12,11
00  // 46 x51y16 INMUX plane 2,1
00  // 47 x51y16 INMUX plane 4,3
00  // 48 x51y16 INMUX plane 6,5
00  // 49 x51y16 INMUX plane 8,7
00  // 50 x51y16 INMUX plane 10,9
00  // 51 x51y16 INMUX plane 12,11
00  // 52 x52y15 INMUX plane 2,1
00  // 53 x52y15 INMUX plane 4,3
00  // 54 x52y15 INMUX plane 6,5
00  // 55 x52y15 INMUX plane 8,7
00  // 56 x52y15 INMUX plane 10,9
00  // 57 x52y15 INMUX plane 12,11
00  // 58 x52y16 INMUX plane 2,1
00  // 59 x52y16 INMUX plane 4,3
00  // 60 x52y16 INMUX plane 6,5
00  // 61 x52y16 INMUX plane 8,7
00  // 62 x52y16 INMUX plane 10,9
00  // 63 x52y16 INMUX plane 12,11
00  // 64 x51y15 SB_BIG plane 1
00  // 65 x51y15 SB_BIG plane 1
00  // 66 x51y15 SB_DRIVE plane 2,1
00  // 67 x51y15 SB_BIG plane 2
00  // 68 x51y15 SB_BIG plane 2
00  // 69 x51y15 SB_BIG plane 3
00  // 70 x51y15 SB_BIG plane 3
00  // 71 x51y15 SB_DRIVE plane 4,3
00  // 72 x51y15 SB_BIG plane 4
00  // 73 x51y15 SB_BIG plane 4
00  // 74 x51y15 SB_BIG plane 5
00  // 75 x51y15 SB_BIG plane 5
00  // 76 x51y15 SB_DRIVE plane 6,5
00  // 77 x51y15 SB_BIG plane 6
00  // 78 x51y15 SB_BIG plane 6
00  // 79 x51y15 SB_BIG plane 7
00  // 80 x51y15 SB_BIG plane 7
00  // 81 x51y15 SB_DRIVE plane 8,7
00  // 82 x51y15 SB_BIG plane 8
00  // 83 x51y15 SB_BIG plane 8
80  // 84 x51y15 SB_BIG plane 9
01  // 85 x51y15 SB_BIG plane 9
02  // 86 x51y15 SB_DRIVE plane 10,9
90 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 35B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 35BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3634     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 363C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3730     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3738
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
00  // 71 x-1y19 SB_DRIVE plane 4,3
48  // 72 x-1y19 SB_BIG plane 4
12  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
48  // 89 x-1y19 SB_BIG plane 11
12  // 90 x-1y19 SB_BIG plane 11
00  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
0A // y_sel: 19
D5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37B6
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x47y19 CPE[0]
00  //  1 x47y19 CPE[1]
00  //  2 x47y19 CPE[2]
00  //  3 x47y19 CPE[3]
00  //  4 x47y19 CPE[4]
00  //  5 x47y19 CPE[5]
00  //  6 x47y19 CPE[6]
00  //  7 x47y19 CPE[7]
00  //  8 x47y19 CPE[8]
00  //  9 x47y19 CPE[9]
00  // 10 x47y20 CPE[0]
00  // 11 x47y20 CPE[1]
00  // 12 x47y20 CPE[2]
00  // 13 x47y20 CPE[3]
00  // 14 x47y20 CPE[4]
00  // 15 x47y20 CPE[5]
00  // 16 x47y20 CPE[6]
00  // 17 x47y20 CPE[7]
00  // 18 x47y20 CPE[8]
00  // 19 x47y20 CPE[9]
00  // 20 x48y19 CPE[0]
00  // 21 x48y19 CPE[1]
00  // 22 x48y19 CPE[2]
00  // 23 x48y19 CPE[3]
00  // 24 x48y19 CPE[4]
00  // 25 x48y19 CPE[5]
00  // 26 x48y19 CPE[6]
00  // 27 x48y19 CPE[7]
00  // 28 x48y19 CPE[8]
00  // 29 x48y19 CPE[9]
00  // 30 x48y20 CPE[0]
00  // 31 x48y20 CPE[1]
00  // 32 x48y20 CPE[2]
00  // 33 x48y20 CPE[3]
00  // 34 x48y20 CPE[4]
00  // 35 x48y20 CPE[5]
00  // 36 x48y20 CPE[6]
00  // 37 x48y20 CPE[7]
00  // 38 x48y20 CPE[8]
00  // 39 x48y20 CPE[9]
00  // 40 x47y19 INMUX plane 2,1
00  // 41 x47y19 INMUX plane 4,3
00  // 42 x47y19 INMUX plane 6,5
00  // 43 x47y19 INMUX plane 8,7
00  // 44 x47y19 INMUX plane 10,9
00  // 45 x47y19 INMUX plane 12,11
00  // 46 x47y20 INMUX plane 2,1
00  // 47 x47y20 INMUX plane 4,3
00  // 48 x47y20 INMUX plane 6,5
00  // 49 x47y20 INMUX plane 8,7
00  // 50 x47y20 INMUX plane 10,9
00  // 51 x47y20 INMUX plane 12,11
00  // 52 x48y19 INMUX plane 2,1
00  // 53 x48y19 INMUX plane 4,3
00  // 54 x48y19 INMUX plane 6,5
00  // 55 x48y19 INMUX plane 8,7
00  // 56 x48y19 INMUX plane 10,9
00  // 57 x48y19 INMUX plane 12,11
00  // 58 x48y20 INMUX plane 2,1
00  // 59 x48y20 INMUX plane 4,3
00  // 60 x48y20 INMUX plane 6,5
00  // 61 x48y20 INMUX plane 8,7
00  // 62 x48y20 INMUX plane 10,9
00  // 63 x48y20 INMUX plane 12,11
00  // 64 x47y19 SB_BIG plane 1
00  // 65 x47y19 SB_BIG plane 1
00  // 66 x47y19 SB_DRIVE plane 2,1
00  // 67 x47y19 SB_BIG plane 2
00  // 68 x47y19 SB_BIG plane 2
00  // 69 x47y19 SB_BIG plane 3
00  // 70 x47y19 SB_BIG plane 3
00  // 71 x47y19 SB_DRIVE plane 4,3
00  // 72 x47y19 SB_BIG plane 4
00  // 73 x47y19 SB_BIG plane 4
00  // 74 x47y19 SB_BIG plane 5
00  // 75 x47y19 SB_BIG plane 5
00  // 76 x47y19 SB_DRIVE plane 6,5
00  // 77 x47y19 SB_BIG plane 6
00  // 78 x47y19 SB_BIG plane 6
00  // 79 x47y19 SB_BIG plane 7
00  // 80 x47y19 SB_BIG plane 7
00  // 81 x47y19 SB_DRIVE plane 8,7
00  // 82 x47y19 SB_BIG plane 8
00  // 83 x47y19 SB_BIG plane 8
C0  // 84 x47y19 SB_BIG plane 9
01  // 85 x47y19 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x49y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3812     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
0A // y_sel: 19
0D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 381A
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x49y19 CPE[0]
00  //  1 x49y19 CPE[1]
00  //  2 x49y19 CPE[2]
00  //  3 x49y19 CPE[3]
00  //  4 x49y19 CPE[4]
00  //  5 x49y19 CPE[5]
00  //  6 x49y19 CPE[6]
00  //  7 x49y19 CPE[7]
00  //  8 x49y19 CPE[8]
00  //  9 x49y19 CPE[9]
00  // 10 x49y20 CPE[0]
00  // 11 x49y20 CPE[1]
00  // 12 x49y20 CPE[2]
00  // 13 x49y20 CPE[3]
00  // 14 x49y20 CPE[4]
00  // 15 x49y20 CPE[5]
00  // 16 x49y20 CPE[6]
00  // 17 x49y20 CPE[7]
00  // 18 x49y20 CPE[8]
00  // 19 x49y20 CPE[9]
00  // 20 x50y19 CPE[0]
00  // 21 x50y19 CPE[1]
00  // 22 x50y19 CPE[2]
00  // 23 x50y19 CPE[3]
00  // 24 x50y19 CPE[4]
00  // 25 x50y19 CPE[5]
00  // 26 x50y19 CPE[6]
00  // 27 x50y19 CPE[7]
00  // 28 x50y19 CPE[8]
00  // 29 x50y19 CPE[9]
00  // 30 x50y20 CPE[0]
00  // 31 x50y20 CPE[1]
00  // 32 x50y20 CPE[2]
00  // 33 x50y20 CPE[3]
00  // 34 x50y20 CPE[4]
00  // 35 x50y20 CPE[5]
00  // 36 x50y20 CPE[6]
00  // 37 x50y20 CPE[7]
00  // 38 x50y20 CPE[8]
00  // 39 x50y20 CPE[9]
00  // 40 x49y19 INMUX plane 2,1
00  // 41 x49y19 INMUX plane 4,3
00  // 42 x49y19 INMUX plane 6,5
00  // 43 x49y19 INMUX plane 8,7
00  // 44 x49y19 INMUX plane 10,9
00  // 45 x49y19 INMUX plane 12,11
00  // 46 x49y20 INMUX plane 2,1
00  // 47 x49y20 INMUX plane 4,3
00  // 48 x49y20 INMUX plane 6,5
00  // 49 x49y20 INMUX plane 8,7
00  // 50 x49y20 INMUX plane 10,9
00  // 51 x49y20 INMUX plane 12,11
00  // 52 x50y19 INMUX plane 2,1
00  // 53 x50y19 INMUX plane 4,3
00  // 54 x50y19 INMUX plane 6,5
00  // 55 x50y19 INMUX plane 8,7
00  // 56 x50y19 INMUX plane 10,9
00  // 57 x50y19 INMUX plane 12,11
00  // 58 x50y20 INMUX plane 2,1
00  // 59 x50y20 INMUX plane 4,3
00  // 60 x50y20 INMUX plane 6,5
00  // 61 x50y20 INMUX plane 8,7
00  // 62 x50y20 INMUX plane 10,9
00  // 63 x50y20 INMUX plane 12,11
00  // 64 x50y20 SB_BIG plane 1
00  // 65 x50y20 SB_BIG plane 1
00  // 66 x50y20 SB_DRIVE plane 2,1
00  // 67 x50y20 SB_BIG plane 2
00  // 68 x50y20 SB_BIG plane 2
00  // 69 x50y20 SB_BIG plane 3
00  // 70 x50y20 SB_BIG plane 3
00  // 71 x50y20 SB_DRIVE plane 4,3
00  // 72 x50y20 SB_BIG plane 4
00  // 73 x50y20 SB_BIG plane 4
00  // 74 x50y20 SB_BIG plane 5
00  // 75 x50y20 SB_BIG plane 5
00  // 76 x50y20 SB_DRIVE plane 6,5
00  // 77 x50y20 SB_BIG plane 6
00  // 78 x50y20 SB_BIG plane 6
00  // 79 x50y20 SB_BIG plane 7
00  // 80 x50y20 SB_BIG plane 7
00  // 81 x50y20 SB_DRIVE plane 8,7
00  // 82 x50y20 SB_BIG plane 8
00  // 83 x50y20 SB_BIG plane 8
C0  // 84 x50y20 SB_BIG plane 9
01  // 85 x50y20 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x51y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3876     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
0A // y_sel: 19
65 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 387E
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x51y19 CPE[0]
00  //  1 x51y19 CPE[1]
00  //  2 x51y19 CPE[2]
00  //  3 x51y19 CPE[3]
00  //  4 x51y19 CPE[4]
00  //  5 x51y19 CPE[5]
00  //  6 x51y19 CPE[6]
00  //  7 x51y19 CPE[7]
00  //  8 x51y19 CPE[8]
00  //  9 x51y19 CPE[9]
00  // 10 x51y20 CPE[0]
00  // 11 x51y20 CPE[1]
00  // 12 x51y20 CPE[2]
00  // 13 x51y20 CPE[3]
00  // 14 x51y20 CPE[4]
00  // 15 x51y20 CPE[5]
00  // 16 x51y20 CPE[6]
00  // 17 x51y20 CPE[7]
00  // 18 x51y20 CPE[8]
00  // 19 x51y20 CPE[9]
00  // 20 x52y19 CPE[0]
00  // 21 x52y19 CPE[1]
00  // 22 x52y19 CPE[2]
00  // 23 x52y19 CPE[3]
00  // 24 x52y19 CPE[4]
00  // 25 x52y19 CPE[5]
00  // 26 x52y19 CPE[6]
00  // 27 x52y19 CPE[7]
00  // 28 x52y19 CPE[8]
00  // 29 x52y19 CPE[9]
00  // 30 x52y20 CPE[0]
00  // 31 x52y20 CPE[1]
00  // 32 x52y20 CPE[2]
00  // 33 x52y20 CPE[3]
00  // 34 x52y20 CPE[4]
00  // 35 x52y20 CPE[5]
00  // 36 x52y20 CPE[6]
00  // 37 x52y20 CPE[7]
00  // 38 x52y20 CPE[8]
00  // 39 x52y20 CPE[9]
00  // 40 x51y19 INMUX plane 2,1
00  // 41 x51y19 INMUX plane 4,3
00  // 42 x51y19 INMUX plane 6,5
00  // 43 x51y19 INMUX plane 8,7
00  // 44 x51y19 INMUX plane 10,9
00  // 45 x51y19 INMUX plane 12,11
00  // 46 x51y20 INMUX plane 2,1
00  // 47 x51y20 INMUX plane 4,3
00  // 48 x51y20 INMUX plane 6,5
00  // 49 x51y20 INMUX plane 8,7
00  // 50 x51y20 INMUX plane 10,9
00  // 51 x51y20 INMUX plane 12,11
00  // 52 x52y19 INMUX plane 2,1
00  // 53 x52y19 INMUX plane 4,3
00  // 54 x52y19 INMUX plane 6,5
00  // 55 x52y19 INMUX plane 8,7
00  // 56 x52y19 INMUX plane 10,9
00  // 57 x52y19 INMUX plane 12,11
00  // 58 x52y20 INMUX plane 2,1
00  // 59 x52y20 INMUX plane 4,3
00  // 60 x52y20 INMUX plane 6,5
00  // 61 x52y20 INMUX plane 8,7
00  // 62 x52y20 INMUX plane 10,9
00  // 63 x52y20 INMUX plane 12,11
00  // 64 x51y19 SB_BIG plane 1
00  // 65 x51y19 SB_BIG plane 1
00  // 66 x51y19 SB_DRIVE plane 2,1
00  // 67 x51y19 SB_BIG plane 2
00  // 68 x51y19 SB_BIG plane 2
00  // 69 x51y19 SB_BIG plane 3
00  // 70 x51y19 SB_BIG plane 3
00  // 71 x51y19 SB_DRIVE plane 4,3
00  // 72 x51y19 SB_BIG plane 4
00  // 73 x51y19 SB_BIG plane 4
00  // 74 x51y19 SB_BIG plane 5
00  // 75 x51y19 SB_BIG plane 5
00  // 76 x51y19 SB_DRIVE plane 6,5
00  // 77 x51y19 SB_BIG plane 6
00  // 78 x51y19 SB_BIG plane 6
00  // 79 x51y19 SB_BIG plane 7
00  // 80 x51y19 SB_BIG plane 7
00  // 81 x51y19 SB_DRIVE plane 8,7
00  // 82 x51y19 SB_BIG plane 8
00  // 83 x51y19 SB_BIG plane 8
C0  // 84 x51y19 SB_BIG plane 9
01  // 85 x51y19 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x53y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
0A // y_sel: 19
BD // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38E2
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x53y19 CPE[0]
00  //  1 x53y19 CPE[1]
00  //  2 x53y19 CPE[2]
00  //  3 x53y19 CPE[3]
00  //  4 x53y19 CPE[4]
00  //  5 x53y19 CPE[5]
00  //  6 x53y19 CPE[6]
00  //  7 x53y19 CPE[7]
00  //  8 x53y19 CPE[8]
00  //  9 x53y19 CPE[9]
00  // 10 x53y20 CPE[0]
00  // 11 x53y20 CPE[1]
00  // 12 x53y20 CPE[2]
00  // 13 x53y20 CPE[3]
00  // 14 x53y20 CPE[4]
00  // 15 x53y20 CPE[5]
00  // 16 x53y20 CPE[6]
00  // 17 x53y20 CPE[7]
00  // 18 x53y20 CPE[8]
00  // 19 x53y20 CPE[9]
00  // 20 x54y19 CPE[0]
00  // 21 x54y19 CPE[1]
00  // 22 x54y19 CPE[2]
00  // 23 x54y19 CPE[3]
00  // 24 x54y19 CPE[4]
00  // 25 x54y19 CPE[5]
00  // 26 x54y19 CPE[6]
00  // 27 x54y19 CPE[7]
00  // 28 x54y19 CPE[8]
00  // 29 x54y19 CPE[9]
00  // 30 x54y20 CPE[0]
00  // 31 x54y20 CPE[1]
00  // 32 x54y20 CPE[2]
00  // 33 x54y20 CPE[3]
00  // 34 x54y20 CPE[4]
00  // 35 x54y20 CPE[5]
00  // 36 x54y20 CPE[6]
00  // 37 x54y20 CPE[7]
00  // 38 x54y20 CPE[8]
00  // 39 x54y20 CPE[9]
00  // 40 x53y19 INMUX plane 2,1
00  // 41 x53y19 INMUX plane 4,3
00  // 42 x53y19 INMUX plane 6,5
00  // 43 x53y19 INMUX plane 8,7
00  // 44 x53y19 INMUX plane 10,9
00  // 45 x53y19 INMUX plane 12,11
00  // 46 x53y20 INMUX plane 2,1
00  // 47 x53y20 INMUX plane 4,3
00  // 48 x53y20 INMUX plane 6,5
00  // 49 x53y20 INMUX plane 8,7
00  // 50 x53y20 INMUX plane 10,9
00  // 51 x53y20 INMUX plane 12,11
00  // 52 x54y19 INMUX plane 2,1
00  // 53 x54y19 INMUX plane 4,3
00  // 54 x54y19 INMUX plane 6,5
00  // 55 x54y19 INMUX plane 8,7
00  // 56 x54y19 INMUX plane 10,9
00  // 57 x54y19 INMUX plane 12,11
00  // 58 x54y20 INMUX plane 2,1
00  // 59 x54y20 INMUX plane 4,3
00  // 60 x54y20 INMUX plane 6,5
00  // 61 x54y20 INMUX plane 8,7
00  // 62 x54y20 INMUX plane 10,9
00  // 63 x54y20 INMUX plane 12,11
00  // 64 x54y20 SB_BIG plane 1
00  // 65 x54y20 SB_BIG plane 1
80  // 66 x54y20 SB_DRIVE plane 2,1
00  // 67 x54y20 SB_BIG plane 2
70  // 68 x54y20 SB_BIG plane 2
00  // 69 x54y20 SB_BIG plane 3
00  // 70 x54y20 SB_BIG plane 3
00  // 71 x54y20 SB_DRIVE plane 4,3
00  // 72 x54y20 SB_BIG plane 4
00  // 73 x54y20 SB_BIG plane 4
00  // 74 x54y20 SB_BIG plane 5
00  // 75 x54y20 SB_BIG plane 5
00  // 76 x54y20 SB_DRIVE plane 6,5
00  // 77 x54y20 SB_BIG plane 6
00  // 78 x54y20 SB_BIG plane 6
00  // 79 x54y20 SB_BIG plane 7
00  // 80 x54y20 SB_BIG plane 7
00  // 81 x54y20 SB_DRIVE plane 8,7
00  // 82 x54y20 SB_BIG plane 8
00  // 83 x54y20 SB_BIG plane 8
C0  // 84 x54y20 SB_BIG plane 9
01  // 85 x54y20 SB_BIG plane 9
71 // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 393E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3946
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 39BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 39C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
0B // y_sel: 21
34 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A42
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x53y21 CPE[0]
00  //  1 x53y21 CPE[1]
00  //  2 x53y21 CPE[2]
00  //  3 x53y21 CPE[3]
00  //  4 x53y21 CPE[4]
00  //  5 x53y21 CPE[5]
00  //  6 x53y21 CPE[6]
00  //  7 x53y21 CPE[7]
00  //  8 x53y21 CPE[8]
00  //  9 x53y21 CPE[9]
00  // 10 x53y22 CPE[0]
00  // 11 x53y22 CPE[1]
00  // 12 x53y22 CPE[2]
00  // 13 x53y22 CPE[3]
00  // 14 x53y22 CPE[4]
00  // 15 x53y22 CPE[5]
00  // 16 x53y22 CPE[6]
00  // 17 x53y22 CPE[7]
00  // 18 x53y22 CPE[8]
00  // 19 x53y22 CPE[9]
00  // 20 x54y21 CPE[0]
00  // 21 x54y21 CPE[1]
00  // 22 x54y21 CPE[2]
00  // 23 x54y21 CPE[3]
00  // 24 x54y21 CPE[4]
00  // 25 x54y21 CPE[5]
00  // 26 x54y21 CPE[6]
00  // 27 x54y21 CPE[7]
00  // 28 x54y21 CPE[8]
00  // 29 x54y21 CPE[9]
00  // 30 x54y22 CPE[0]
00  // 31 x54y22 CPE[1]
00  // 32 x54y22 CPE[2]
00  // 33 x54y22 CPE[3]
00  // 34 x54y22 CPE[4]
00  // 35 x54y22 CPE[5]
00  // 36 x54y22 CPE[6]
00  // 37 x54y22 CPE[7]
00  // 38 x54y22 CPE[8]
00  // 39 x54y22 CPE[9]
00  // 40 x53y21 INMUX plane 2,1
00  // 41 x53y21 INMUX plane 4,3
00  // 42 x53y21 INMUX plane 6,5
00  // 43 x53y21 INMUX plane 8,7
00  // 44 x53y21 INMUX plane 10,9
00  // 45 x53y21 INMUX plane 12,11
00  // 46 x53y22 INMUX plane 2,1
00  // 47 x53y22 INMUX plane 4,3
00  // 48 x53y22 INMUX plane 6,5
00  // 49 x53y22 INMUX plane 8,7
00  // 50 x53y22 INMUX plane 10,9
00  // 51 x53y22 INMUX plane 12,11
00  // 52 x54y21 INMUX plane 2,1
00  // 53 x54y21 INMUX plane 4,3
00  // 54 x54y21 INMUX plane 6,5
00  // 55 x54y21 INMUX plane 8,7
00  // 56 x54y21 INMUX plane 10,9
00  // 57 x54y21 INMUX plane 12,11
00  // 58 x54y22 INMUX plane 2,1
00  // 59 x54y22 INMUX plane 4,3
00  // 60 x54y22 INMUX plane 6,5
00  // 61 x54y22 INMUX plane 8,7
00  // 62 x54y22 INMUX plane 10,9
00  // 63 x54y22 INMUX plane 12,11
00  // 64 x53y21 SB_BIG plane 1
00  // 65 x53y21 SB_BIG plane 1
00  // 66 x53y21 SB_DRIVE plane 2,1
00  // 67 x53y21 SB_BIG plane 2
00  // 68 x53y21 SB_BIG plane 2
00  // 69 x53y21 SB_BIG plane 3
00  // 70 x53y21 SB_BIG plane 3
00  // 71 x53y21 SB_DRIVE plane 4,3
00  // 72 x53y21 SB_BIG plane 4
00  // 73 x53y21 SB_BIG plane 4
00  // 74 x53y21 SB_BIG plane 5
00  // 75 x53y21 SB_BIG plane 5
00  // 76 x53y21 SB_DRIVE plane 6,5
00  // 77 x53y21 SB_BIG plane 6
00  // 78 x53y21 SB_BIG plane 6
00  // 79 x53y21 SB_BIG plane 7
00  // 80 x53y21 SB_BIG plane 7
00  // 81 x53y21 SB_DRIVE plane 8,7
00  // 82 x53y21 SB_BIG plane 8
00  // 83 x53y21 SB_BIG plane 8
C0  // 84 x53y21 SB_BIG plane 9
01  // 85 x53y21 SB_BIG plane 9
02  // 86 x53y21 SB_DRIVE plane 10,9
E6 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A9F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3AA7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B1D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B25
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
48  // 74 x-1y23 SB_BIG plane 5
12  // 75 x-1y23 SB_BIG plane 5
00  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
48  // 89 x-1y23 SB_BIG plane 11
12  // 90 x-1y23 SB_BIG plane 11
00  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
A8  // 109 x0y24 SB_SML plane 11
82  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B9B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
0C // y_sel: 23
E3 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BA3
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x47y23 CPE[0]
00  //  1 x47y23 CPE[1]
00  //  2 x47y23 CPE[2]
00  //  3 x47y23 CPE[3]
00  //  4 x47y23 CPE[4]
00  //  5 x47y23 CPE[5]
00  //  6 x47y23 CPE[6]
00  //  7 x47y23 CPE[7]
00  //  8 x47y23 CPE[8]
00  //  9 x47y23 CPE[9]
00  // 10 x47y24 CPE[0]
00  // 11 x47y24 CPE[1]
00  // 12 x47y24 CPE[2]
00  // 13 x47y24 CPE[3]
00  // 14 x47y24 CPE[4]
00  // 15 x47y24 CPE[5]
00  // 16 x47y24 CPE[6]
00  // 17 x47y24 CPE[7]
00  // 18 x47y24 CPE[8]
00  // 19 x47y24 CPE[9]
00  // 20 x48y23 CPE[0]
00  // 21 x48y23 CPE[1]
00  // 22 x48y23 CPE[2]
00  // 23 x48y23 CPE[3]
00  // 24 x48y23 CPE[4]
00  // 25 x48y23 CPE[5]
00  // 26 x48y23 CPE[6]
00  // 27 x48y23 CPE[7]
00  // 28 x48y23 CPE[8]
00  // 29 x48y23 CPE[9]
00  // 30 x48y24 CPE[0]
00  // 31 x48y24 CPE[1]
00  // 32 x48y24 CPE[2]
00  // 33 x48y24 CPE[3]
00  // 34 x48y24 CPE[4]
00  // 35 x48y24 CPE[5]
00  // 36 x48y24 CPE[6]
00  // 37 x48y24 CPE[7]
00  // 38 x48y24 CPE[8]
00  // 39 x48y24 CPE[9]
00  // 40 x47y23 INMUX plane 2,1
00  // 41 x47y23 INMUX plane 4,3
00  // 42 x47y23 INMUX plane 6,5
00  // 43 x47y23 INMUX plane 8,7
00  // 44 x47y23 INMUX plane 10,9
00  // 45 x47y23 INMUX plane 12,11
00  // 46 x47y24 INMUX plane 2,1
00  // 47 x47y24 INMUX plane 4,3
00  // 48 x47y24 INMUX plane 6,5
00  // 49 x47y24 INMUX plane 8,7
00  // 50 x47y24 INMUX plane 10,9
00  // 51 x47y24 INMUX plane 12,11
00  // 52 x48y23 INMUX plane 2,1
00  // 53 x48y23 INMUX plane 4,3
00  // 54 x48y23 INMUX plane 6,5
00  // 55 x48y23 INMUX plane 8,7
00  // 56 x48y23 INMUX plane 10,9
00  // 57 x48y23 INMUX plane 12,11
00  // 58 x48y24 INMUX plane 2,1
00  // 59 x48y24 INMUX plane 4,3
00  // 60 x48y24 INMUX plane 6,5
00  // 61 x48y24 INMUX plane 8,7
00  // 62 x48y24 INMUX plane 10,9
00  // 63 x48y24 INMUX plane 12,11
00  // 64 x47y23 SB_BIG plane 1
00  // 65 x47y23 SB_BIG plane 1
00  // 66 x47y23 SB_DRIVE plane 2,1
00  // 67 x47y23 SB_BIG plane 2
00  // 68 x47y23 SB_BIG plane 2
00  // 69 x47y23 SB_BIG plane 3
00  // 70 x47y23 SB_BIG plane 3
00  // 71 x47y23 SB_DRIVE plane 4,3
00  // 72 x47y23 SB_BIG plane 4
00  // 73 x47y23 SB_BIG plane 4
00  // 74 x47y23 SB_BIG plane 5
00  // 75 x47y23 SB_BIG plane 5
00  // 76 x47y23 SB_DRIVE plane 6,5
00  // 77 x47y23 SB_BIG plane 6
00  // 78 x47y23 SB_BIG plane 6
00  // 79 x47y23 SB_BIG plane 7
00  // 80 x47y23 SB_BIG plane 7
00  // 81 x47y23 SB_DRIVE plane 8,7
00  // 82 x47y23 SB_BIG plane 8
00  // 83 x47y23 SB_BIG plane 8
00  // 84 x47y23 SB_BIG plane 9
00  // 85 x47y23 SB_BIG plane 9
08  // 86 x47y23 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x49y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
0C // y_sel: 23
3B // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C08
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x49y23 CPE[0]
00  //  1 x49y23 CPE[1]
00  //  2 x49y23 CPE[2]
00  //  3 x49y23 CPE[3]
00  //  4 x49y23 CPE[4]
00  //  5 x49y23 CPE[5]
00  //  6 x49y23 CPE[6]
00  //  7 x49y23 CPE[7]
00  //  8 x49y23 CPE[8]
00  //  9 x49y23 CPE[9]
00  // 10 x49y24 CPE[0]
00  // 11 x49y24 CPE[1]
00  // 12 x49y24 CPE[2]
00  // 13 x49y24 CPE[3]
00  // 14 x49y24 CPE[4]
00  // 15 x49y24 CPE[5]
00  // 16 x49y24 CPE[6]
00  // 17 x49y24 CPE[7]
00  // 18 x49y24 CPE[8]
00  // 19 x49y24 CPE[9]
00  // 20 x50y23 CPE[0]
00  // 21 x50y23 CPE[1]
00  // 22 x50y23 CPE[2]
00  // 23 x50y23 CPE[3]
00  // 24 x50y23 CPE[4]
00  // 25 x50y23 CPE[5]
00  // 26 x50y23 CPE[6]
00  // 27 x50y23 CPE[7]
00  // 28 x50y23 CPE[8]
00  // 29 x50y23 CPE[9]
00  // 30 x50y24 CPE[0]
00  // 31 x50y24 CPE[1]
00  // 32 x50y24 CPE[2]
00  // 33 x50y24 CPE[3]
00  // 34 x50y24 CPE[4]
00  // 35 x50y24 CPE[5]
00  // 36 x50y24 CPE[6]
00  // 37 x50y24 CPE[7]
00  // 38 x50y24 CPE[8]
00  // 39 x50y24 CPE[9]
00  // 40 x49y23 INMUX plane 2,1
00  // 41 x49y23 INMUX plane 4,3
00  // 42 x49y23 INMUX plane 6,5
00  // 43 x49y23 INMUX plane 8,7
00  // 44 x49y23 INMUX plane 10,9
00  // 45 x49y23 INMUX plane 12,11
00  // 46 x49y24 INMUX plane 2,1
00  // 47 x49y24 INMUX plane 4,3
00  // 48 x49y24 INMUX plane 6,5
00  // 49 x49y24 INMUX plane 8,7
00  // 50 x49y24 INMUX plane 10,9
00  // 51 x49y24 INMUX plane 12,11
00  // 52 x50y23 INMUX plane 2,1
00  // 53 x50y23 INMUX plane 4,3
00  // 54 x50y23 INMUX plane 6,5
00  // 55 x50y23 INMUX plane 8,7
00  // 56 x50y23 INMUX plane 10,9
00  // 57 x50y23 INMUX plane 12,11
00  // 58 x50y24 INMUX plane 2,1
00  // 59 x50y24 INMUX plane 4,3
00  // 60 x50y24 INMUX plane 6,5
00  // 61 x50y24 INMUX plane 8,7
00  // 62 x50y24 INMUX plane 10,9
00  // 63 x50y24 INMUX plane 12,11
00  // 64 x50y24 SB_BIG plane 1
00  // 65 x50y24 SB_BIG plane 1
00  // 66 x50y24 SB_DRIVE plane 2,1
00  // 67 x50y24 SB_BIG plane 2
00  // 68 x50y24 SB_BIG plane 2
00  // 69 x50y24 SB_BIG plane 3
00  // 70 x50y24 SB_BIG plane 3
00  // 71 x50y24 SB_DRIVE plane 4,3
00  // 72 x50y24 SB_BIG plane 4
00  // 73 x50y24 SB_BIG plane 4
00  // 74 x50y24 SB_BIG plane 5
00  // 75 x50y24 SB_BIG plane 5
00  // 76 x50y24 SB_DRIVE plane 6,5
00  // 77 x50y24 SB_BIG plane 6
00  // 78 x50y24 SB_BIG plane 6
00  // 79 x50y24 SB_BIG plane 7
00  // 80 x50y24 SB_BIG plane 7
00  // 81 x50y24 SB_DRIVE plane 8,7
00  // 82 x50y24 SB_BIG plane 8
00  // 83 x50y24 SB_BIG plane 8
00  // 84 x50y24 SB_BIG plane 9
00  // 85 x50y24 SB_BIG plane 9
08  // 86 x50y24 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x51y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C65     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
0C // y_sel: 23
53 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C6D
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x51y23 CPE[0]
00  //  1 x51y23 CPE[1]
00  //  2 x51y23 CPE[2]
00  //  3 x51y23 CPE[3]
00  //  4 x51y23 CPE[4]
00  //  5 x51y23 CPE[5]
00  //  6 x51y23 CPE[6]
00  //  7 x51y23 CPE[7]
00  //  8 x51y23 CPE[8]
00  //  9 x51y23 CPE[9]
00  // 10 x51y24 CPE[0]
00  // 11 x51y24 CPE[1]
00  // 12 x51y24 CPE[2]
00  // 13 x51y24 CPE[3]
00  // 14 x51y24 CPE[4]
00  // 15 x51y24 CPE[5]
00  // 16 x51y24 CPE[6]
00  // 17 x51y24 CPE[7]
00  // 18 x51y24 CPE[8]
00  // 19 x51y24 CPE[9]
00  // 20 x52y23 CPE[0]
00  // 21 x52y23 CPE[1]
00  // 22 x52y23 CPE[2]
00  // 23 x52y23 CPE[3]
00  // 24 x52y23 CPE[4]
00  // 25 x52y23 CPE[5]
00  // 26 x52y23 CPE[6]
00  // 27 x52y23 CPE[7]
00  // 28 x52y23 CPE[8]
00  // 29 x52y23 CPE[9]
00  // 30 x52y24 CPE[0]
00  // 31 x52y24 CPE[1]
00  // 32 x52y24 CPE[2]
00  // 33 x52y24 CPE[3]
00  // 34 x52y24 CPE[4]
00  // 35 x52y24 CPE[5]
00  // 36 x52y24 CPE[6]
00  // 37 x52y24 CPE[7]
00  // 38 x52y24 CPE[8]
00  // 39 x52y24 CPE[9]
00  // 40 x51y23 INMUX plane 2,1
00  // 41 x51y23 INMUX plane 4,3
00  // 42 x51y23 INMUX plane 6,5
00  // 43 x51y23 INMUX plane 8,7
00  // 44 x51y23 INMUX plane 10,9
00  // 45 x51y23 INMUX plane 12,11
00  // 46 x51y24 INMUX plane 2,1
00  // 47 x51y24 INMUX plane 4,3
00  // 48 x51y24 INMUX plane 6,5
00  // 49 x51y24 INMUX plane 8,7
00  // 50 x51y24 INMUX plane 10,9
00  // 51 x51y24 INMUX plane 12,11
00  // 52 x52y23 INMUX plane 2,1
00  // 53 x52y23 INMUX plane 4,3
00  // 54 x52y23 INMUX plane 6,5
00  // 55 x52y23 INMUX plane 8,7
00  // 56 x52y23 INMUX plane 10,9
00  // 57 x52y23 INMUX plane 12,11
00  // 58 x52y24 INMUX plane 2,1
00  // 59 x52y24 INMUX plane 4,3
00  // 60 x52y24 INMUX plane 6,5
00  // 61 x52y24 INMUX plane 8,7
00  // 62 x52y24 INMUX plane 10,9
00  // 63 x52y24 INMUX plane 12,11
00  // 64 x51y23 SB_BIG plane 1
00  // 65 x51y23 SB_BIG plane 1
00  // 66 x51y23 SB_DRIVE plane 2,1
00  // 67 x51y23 SB_BIG plane 2
00  // 68 x51y23 SB_BIG plane 2
00  // 69 x51y23 SB_BIG plane 3
00  // 70 x51y23 SB_BIG plane 3
00  // 71 x51y23 SB_DRIVE plane 4,3
00  // 72 x51y23 SB_BIG plane 4
00  // 73 x51y23 SB_BIG plane 4
00  // 74 x51y23 SB_BIG plane 5
00  // 75 x51y23 SB_BIG plane 5
00  // 76 x51y23 SB_DRIVE plane 6,5
00  // 77 x51y23 SB_BIG plane 6
00  // 78 x51y23 SB_BIG plane 6
00  // 79 x51y23 SB_BIG plane 7
00  // 80 x51y23 SB_BIG plane 7
00  // 81 x51y23 SB_DRIVE plane 8,7
00  // 82 x51y23 SB_BIG plane 8
00  // 83 x51y23 SB_BIG plane 8
00  // 84 x51y23 SB_BIG plane 9
00  // 85 x51y23 SB_BIG plane 9
08  // 86 x51y23 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x53y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CCA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
0C // y_sel: 23
8B // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CD2
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x53y23 CPE[0]
00  //  1 x53y23 CPE[1]
00  //  2 x53y23 CPE[2]
00  //  3 x53y23 CPE[3]
00  //  4 x53y23 CPE[4]
00  //  5 x53y23 CPE[5]
00  //  6 x53y23 CPE[6]
00  //  7 x53y23 CPE[7]
00  //  8 x53y23 CPE[8]
00  //  9 x53y23 CPE[9]
00  // 10 x53y24 CPE[0]
00  // 11 x53y24 CPE[1]
00  // 12 x53y24 CPE[2]
00  // 13 x53y24 CPE[3]
00  // 14 x53y24 CPE[4]
00  // 15 x53y24 CPE[5]
00  // 16 x53y24 CPE[6]
00  // 17 x53y24 CPE[7]
00  // 18 x53y24 CPE[8]
00  // 19 x53y24 CPE[9]
00  // 20 x54y23 CPE[0]
00  // 21 x54y23 CPE[1]
00  // 22 x54y23 CPE[2]
00  // 23 x54y23 CPE[3]
00  // 24 x54y23 CPE[4]
00  // 25 x54y23 CPE[5]
00  // 26 x54y23 CPE[6]
00  // 27 x54y23 CPE[7]
00  // 28 x54y23 CPE[8]
00  // 29 x54y23 CPE[9]
00  // 30 x54y24 CPE[0]
00  // 31 x54y24 CPE[1]
00  // 32 x54y24 CPE[2]
00  // 33 x54y24 CPE[3]
00  // 34 x54y24 CPE[4]
00  // 35 x54y24 CPE[5]
00  // 36 x54y24 CPE[6]
00  // 37 x54y24 CPE[7]
00  // 38 x54y24 CPE[8]
00  // 39 x54y24 CPE[9]
00  // 40 x53y23 INMUX plane 2,1
00  // 41 x53y23 INMUX plane 4,3
00  // 42 x53y23 INMUX plane 6,5
00  // 43 x53y23 INMUX plane 8,7
00  // 44 x53y23 INMUX plane 10,9
00  // 45 x53y23 INMUX plane 12,11
00  // 46 x53y24 INMUX plane 2,1
00  // 47 x53y24 INMUX plane 4,3
00  // 48 x53y24 INMUX plane 6,5
00  // 49 x53y24 INMUX plane 8,7
00  // 50 x53y24 INMUX plane 10,9
00  // 51 x53y24 INMUX plane 12,11
00  // 52 x54y23 INMUX plane 2,1
00  // 53 x54y23 INMUX plane 4,3
00  // 54 x54y23 INMUX plane 6,5
00  // 55 x54y23 INMUX plane 8,7
00  // 56 x54y23 INMUX plane 10,9
00  // 57 x54y23 INMUX plane 12,11
00  // 58 x54y24 INMUX plane 2,1
00  // 59 x54y24 INMUX plane 4,3
00  // 60 x54y24 INMUX plane 6,5
00  // 61 x54y24 INMUX plane 8,7
00  // 62 x54y24 INMUX plane 10,9
00  // 63 x54y24 INMUX plane 12,11
00  // 64 x54y24 SB_BIG plane 1
00  // 65 x54y24 SB_BIG plane 1
00  // 66 x54y24 SB_DRIVE plane 2,1
00  // 67 x54y24 SB_BIG plane 2
00  // 68 x54y24 SB_BIG plane 2
00  // 69 x54y24 SB_BIG plane 3
00  // 70 x54y24 SB_BIG plane 3
00  // 71 x54y24 SB_DRIVE plane 4,3
00  // 72 x54y24 SB_BIG plane 4
00  // 73 x54y24 SB_BIG plane 4
00  // 74 x54y24 SB_BIG plane 5
00  // 75 x54y24 SB_BIG plane 5
00  // 76 x54y24 SB_DRIVE plane 6,5
00  // 77 x54y24 SB_BIG plane 6
00  // 78 x54y24 SB_BIG plane 6
00  // 79 x54y24 SB_BIG plane 7
00  // 80 x54y24 SB_BIG plane 7
00  // 81 x54y24 SB_DRIVE plane 8,7
00  // 82 x54y24 SB_BIG plane 8
00  // 83 x54y24 SB_BIG plane 8
00  // 84 x54y24 SB_BIG plane 9
00  // 85 x54y24 SB_BIG plane 9
08  // 86 x54y24 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D2F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D37
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DAD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DB5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E2B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E33
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EA9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3EB1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
00  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
12  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F27     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
0E // y_sel: 27
21 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F2F
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x59y27 CPE[0]
00  //  1 x59y27 CPE[1]
00  //  2 x59y27 CPE[2]
00  //  3 x59y27 CPE[3]
00  //  4 x59y27 CPE[4]
00  //  5 x59y27 CPE[5]
00  //  6 x59y27 CPE[6]
00  //  7 x59y27 CPE[7]
00  //  8 x59y27 CPE[8]
00  //  9 x59y27 CPE[9]
00  // 10 x59y28 CPE[0]
00  // 11 x59y28 CPE[1]
00  // 12 x59y28 CPE[2]
00  // 13 x59y28 CPE[3]
00  // 14 x59y28 CPE[4]
00  // 15 x59y28 CPE[5]
00  // 16 x59y28 CPE[6]
00  // 17 x59y28 CPE[7]
00  // 18 x59y28 CPE[8]
00  // 19 x59y28 CPE[9]
00  // 20 x60y27 CPE[0]
00  // 21 x60y27 CPE[1]
00  // 22 x60y27 CPE[2]
00  // 23 x60y27 CPE[3]
00  // 24 x60y27 CPE[4]
00  // 25 x60y27 CPE[5]
00  // 26 x60y27 CPE[6]
00  // 27 x60y27 CPE[7]
00  // 28 x60y27 CPE[8]
00  // 29 x60y27 CPE[9]
00  // 30 x60y28 CPE[0]
00  // 31 x60y28 CPE[1]
00  // 32 x60y28 CPE[2]
00  // 33 x60y28 CPE[3]
00  // 34 x60y28 CPE[4]
00  // 35 x60y28 CPE[5]
00  // 36 x60y28 CPE[6]
00  // 37 x60y28 CPE[7]
00  // 38 x60y28 CPE[8]
00  // 39 x60y28 CPE[9]
00  // 40 x59y27 INMUX plane 2,1
00  // 41 x59y27 INMUX plane 4,3
00  // 42 x59y27 INMUX plane 6,5
00  // 43 x59y27 INMUX plane 8,7
00  // 44 x59y27 INMUX plane 10,9
00  // 45 x59y27 INMUX plane 12,11
00  // 46 x59y28 INMUX plane 2,1
00  // 47 x59y28 INMUX plane 4,3
00  // 48 x59y28 INMUX plane 6,5
00  // 49 x59y28 INMUX plane 8,7
00  // 50 x59y28 INMUX plane 10,9
00  // 51 x59y28 INMUX plane 12,11
00  // 52 x60y27 INMUX plane 2,1
00  // 53 x60y27 INMUX plane 4,3
00  // 54 x60y27 INMUX plane 6,5
00  // 55 x60y27 INMUX plane 8,7
00  // 56 x60y27 INMUX plane 10,9
00  // 57 x60y27 INMUX plane 12,11
00  // 58 x60y28 INMUX plane 2,1
00  // 59 x60y28 INMUX plane 4,3
00  // 60 x60y28 INMUX plane 6,5
00  // 61 x60y28 INMUX plane 8,7
00  // 62 x60y28 INMUX plane 10,9
00  // 63 x60y28 INMUX plane 12,11
00  // 64 x59y27 SB_BIG plane 1
00  // 65 x59y27 SB_BIG plane 1
00  // 66 x59y27 SB_DRIVE plane 2,1
00  // 67 x59y27 SB_BIG plane 2
00  // 68 x59y27 SB_BIG plane 2
00  // 69 x59y27 SB_BIG plane 3
00  // 70 x59y27 SB_BIG plane 3
80  // 71 x59y27 SB_DRIVE plane 4,3
00  // 72 x59y27 SB_BIG plane 4
70  // 73 x59y27 SB_BIG plane 4
1F // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4005
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 407B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4083
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4101
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
00  // 71 x-1y31 SB_DRIVE plane 4,3
48  // 72 x-1y31 SB_BIG plane 4
12  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
00  // 76 x-1y31 SB_DRIVE plane 6,5
48  // 77 x-1y31 SB_BIG plane 6
12  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
48  // 89 x-1y31 SB_BIG plane 11
12  // 90 x-1y31 SB_BIG plane 11
00  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4177     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
10 // y_sel: 31
C6 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 417F
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x45y31 CPE[0]
00  //  1 x45y31 CPE[1]
00  //  2 x45y31 CPE[2]
00  //  3 x45y31 CPE[3]
00  //  4 x45y31 CPE[4]
00  //  5 x45y31 CPE[5]
00  //  6 x45y31 CPE[6]
00  //  7 x45y31 CPE[7]
00  //  8 x45y31 CPE[8]
00  //  9 x45y31 CPE[9]
00  // 10 x45y32 CPE[0]
00  // 11 x45y32 CPE[1]
00  // 12 x45y32 CPE[2]
00  // 13 x45y32 CPE[3]
00  // 14 x45y32 CPE[4]
00  // 15 x45y32 CPE[5]
00  // 16 x45y32 CPE[6]
00  // 17 x45y32 CPE[7]
00  // 18 x45y32 CPE[8]
00  // 19 x45y32 CPE[9]
00  // 20 x46y31 CPE[0]
00  // 21 x46y31 CPE[1]
00  // 22 x46y31 CPE[2]
00  // 23 x46y31 CPE[3]
00  // 24 x46y31 CPE[4]
00  // 25 x46y31 CPE[5]
00  // 26 x46y31 CPE[6]
00  // 27 x46y31 CPE[7]
00  // 28 x46y31 CPE[8]
00  // 29 x46y31 CPE[9]
00  // 30 x46y32 CPE[0]
00  // 31 x46y32 CPE[1]
00  // 32 x46y32 CPE[2]
00  // 33 x46y32 CPE[3]
00  // 34 x46y32 CPE[4]
00  // 35 x46y32 CPE[5]
00  // 36 x46y32 CPE[6]
00  // 37 x46y32 CPE[7]
00  // 38 x46y32 CPE[8]
00  // 39 x46y32 CPE[9]
00  // 40 x45y31 INMUX plane 2,1
00  // 41 x45y31 INMUX plane 4,3
00  // 42 x45y31 INMUX plane 6,5
00  // 43 x45y31 INMUX plane 8,7
00  // 44 x45y31 INMUX plane 10,9
00  // 45 x45y31 INMUX plane 12,11
00  // 46 x45y32 INMUX plane 2,1
00  // 47 x45y32 INMUX plane 4,3
00  // 48 x45y32 INMUX plane 6,5
00  // 49 x45y32 INMUX plane 8,7
00  // 50 x45y32 INMUX plane 10,9
00  // 51 x45y32 INMUX plane 12,11
00  // 52 x46y31 INMUX plane 2,1
00  // 53 x46y31 INMUX plane 4,3
00  // 54 x46y31 INMUX plane 6,5
00  // 55 x46y31 INMUX plane 8,7
00  // 56 x46y31 INMUX plane 10,9
00  // 57 x46y31 INMUX plane 12,11
00  // 58 x46y32 INMUX plane 2,1
00  // 59 x46y32 INMUX plane 4,3
00  // 60 x46y32 INMUX plane 6,5
00  // 61 x46y32 INMUX plane 8,7
00  // 62 x46y32 INMUX plane 10,9
00  // 63 x46y32 INMUX plane 12,11
00  // 64 x46y32 SB_BIG plane 1
00  // 65 x46y32 SB_BIG plane 1
00  // 66 x46y32 SB_DRIVE plane 2,1
00  // 67 x46y32 SB_BIG plane 2
00  // 68 x46y32 SB_BIG plane 2
00  // 69 x46y32 SB_BIG plane 3
00  // 70 x46y32 SB_BIG plane 3
00  // 71 x46y32 SB_DRIVE plane 4,3
00  // 72 x46y32 SB_BIG plane 4
00  // 73 x46y32 SB_BIG plane 4
00  // 74 x46y32 SB_BIG plane 5
00  // 75 x46y32 SB_BIG plane 5
00  // 76 x46y32 SB_DRIVE plane 6,5
00  // 77 x46y32 SB_BIG plane 6
00  // 78 x46y32 SB_BIG plane 6
00  // 79 x46y32 SB_BIG plane 7
00  // 80 x46y32 SB_BIG plane 7
00  // 81 x46y32 SB_DRIVE plane 8,7
00  // 82 x46y32 SB_BIG plane 8
00  // 83 x46y32 SB_BIG plane 8
80  // 84 x46y32 SB_BIG plane 9
01  // 85 x46y32 SB_BIG plane 9
02  // 86 x46y32 SB_DRIVE plane 10,9
90 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x51y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
10 // y_sel: 31
BE // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 41E4
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x51y31 CPE[0]
00  //  1 x51y31 CPE[1]
00  //  2 x51y31 CPE[2]
00  //  3 x51y31 CPE[3]
00  //  4 x51y31 CPE[4]
00  //  5 x51y31 CPE[5]
00  //  6 x51y31 CPE[6]
00  //  7 x51y31 CPE[7]
00  //  8 x51y31 CPE[8]
00  //  9 x51y31 CPE[9]
00  // 10 x51y32 CPE[0]
00  // 11 x51y32 CPE[1]
00  // 12 x51y32 CPE[2]
00  // 13 x51y32 CPE[3]
00  // 14 x51y32 CPE[4]
00  // 15 x51y32 CPE[5]
00  // 16 x51y32 CPE[6]
00  // 17 x51y32 CPE[7]
00  // 18 x51y32 CPE[8]
00  // 19 x51y32 CPE[9]
00  // 20 x52y31 CPE[0]
00  // 21 x52y31 CPE[1]
00  // 22 x52y31 CPE[2]
00  // 23 x52y31 CPE[3]
00  // 24 x52y31 CPE[4]
00  // 25 x52y31 CPE[5]
00  // 26 x52y31 CPE[6]
00  // 27 x52y31 CPE[7]
00  // 28 x52y31 CPE[8]
00  // 29 x52y31 CPE[9]
00  // 30 x52y32 CPE[0]
00  // 31 x52y32 CPE[1]
00  // 32 x52y32 CPE[2]
00  // 33 x52y32 CPE[3]
00  // 34 x52y32 CPE[4]
00  // 35 x52y32 CPE[5]
00  // 36 x52y32 CPE[6]
00  // 37 x52y32 CPE[7]
00  // 38 x52y32 CPE[8]
00  // 39 x52y32 CPE[9]
00  // 40 x51y31 INMUX plane 2,1
00  // 41 x51y31 INMUX plane 4,3
00  // 42 x51y31 INMUX plane 6,5
00  // 43 x51y31 INMUX plane 8,7
00  // 44 x51y31 INMUX plane 10,9
00  // 45 x51y31 INMUX plane 12,11
00  // 46 x51y32 INMUX plane 2,1
00  // 47 x51y32 INMUX plane 4,3
00  // 48 x51y32 INMUX plane 6,5
00  // 49 x51y32 INMUX plane 8,7
00  // 50 x51y32 INMUX plane 10,9
00  // 51 x51y32 INMUX plane 12,11
00  // 52 x52y31 INMUX plane 2,1
00  // 53 x52y31 INMUX plane 4,3
00  // 54 x52y31 INMUX plane 6,5
00  // 55 x52y31 INMUX plane 8,7
00  // 56 x52y31 INMUX plane 10,9
00  // 57 x52y31 INMUX plane 12,11
00  // 58 x52y32 INMUX plane 2,1
00  // 59 x52y32 INMUX plane 4,3
00  // 60 x52y32 INMUX plane 6,5
00  // 61 x52y32 INMUX plane 8,7
00  // 62 x52y32 INMUX plane 10,9
00  // 63 x52y32 INMUX plane 12,11
00  // 64 x51y31 SB_BIG plane 1
00  // 65 x51y31 SB_BIG plane 1
00  // 66 x51y31 SB_DRIVE plane 2,1
00  // 67 x51y31 SB_BIG plane 2
00  // 68 x51y31 SB_BIG plane 2
00  // 69 x51y31 SB_BIG plane 3
00  // 70 x51y31 SB_BIG plane 3
00  // 71 x51y31 SB_DRIVE plane 4,3
00  // 72 x51y31 SB_BIG plane 4
00  // 73 x51y31 SB_BIG plane 4
00  // 74 x51y31 SB_BIG plane 5
00  // 75 x51y31 SB_BIG plane 5
00  // 76 x51y31 SB_DRIVE plane 6,5
00  // 77 x51y31 SB_BIG plane 6
00  // 78 x51y31 SB_BIG plane 6
00  // 79 x51y31 SB_BIG plane 7
00  // 80 x51y31 SB_BIG plane 7
00  // 81 x51y31 SB_DRIVE plane 8,7
00  // 82 x51y31 SB_BIG plane 8
00  // 83 x51y31 SB_BIG plane 8
80  // 84 x51y31 SB_BIG plane 9
01  // 85 x51y31 SB_BIG plane 9
02  // 86 x51y31 SB_DRIVE plane 10,9
90 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4241     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4249
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42C7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 433D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4345
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43BB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43C3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
12  // 75 x-1y35 SB_BIG plane 5
00  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4439     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
12 // y_sel: 35
AC // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4441
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x51y35 CPE[0]
00  //  1 x51y35 CPE[1]
00  //  2 x51y35 CPE[2]
00  //  3 x51y35 CPE[3]
00  //  4 x51y35 CPE[4]
00  //  5 x51y35 CPE[5]
00  //  6 x51y35 CPE[6]
00  //  7 x51y35 CPE[7]
00  //  8 x51y35 CPE[8]
00  //  9 x51y35 CPE[9]
00  // 10 x51y36 CPE[0]
00  // 11 x51y36 CPE[1]
00  // 12 x51y36 CPE[2]
00  // 13 x51y36 CPE[3]
00  // 14 x51y36 CPE[4]
00  // 15 x51y36 CPE[5]
00  // 16 x51y36 CPE[6]
00  // 17 x51y36 CPE[7]
00  // 18 x51y36 CPE[8]
00  // 19 x51y36 CPE[9]
00  // 20 x52y35 CPE[0]
00  // 21 x52y35 CPE[1]
00  // 22 x52y35 CPE[2]
00  // 23 x52y35 CPE[3]
00  // 24 x52y35 CPE[4]
00  // 25 x52y35 CPE[5]
00  // 26 x52y35 CPE[6]
00  // 27 x52y35 CPE[7]
00  // 28 x52y35 CPE[8]
00  // 29 x52y35 CPE[9]
00  // 30 x52y36 CPE[0]
00  // 31 x52y36 CPE[1]
00  // 32 x52y36 CPE[2]
00  // 33 x52y36 CPE[3]
00  // 34 x52y36 CPE[4]
00  // 35 x52y36 CPE[5]
00  // 36 x52y36 CPE[6]
00  // 37 x52y36 CPE[7]
00  // 38 x52y36 CPE[8]
00  // 39 x52y36 CPE[9]
00  // 40 x51y35 INMUX plane 2,1
00  // 41 x51y35 INMUX plane 4,3
00  // 42 x51y35 INMUX plane 6,5
00  // 43 x51y35 INMUX plane 8,7
00  // 44 x51y35 INMUX plane 10,9
00  // 45 x51y35 INMUX plane 12,11
00  // 46 x51y36 INMUX plane 2,1
00  // 47 x51y36 INMUX plane 4,3
00  // 48 x51y36 INMUX plane 6,5
00  // 49 x51y36 INMUX plane 8,7
00  // 50 x51y36 INMUX plane 10,9
00  // 51 x51y36 INMUX plane 12,11
00  // 52 x52y35 INMUX plane 2,1
00  // 53 x52y35 INMUX plane 4,3
00  // 54 x52y35 INMUX plane 6,5
00  // 55 x52y35 INMUX plane 8,7
00  // 56 x52y35 INMUX plane 10,9
00  // 57 x52y35 INMUX plane 12,11
00  // 58 x52y36 INMUX plane 2,1
00  // 59 x52y36 INMUX plane 4,3
00  // 60 x52y36 INMUX plane 6,5
00  // 61 x52y36 INMUX plane 8,7
00  // 62 x52y36 INMUX plane 10,9
00  // 63 x52y36 INMUX plane 12,11
00  // 64 x51y35 SB_BIG plane 1
00  // 65 x51y35 SB_BIG plane 1
00  // 66 x51y35 SB_DRIVE plane 2,1
00  // 67 x51y35 SB_BIG plane 2
00  // 68 x51y35 SB_BIG plane 2
00  // 69 x51y35 SB_BIG plane 3
00  // 70 x51y35 SB_BIG plane 3
00  // 71 x51y35 SB_DRIVE plane 4,3
00  // 72 x51y35 SB_BIG plane 4
00  // 73 x51y35 SB_BIG plane 4
00  // 74 x51y35 SB_BIG plane 5
00  // 75 x51y35 SB_BIG plane 5
00  // 76 x51y35 SB_DRIVE plane 6,5
00  // 77 x51y35 SB_BIG plane 6
00  // 78 x51y35 SB_BIG plane 6
00  // 79 x51y35 SB_BIG plane 7
00  // 80 x51y35 SB_BIG plane 7
00  // 81 x51y35 SB_DRIVE plane 8,7
00  // 82 x51y35 SB_BIG plane 8
00  // 83 x51y35 SB_BIG plane 8
80  // 84 x51y35 SB_BIG plane 9
01  // 85 x51y35 SB_BIG plane 9
34 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x53y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 449D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
12 // y_sel: 35
74 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44A5
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x53y35 CPE[0]
00  //  1 x53y35 CPE[1]
00  //  2 x53y35 CPE[2]
00  //  3 x53y35 CPE[3]
00  //  4 x53y35 CPE[4]
00  //  5 x53y35 CPE[5]
00  //  6 x53y35 CPE[6]
00  //  7 x53y35 CPE[7]
00  //  8 x53y35 CPE[8]
00  //  9 x53y35 CPE[9]
00  // 10 x53y36 CPE[0]
00  // 11 x53y36 CPE[1]
00  // 12 x53y36 CPE[2]
00  // 13 x53y36 CPE[3]
00  // 14 x53y36 CPE[4]
00  // 15 x53y36 CPE[5]
00  // 16 x53y36 CPE[6]
00  // 17 x53y36 CPE[7]
00  // 18 x53y36 CPE[8]
00  // 19 x53y36 CPE[9]
00  // 20 x54y35 CPE[0]
00  // 21 x54y35 CPE[1]
00  // 22 x54y35 CPE[2]
00  // 23 x54y35 CPE[3]
00  // 24 x54y35 CPE[4]
00  // 25 x54y35 CPE[5]
00  // 26 x54y35 CPE[6]
00  // 27 x54y35 CPE[7]
00  // 28 x54y35 CPE[8]
00  // 29 x54y35 CPE[9]
00  // 30 x54y36 CPE[0]
00  // 31 x54y36 CPE[1]
00  // 32 x54y36 CPE[2]
00  // 33 x54y36 CPE[3]
00  // 34 x54y36 CPE[4]
00  // 35 x54y36 CPE[5]
00  // 36 x54y36 CPE[6]
00  // 37 x54y36 CPE[7]
00  // 38 x54y36 CPE[8]
00  // 39 x54y36 CPE[9]
00  // 40 x53y35 INMUX plane 2,1
00  // 41 x53y35 INMUX plane 4,3
00  // 42 x53y35 INMUX plane 6,5
00  // 43 x53y35 INMUX plane 8,7
00  // 44 x53y35 INMUX plane 10,9
00  // 45 x53y35 INMUX plane 12,11
00  // 46 x53y36 INMUX plane 2,1
00  // 47 x53y36 INMUX plane 4,3
00  // 48 x53y36 INMUX plane 6,5
00  // 49 x53y36 INMUX plane 8,7
00  // 50 x53y36 INMUX plane 10,9
00  // 51 x53y36 INMUX plane 12,11
00  // 52 x54y35 INMUX plane 2,1
00  // 53 x54y35 INMUX plane 4,3
00  // 54 x54y35 INMUX plane 6,5
00  // 55 x54y35 INMUX plane 8,7
00  // 56 x54y35 INMUX plane 10,9
00  // 57 x54y35 INMUX plane 12,11
00  // 58 x54y36 INMUX plane 2,1
00  // 59 x54y36 INMUX plane 4,3
00  // 60 x54y36 INMUX plane 6,5
00  // 61 x54y36 INMUX plane 8,7
00  // 62 x54y36 INMUX plane 10,9
00  // 63 x54y36 INMUX plane 12,11
00  // 64 x54y36 SB_BIG plane 1
00  // 65 x54y36 SB_BIG plane 1
20  // 66 x54y36 SB_DRIVE plane 2,1
A1 // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 44EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 456C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4574
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 45EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4668     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4670
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
12  // 90 x-1y39 SB_BIG plane 11
00  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 46E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
14 // y_sel: 39
2A // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 46EE
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x47y39 CPE[0]
00  //  1 x47y39 CPE[1]
00  //  2 x47y39 CPE[2]
00  //  3 x47y39 CPE[3]
00  //  4 x47y39 CPE[4]
00  //  5 x47y39 CPE[5]
00  //  6 x47y39 CPE[6]
00  //  7 x47y39 CPE[7]
00  //  8 x47y39 CPE[8]
00  //  9 x47y39 CPE[9]
00  // 10 x47y40 CPE[0]
00  // 11 x47y40 CPE[1]
00  // 12 x47y40 CPE[2]
00  // 13 x47y40 CPE[3]
00  // 14 x47y40 CPE[4]
00  // 15 x47y40 CPE[5]
00  // 16 x47y40 CPE[6]
00  // 17 x47y40 CPE[7]
00  // 18 x47y40 CPE[8]
00  // 19 x47y40 CPE[9]
00  // 20 x48y39 CPE[0]
00  // 21 x48y39 CPE[1]
00  // 22 x48y39 CPE[2]
00  // 23 x48y39 CPE[3]
00  // 24 x48y39 CPE[4]
00  // 25 x48y39 CPE[5]
00  // 26 x48y39 CPE[6]
00  // 27 x48y39 CPE[7]
00  // 28 x48y39 CPE[8]
00  // 29 x48y39 CPE[9]
00  // 30 x48y40 CPE[0]
00  // 31 x48y40 CPE[1]
00  // 32 x48y40 CPE[2]
00  // 33 x48y40 CPE[3]
00  // 34 x48y40 CPE[4]
00  // 35 x48y40 CPE[5]
00  // 36 x48y40 CPE[6]
00  // 37 x48y40 CPE[7]
00  // 38 x48y40 CPE[8]
00  // 39 x48y40 CPE[9]
00  // 40 x47y39 INMUX plane 2,1
00  // 41 x47y39 INMUX plane 4,3
00  // 42 x47y39 INMUX plane 6,5
00  // 43 x47y39 INMUX plane 8,7
00  // 44 x47y39 INMUX plane 10,9
00  // 45 x47y39 INMUX plane 12,11
00  // 46 x47y40 INMUX plane 2,1
00  // 47 x47y40 INMUX plane 4,3
00  // 48 x47y40 INMUX plane 6,5
00  // 49 x47y40 INMUX plane 8,7
00  // 50 x47y40 INMUX plane 10,9
00  // 51 x47y40 INMUX plane 12,11
00  // 52 x48y39 INMUX plane 2,1
00  // 53 x48y39 INMUX plane 4,3
00  // 54 x48y39 INMUX plane 6,5
00  // 55 x48y39 INMUX plane 8,7
00  // 56 x48y39 INMUX plane 10,9
00  // 57 x48y39 INMUX plane 12,11
00  // 58 x48y40 INMUX plane 2,1
00  // 59 x48y40 INMUX plane 4,3
00  // 60 x48y40 INMUX plane 6,5
00  // 61 x48y40 INMUX plane 8,7
00  // 62 x48y40 INMUX plane 10,9
00  // 63 x48y40 INMUX plane 12,11
00  // 64 x47y39 SB_BIG plane 1
00  // 65 x47y39 SB_BIG plane 1
00  // 66 x47y39 SB_DRIVE plane 2,1
00  // 67 x47y39 SB_BIG plane 2
00  // 68 x47y39 SB_BIG plane 2
00  // 69 x47y39 SB_BIG plane 3
00  // 70 x47y39 SB_BIG plane 3
00  // 71 x47y39 SB_DRIVE plane 4,3
00  // 72 x47y39 SB_BIG plane 4
00  // 73 x47y39 SB_BIG plane 4
00  // 74 x47y39 SB_BIG plane 5
00  // 75 x47y39 SB_BIG plane 5
00  // 76 x47y39 SB_DRIVE plane 6,5
00  // 77 x47y39 SB_BIG plane 6
00  // 78 x47y39 SB_BIG plane 6
00  // 79 x47y39 SB_BIG plane 7
00  // 80 x47y39 SB_BIG plane 7
00  // 81 x47y39 SB_DRIVE plane 8,7
00  // 82 x47y39 SB_BIG plane 8
00  // 83 x47y39 SB_BIG plane 8
C0  // 84 x47y39 SB_BIG plane 9
01  // 85 x47y39 SB_BIG plane 9
00  // 86 x47y39 SB_DRIVE plane 10,9
00  // 87 x47y39 SB_BIG plane 10
00  // 88 x47y39 SB_BIG plane 10
00  // 89 x47y39 SB_BIG plane 11
00  // 90 x47y39 SB_BIG plane 11
00  // 91 x47y39 SB_DRIVE plane 12,11
00  // 92 x47y39 SB_BIG plane 12
00  // 93 x47y39 SB_BIG plane 12
00  // 94 x48y40 SB_SML plane 1
00  // 95 x48y40 SB_SML plane 2,1
00  // 96 x48y40 SB_SML plane 2
00  // 97 x48y40 SB_SML plane 3
00  // 98 x48y40 SB_SML plane 4,3
00  // 99 x48y40 SB_SML plane 4
00  // 100 x48y40 SB_SML plane 5
00  // 101 x48y40 SB_SML plane 6,5
00  // 102 x48y40 SB_SML plane 6
00  // 103 x48y40 SB_SML plane 7
00  // 104 x48y40 SB_SML plane 8,7
00  // 105 x48y40 SB_SML plane 8
00  // 106 x48y40 SB_SML plane 9
00  // 107 x48y40 SB_SML plane 10,9
00  // 108 x48y40 SB_SML plane 10
0B  // 109 x48y40 SB_SML plane 11
06  // 110 x48y40 SB_SML plane 12,11
4C // -- CRC low byte
1F // -- CRC high byte


// Config Latches on x49y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4763     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
14 // y_sel: 39
F2 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 476B
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x49y39 CPE[0]
00  //  1 x49y39 CPE[1]
00  //  2 x49y39 CPE[2]
00  //  3 x49y39 CPE[3]
00  //  4 x49y39 CPE[4]
00  //  5 x49y39 CPE[5]
00  //  6 x49y39 CPE[6]
00  //  7 x49y39 CPE[7]
00  //  8 x49y39 CPE[8]
00  //  9 x49y39 CPE[9]
00  // 10 x49y40 CPE[0]
00  // 11 x49y40 CPE[1]
00  // 12 x49y40 CPE[2]
00  // 13 x49y40 CPE[3]
00  // 14 x49y40 CPE[4]
00  // 15 x49y40 CPE[5]
00  // 16 x49y40 CPE[6]
00  // 17 x49y40 CPE[7]
00  // 18 x49y40 CPE[8]
00  // 19 x49y40 CPE[9]
00  // 20 x50y39 CPE[0]
00  // 21 x50y39 CPE[1]
00  // 22 x50y39 CPE[2]
00  // 23 x50y39 CPE[3]
00  // 24 x50y39 CPE[4]
00  // 25 x50y39 CPE[5]
00  // 26 x50y39 CPE[6]
00  // 27 x50y39 CPE[7]
00  // 28 x50y39 CPE[8]
00  // 29 x50y39 CPE[9]
00  // 30 x50y40 CPE[0]
00  // 31 x50y40 CPE[1]
00  // 32 x50y40 CPE[2]
00  // 33 x50y40 CPE[3]
00  // 34 x50y40 CPE[4]
00  // 35 x50y40 CPE[5]
00  // 36 x50y40 CPE[6]
00  // 37 x50y40 CPE[7]
00  // 38 x50y40 CPE[8]
00  // 39 x50y40 CPE[9]
00  // 40 x49y39 INMUX plane 2,1
18  // 41 x49y39 INMUX plane 4,3
00  // 42 x49y39 INMUX plane 6,5
00  // 43 x49y39 INMUX plane 8,7
00  // 44 x49y39 INMUX plane 10,9
00  // 45 x49y39 INMUX plane 12,11
00  // 46 x49y40 INMUX plane 2,1
00  // 47 x49y40 INMUX plane 4,3
00  // 48 x49y40 INMUX plane 6,5
00  // 49 x49y40 INMUX plane 8,7
10  // 50 x49y40 INMUX plane 10,9
00  // 51 x49y40 INMUX plane 12,11
00  // 52 x50y39 INMUX plane 2,1
00  // 53 x50y39 INMUX plane 4,3
00  // 54 x50y39 INMUX plane 6,5
00  // 55 x50y39 INMUX plane 8,7
00  // 56 x50y39 INMUX plane 10,9
00  // 57 x50y39 INMUX plane 12,11
00  // 58 x50y40 INMUX plane 2,1
20  // 59 x50y40 INMUX plane 4,3
03  // 60 x50y40 INMUX plane 6,5
00  // 61 x50y40 INMUX plane 8,7
00  // 62 x50y40 INMUX plane 10,9
01  // 63 x50y40 INMUX plane 12,11
00  // 64 x50y40 SB_BIG plane 1
00  // 65 x50y40 SB_BIG plane 1
00  // 66 x50y40 SB_DRIVE plane 2,1
00  // 67 x50y40 SB_BIG plane 2
00  // 68 x50y40 SB_BIG plane 2
00  // 69 x50y40 SB_BIG plane 3
00  // 70 x50y40 SB_BIG plane 3
00  // 71 x50y40 SB_DRIVE plane 4,3
00  // 72 x50y40 SB_BIG plane 4
00  // 73 x50y40 SB_BIG plane 4
00  // 74 x50y40 SB_BIG plane 5
00  // 75 x50y40 SB_BIG plane 5
00  // 76 x50y40 SB_DRIVE plane 6,5
00  // 77 x50y40 SB_BIG plane 6
00  // 78 x50y40 SB_BIG plane 6
00  // 79 x50y40 SB_BIG plane 7
00  // 80 x50y40 SB_BIG plane 7
00  // 81 x50y40 SB_DRIVE plane 8,7
00  // 82 x50y40 SB_BIG plane 8
00  // 83 x50y40 SB_BIG plane 8
C1  // 84 x50y40 SB_BIG plane 9
01  // 85 x50y40 SB_BIG plane 9
00  // 86 x50y40 SB_DRIVE plane 10,9
00  // 87 x50y40 SB_BIG plane 10
04  // 88 x50y40 SB_BIG plane 10
4A // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x51y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 47CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
14 // y_sel: 39
9A // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 47D2
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x51y39 CPE[0]
00  //  1 x51y39 CPE[1]
00  //  2 x51y39 CPE[2]
00  //  3 x51y39 CPE[3]
00  //  4 x51y39 CPE[4]
00  //  5 x51y39 CPE[5]
00  //  6 x51y39 CPE[6]
00  //  7 x51y39 CPE[7]
00  //  8 x51y39 CPE[8]
00  //  9 x51y39 CPE[9]
00  // 10 x51y40 CPE[0]  _a320  C_////Bridge
00  // 11 x51y40 CPE[1]
00  // 12 x51y40 CPE[2]
00  // 13 x51y40 CPE[3]
00  // 14 x51y40 CPE[4]
00  // 15 x51y40 CPE[5]
00  // 16 x51y40 CPE[6]
00  // 17 x51y40 CPE[7]
00  // 18 x51y40 CPE[8]
00  // 19 x51y40 CPE[9]
00  // 20 x52y39 CPE[0]
00  // 21 x52y39 CPE[1]
00  // 22 x52y39 CPE[2]
00  // 23 x52y39 CPE[3]
00  // 24 x52y39 CPE[4]
00  // 25 x52y39 CPE[5]
00  // 26 x52y39 CPE[6]
00  // 27 x52y39 CPE[7]
00  // 28 x52y39 CPE[8]
00  // 29 x52y39 CPE[9]
00  // 30 x52y40 CPE[0]
00  // 31 x52y40 CPE[1]
00  // 32 x52y40 CPE[2]
00  // 33 x52y40 CPE[3]
00  // 34 x52y40 CPE[4]
00  // 35 x52y40 CPE[5]
00  // 36 x52y40 CPE[6]
00  // 37 x52y40 CPE[7]
00  // 38 x52y40 CPE[8]
00  // 39 x52y40 CPE[9]
00  // 40 x51y39 INMUX plane 2,1
00  // 41 x51y39 INMUX plane 4,3
00  // 42 x51y39 INMUX plane 6,5
00  // 43 x51y39 INMUX plane 8,7
00  // 44 x51y39 INMUX plane 10,9
00  // 45 x51y39 INMUX plane 12,11
00  // 46 x51y40 INMUX plane 2,1
00  // 47 x51y40 INMUX plane 4,3
05  // 48 x51y40 INMUX plane 6,5
00  // 49 x51y40 INMUX plane 8,7
00  // 50 x51y40 INMUX plane 10,9
00  // 51 x51y40 INMUX plane 12,11
00  // 52 x52y39 INMUX plane 2,1
00  // 53 x52y39 INMUX plane 4,3
00  // 54 x52y39 INMUX plane 6,5
00  // 55 x52y39 INMUX plane 8,7
00  // 56 x52y39 INMUX plane 10,9
00  // 57 x52y39 INMUX plane 12,11
00  // 58 x52y40 INMUX plane 2,1
00  // 59 x52y40 INMUX plane 4,3
00  // 60 x52y40 INMUX plane 6,5
40  // 61 x52y40 INMUX plane 8,7
00  // 62 x52y40 INMUX plane 10,9
00  // 63 x52y40 INMUX plane 12,11
00  // 64 x51y39 SB_BIG plane 1
00  // 65 x51y39 SB_BIG plane 1
00  // 66 x51y39 SB_DRIVE plane 2,1
48  // 67 x51y39 SB_BIG plane 2
12  // 68 x51y39 SB_BIG plane 2
00  // 69 x51y39 SB_BIG plane 3
00  // 70 x51y39 SB_BIG plane 3
00  // 71 x51y39 SB_DRIVE plane 4,3
00  // 72 x51y39 SB_BIG plane 4
00  // 73 x51y39 SB_BIG plane 4
00  // 74 x51y39 SB_BIG plane 5
00  // 75 x51y39 SB_BIG plane 5
00  // 76 x51y39 SB_DRIVE plane 6,5
48  // 77 x51y39 SB_BIG plane 6
12  // 78 x51y39 SB_BIG plane 6
00  // 79 x51y39 SB_BIG plane 7
00  // 80 x51y39 SB_BIG plane 7
00  // 81 x51y39 SB_DRIVE plane 8,7
00  // 82 x51y39 SB_BIG plane 8
00  // 83 x51y39 SB_BIG plane 8
C0  // 84 x51y39 SB_BIG plane 9
01  // 85 x51y39 SB_BIG plane 9
08  // 86 x51y39 SB_DRIVE plane 10,9
00  // 87 x51y39 SB_BIG plane 10
00  // 88 x51y39 SB_BIG plane 10
00  // 89 x51y39 SB_BIG plane 11
00  // 90 x51y39 SB_BIG plane 11
00  // 91 x51y39 SB_DRIVE plane 12,11
00  // 92 x51y39 SB_BIG plane 12
00  // 93 x51y39 SB_BIG plane 12
00  // 94 x52y40 SB_SML plane 1
80  // 95 x52y40 SB_SML plane 2,1
2A  // 96 x52y40 SB_SML plane 2
00  // 97 x52y40 SB_SML plane 3
00  // 98 x52y40 SB_SML plane 4,3
00  // 99 x52y40 SB_SML plane 4
00  // 100 x52y40 SB_SML plane 5
80  // 101 x52y40 SB_SML plane 6,5
2A  // 102 x52y40 SB_SML plane 6
2C // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x53y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 483F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
14 // y_sel: 39
42 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4847
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x53y39 CPE[0]
00  //  1 x53y39 CPE[1]
00  //  2 x53y39 CPE[2]
00  //  3 x53y39 CPE[3]
00  //  4 x53y39 CPE[4]
00  //  5 x53y39 CPE[5]
00  //  6 x53y39 CPE[6]
00  //  7 x53y39 CPE[7]
00  //  8 x53y39 CPE[8]
00  //  9 x53y39 CPE[9]
00  // 10 x53y40 CPE[0]  _a321  C_////Bridge
00  // 11 x53y40 CPE[1]
00  // 12 x53y40 CPE[2]
00  // 13 x53y40 CPE[3]
00  // 14 x53y40 CPE[4]
00  // 15 x53y40 CPE[5]
00  // 16 x53y40 CPE[6]
00  // 17 x53y40 CPE[7]
00  // 18 x53y40 CPE[8]
00  // 19 x53y40 CPE[9]
00  // 20 x54y39 CPE[0]
00  // 21 x54y39 CPE[1]
00  // 22 x54y39 CPE[2]
00  // 23 x54y39 CPE[3]
00  // 24 x54y39 CPE[4]
00  // 25 x54y39 CPE[5]
00  // 26 x54y39 CPE[6]
00  // 27 x54y39 CPE[7]
00  // 28 x54y39 CPE[8]
00  // 29 x54y39 CPE[9]
00  // 30 x54y40 CPE[0]
00  // 31 x54y40 CPE[1]
00  // 32 x54y40 CPE[2]
00  // 33 x54y40 CPE[3]
00  // 34 x54y40 CPE[4]
00  // 35 x54y40 CPE[5]
00  // 36 x54y40 CPE[6]
00  // 37 x54y40 CPE[7]
00  // 38 x54y40 CPE[8]
00  // 39 x54y40 CPE[9]
00  // 40 x53y39 INMUX plane 2,1
00  // 41 x53y39 INMUX plane 4,3
00  // 42 x53y39 INMUX plane 6,5
00  // 43 x53y39 INMUX plane 8,7
00  // 44 x53y39 INMUX plane 10,9
00  // 45 x53y39 INMUX plane 12,11
05  // 46 x53y40 INMUX plane 2,1
00  // 47 x53y40 INMUX plane 4,3
00  // 48 x53y40 INMUX plane 6,5
00  // 49 x53y40 INMUX plane 8,7
00  // 50 x53y40 INMUX plane 10,9
00  // 51 x53y40 INMUX plane 12,11
00  // 52 x54y39 INMUX plane 2,1
00  // 53 x54y39 INMUX plane 4,3
00  // 54 x54y39 INMUX plane 6,5
00  // 55 x54y39 INMUX plane 8,7
00  // 56 x54y39 INMUX plane 10,9
00  // 57 x54y39 INMUX plane 12,11
00  // 58 x54y40 INMUX plane 2,1
00  // 59 x54y40 INMUX plane 4,3
00  // 60 x54y40 INMUX plane 6,5
40  // 61 x54y40 INMUX plane 8,7
00  // 62 x54y40 INMUX plane 10,9
00  // 63 x54y40 INMUX plane 12,11
00  // 64 x54y40 SB_BIG plane 1
00  // 65 x54y40 SB_BIG plane 1
00  // 66 x54y40 SB_DRIVE plane 2,1
48  // 67 x54y40 SB_BIG plane 2
22  // 68 x54y40 SB_BIG plane 2
00  // 69 x54y40 SB_BIG plane 3
00  // 70 x54y40 SB_BIG plane 3
00  // 71 x54y40 SB_DRIVE plane 4,3
00  // 72 x54y40 SB_BIG plane 4
00  // 73 x54y40 SB_BIG plane 4
00  // 74 x54y40 SB_BIG plane 5
00  // 75 x54y40 SB_BIG plane 5
00  // 76 x54y40 SB_DRIVE plane 6,5
48  // 77 x54y40 SB_BIG plane 6
12  // 78 x54y40 SB_BIG plane 6
00  // 79 x54y40 SB_BIG plane 7
00  // 80 x54y40 SB_BIG plane 7
00  // 81 x54y40 SB_DRIVE plane 8,7
00  // 82 x54y40 SB_BIG plane 8
00  // 83 x54y40 SB_BIG plane 8
C0  // 84 x54y40 SB_BIG plane 9
01  // 85 x54y40 SB_BIG plane 9
02  // 86 x54y40 SB_DRIVE plane 10,9
02  // 87 x54y40 SB_BIG plane 10
00  // 88 x54y40 SB_BIG plane 10
00  // 89 x54y40 SB_BIG plane 11
00  // 90 x54y40 SB_BIG plane 11
00  // 91 x54y40 SB_DRIVE plane 12,11
00  // 92 x54y40 SB_BIG plane 12
00  // 93 x54y40 SB_BIG plane 12
00  // 94 x53y39 SB_SML plane 1
80  // 95 x53y39 SB_SML plane 2,1
2A  // 96 x53y39 SB_SML plane 2
00  // 97 x53y39 SB_SML plane 3
00  // 98 x53y39 SB_SML plane 4,3
00  // 99 x53y39 SB_SML plane 4
00  // 100 x53y39 SB_SML plane 5
80  // 101 x53y39 SB_SML plane 6,5
2A  // 102 x53y39 SB_SML plane 6
00  // 103 x53y39 SB_SML plane 7
00  // 104 x53y39 SB_SML plane 8,7
00  // 105 x53y39 SB_SML plane 8
00  // 106 x53y39 SB_SML plane 9
40  // 107 x53y39 SB_SML plane 10,9
02  // 108 x53y39 SB_SML plane 10
87 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 48BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 48C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4938     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4940
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
00  // 66 x0y42 SB_DRIVE plane 2,1
48  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
48  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
00  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 49B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
15 // y_sel: 41
B3 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 49BE
3E // Length: 62
60 // -- CRC low byte
E0 // -- CRC high byte
00  //  0 x43y41 CPE[0]
00  //  1 x43y41 CPE[1]
00  //  2 x43y41 CPE[2]
00  //  3 x43y41 CPE[3]
00  //  4 x43y41 CPE[4]
00  //  5 x43y41 CPE[5]
00  //  6 x43y41 CPE[6]
00  //  7 x43y41 CPE[7]
00  //  8 x43y41 CPE[8]
00  //  9 x43y41 CPE[9]
00  // 10 x43y42 CPE[0]
00  // 11 x43y42 CPE[1]
00  // 12 x43y42 CPE[2]
00  // 13 x43y42 CPE[3]
00  // 14 x43y42 CPE[4]
00  // 15 x43y42 CPE[5]
00  // 16 x43y42 CPE[6]
00  // 17 x43y42 CPE[7]
00  // 18 x43y42 CPE[8]
00  // 19 x43y42 CPE[9]
00  // 20 x44y41 CPE[0]
00  // 21 x44y41 CPE[1]
00  // 22 x44y41 CPE[2]
00  // 23 x44y41 CPE[3]
00  // 24 x44y41 CPE[4]
00  // 25 x44y41 CPE[5]
00  // 26 x44y41 CPE[6]
00  // 27 x44y41 CPE[7]
00  // 28 x44y41 CPE[8]
00  // 29 x44y41 CPE[9]
00  // 30 x44y42 CPE[0]
00  // 31 x44y42 CPE[1]
00  // 32 x44y42 CPE[2]
00  // 33 x44y42 CPE[3]
00  // 34 x44y42 CPE[4]
00  // 35 x44y42 CPE[5]
00  // 36 x44y42 CPE[6]
00  // 37 x44y42 CPE[7]
00  // 38 x44y42 CPE[8]
00  // 39 x44y42 CPE[9]
00  // 40 x43y41 INMUX plane 2,1
00  // 41 x43y41 INMUX plane 4,3
00  // 42 x43y41 INMUX plane 6,5
10  // 43 x43y41 INMUX plane 8,7
00  // 44 x43y41 INMUX plane 10,9
00  // 45 x43y41 INMUX plane 12,11
00  // 46 x43y42 INMUX plane 2,1
00  // 47 x43y42 INMUX plane 4,3
00  // 48 x43y42 INMUX plane 6,5
00  // 49 x43y42 INMUX plane 8,7
00  // 50 x43y42 INMUX plane 10,9
00  // 51 x43y42 INMUX plane 12,11
00  // 52 x44y41 INMUX plane 2,1
00  // 53 x44y41 INMUX plane 4,3
00  // 54 x44y41 INMUX plane 6,5
00  // 55 x44y41 INMUX plane 8,7
00  // 56 x44y41 INMUX plane 10,9
00  // 57 x44y41 INMUX plane 12,11
00  // 58 x44y42 INMUX plane 2,1
00  // 59 x44y42 INMUX plane 4,3
00  // 60 x44y42 INMUX plane 6,5
20  // 61 x44y42 INMUX plane 8,7
9F // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x45y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
15 // y_sel: 41
6B // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A0A
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x45y41 CPE[0]
00  //  1 x45y41 CPE[1]
00  //  2 x45y41 CPE[2]
00  //  3 x45y41 CPE[3]
00  //  4 x45y41 CPE[4]
00  //  5 x45y41 CPE[5]
00  //  6 x45y41 CPE[6]
00  //  7 x45y41 CPE[7]
00  //  8 x45y41 CPE[8]
00  //  9 x45y41 CPE[9]
00  // 10 x45y42 CPE[0]
00  // 11 x45y42 CPE[1]
00  // 12 x45y42 CPE[2]
00  // 13 x45y42 CPE[3]
00  // 14 x45y42 CPE[4]
00  // 15 x45y42 CPE[5]
00  // 16 x45y42 CPE[6]
00  // 17 x45y42 CPE[7]
00  // 18 x45y42 CPE[8]
00  // 19 x45y42 CPE[9]
00  // 20 x46y41 CPE[0]
00  // 21 x46y41 CPE[1]
00  // 22 x46y41 CPE[2]
00  // 23 x46y41 CPE[3]
00  // 24 x46y41 CPE[4]
00  // 25 x46y41 CPE[5]
00  // 26 x46y41 CPE[6]
00  // 27 x46y41 CPE[7]
00  // 28 x46y41 CPE[8]
00  // 29 x46y41 CPE[9]
00  // 30 x46y42 CPE[0]
00  // 31 x46y42 CPE[1]
00  // 32 x46y42 CPE[2]
00  // 33 x46y42 CPE[3]
00  // 34 x46y42 CPE[4]
00  // 35 x46y42 CPE[5]
00  // 36 x46y42 CPE[6]
00  // 37 x46y42 CPE[7]
00  // 38 x46y42 CPE[8]
00  // 39 x46y42 CPE[9]
00  // 40 x45y41 INMUX plane 2,1
00  // 41 x45y41 INMUX plane 4,3
00  // 42 x45y41 INMUX plane 6,5
00  // 43 x45y41 INMUX plane 8,7
00  // 44 x45y41 INMUX plane 10,9
00  // 45 x45y41 INMUX plane 12,11
00  // 46 x45y42 INMUX plane 2,1
00  // 47 x45y42 INMUX plane 4,3
00  // 48 x45y42 INMUX plane 6,5
00  // 49 x45y42 INMUX plane 8,7
00  // 50 x45y42 INMUX plane 10,9
00  // 51 x45y42 INMUX plane 12,11
00  // 52 x46y41 INMUX plane 2,1
00  // 53 x46y41 INMUX plane 4,3
00  // 54 x46y41 INMUX plane 6,5
00  // 55 x46y41 INMUX plane 8,7
00  // 56 x46y41 INMUX plane 10,9
00  // 57 x46y41 INMUX plane 12,11
00  // 58 x46y42 INMUX plane 2,1
00  // 59 x46y42 INMUX plane 4,3
00  // 60 x46y42 INMUX plane 6,5
00  // 61 x46y42 INMUX plane 8,7
00  // 62 x46y42 INMUX plane 10,9
00  // 63 x46y42 INMUX plane 12,11
00  // 64 x45y41 SB_BIG plane 1
00  // 65 x45y41 SB_BIG plane 1
00  // 66 x45y41 SB_DRIVE plane 2,1
00  // 67 x45y41 SB_BIG plane 2
00  // 68 x45y41 SB_BIG plane 2
00  // 69 x45y41 SB_BIG plane 3
00  // 70 x45y41 SB_BIG plane 3
00  // 71 x45y41 SB_DRIVE plane 4,3
00  // 72 x45y41 SB_BIG plane 4
00  // 73 x45y41 SB_BIG plane 4
00  // 74 x45y41 SB_BIG plane 5
00  // 75 x45y41 SB_BIG plane 5
00  // 76 x45y41 SB_DRIVE plane 6,5
00  // 77 x45y41 SB_BIG plane 6
00  // 78 x45y41 SB_BIG plane 6
00  // 79 x45y41 SB_BIG plane 7
00  // 80 x45y41 SB_BIG plane 7
00  // 81 x45y41 SB_DRIVE plane 8,7
00  // 82 x45y41 SB_BIG plane 8
04  // 83 x45y41 SB_BIG plane 8
45 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x47y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A64     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
15 // y_sel: 41
A3 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A6C
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x47y41 CPE[0]  net1 = net2: _a58  C_AND/D//AND/D
00  //  1 x47y41 CPE[1]
00  //  2 x47y41 CPE[2]
00  //  3 x47y41 CPE[3]
00  //  4 x47y41 CPE[4]
00  //  5 x47y41 CPE[5]
00  //  6 x47y41 CPE[6]
00  //  7 x47y41 CPE[7]
00  //  8 x47y41 CPE[8]
00  //  9 x47y41 CPE[9]
00  // 10 x47y42 CPE[0]  _a270  C_/C_0_1///    _a59  C_///AND/
00  // 11 x47y42 CPE[1]
00  // 12 x47y42 CPE[2]
00  // 13 x47y42 CPE[3]
00  // 14 x47y42 CPE[4]
00  // 15 x47y42 CPE[5]
00  // 16 x47y42 CPE[6]
00  // 17 x47y42 CPE[7]
00  // 18 x47y42 CPE[8]
00  // 19 x47y42 CPE[9]
00  // 20 x48y41 CPE[0]
00  // 21 x48y41 CPE[1]
00  // 22 x48y41 CPE[2]
00  // 23 x48y41 CPE[3]
00  // 24 x48y41 CPE[4]
00  // 25 x48y41 CPE[5]
00  // 26 x48y41 CPE[6]
00  // 27 x48y41 CPE[7]
00  // 28 x48y41 CPE[8]
00  // 29 x48y41 CPE[9]
00  // 30 x48y42 CPE[0]  _a322  C_////Bridge
00  // 31 x48y42 CPE[1]
00  // 32 x48y42 CPE[2]
00  // 33 x48y42 CPE[3]
00  // 34 x48y42 CPE[4]
00  // 35 x48y42 CPE[5]
00  // 36 x48y42 CPE[6]
00  // 37 x48y42 CPE[7]
00  // 38 x48y42 CPE[8]
00  // 39 x48y42 CPE[9]
16  // 40 x47y41 INMUX plane 2,1
00  // 41 x47y41 INMUX plane 4,3
05  // 42 x47y41 INMUX plane 6,5
02  // 43 x47y41 INMUX plane 8,7
01  // 44 x47y41 INMUX plane 10,9
05  // 45 x47y41 INMUX plane 12,11
13  // 46 x47y42 INMUX plane 2,1
28  // 47 x47y42 INMUX plane 4,3
00  // 48 x47y42 INMUX plane 6,5
00  // 49 x47y42 INMUX plane 8,7
00  // 50 x47y42 INMUX plane 10,9
00  // 51 x47y42 INMUX plane 12,11
01  // 52 x48y41 INMUX plane 2,1
00  // 53 x48y41 INMUX plane 4,3
09  // 54 x48y41 INMUX plane 6,5
80  // 55 x48y41 INMUX plane 8,7
81  // 56 x48y41 INMUX plane 10,9
80  // 57 x48y41 INMUX plane 12,11
07  // 58 x48y42 INMUX plane 2,1
00  // 59 x48y42 INMUX plane 4,3
05  // 60 x48y42 INMUX plane 6,5
80  // 61 x48y42 INMUX plane 8,7
85  // 62 x48y42 INMUX plane 10,9
85  // 63 x48y42 INMUX plane 12,11
48  // 64 x48y42 SB_BIG plane 1
12  // 65 x48y42 SB_BIG plane 1
00  // 66 x48y42 SB_DRIVE plane 2,1
48  // 67 x48y42 SB_BIG plane 2
16  // 68 x48y42 SB_BIG plane 2
00  // 69 x48y42 SB_BIG plane 3
00  // 70 x48y42 SB_BIG plane 3
00  // 71 x48y42 SB_DRIVE plane 4,3
53  // 72 x48y42 SB_BIG plane 4
64  // 73 x48y42 SB_BIG plane 4
08  // 74 x48y42 SB_BIG plane 5
12  // 75 x48y42 SB_BIG plane 5
00  // 76 x48y42 SB_DRIVE plane 6,5
48  // 77 x48y42 SB_BIG plane 6
12  // 78 x48y42 SB_BIG plane 6
00  // 79 x48y42 SB_BIG plane 7
00  // 80 x48y42 SB_BIG plane 7
00  // 81 x48y42 SB_DRIVE plane 8,7
48  // 82 x48y42 SB_BIG plane 8
12  // 83 x48y42 SB_BIG plane 8
00  // 84 x48y42 SB_BIG plane 9
00  // 85 x48y42 SB_BIG plane 9
00  // 86 x48y42 SB_DRIVE plane 10,9
00  // 87 x48y42 SB_BIG plane 10
00  // 88 x48y42 SB_BIG plane 10
00  // 89 x48y42 SB_BIG plane 11
00  // 90 x48y42 SB_BIG plane 11
00  // 91 x48y42 SB_DRIVE plane 12,11
00  // 92 x48y42 SB_BIG plane 12
00  // 93 x48y42 SB_BIG plane 12
A1  // 94 x47y41 SB_SML plane 1
82  // 95 x47y41 SB_SML plane 2,1
2A  // 96 x47y41 SB_SML plane 2
00  // 97 x47y41 SB_SML plane 3
80  // 98 x47y41 SB_SML plane 4,3
2A  // 99 x47y41 SB_SML plane 4
82  // 100 x47y41 SB_SML plane 5
12  // 101 x47y41 SB_SML plane 6,5
2A  // 102 x47y41 SB_SML plane 6
00  // 103 x47y41 SB_SML plane 7
80  // 104 x47y41 SB_SML plane 8,7
22  // 105 x47y41 SB_SML plane 8
01  // 106 x47y41 SB_SML plane 9
1E // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x49y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4ADD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
15 // y_sel: 41
7B // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4AE5
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x49y41 CPE[0]  _a52  C_///AND/
00  //  1 x49y41 CPE[1]
00  //  2 x49y41 CPE[2]
00  //  3 x49y41 CPE[3]
00  //  4 x49y41 CPE[4]
00  //  5 x49y41 CPE[5]
00  //  6 x49y41 CPE[6]
00  //  7 x49y41 CPE[7]
00  //  8 x49y41 CPE[8]
00  //  9 x49y41 CPE[9]
00  // 10 x49y42 CPE[0]
00  // 11 x49y42 CPE[1]
00  // 12 x49y42 CPE[2]
00  // 13 x49y42 CPE[3]
00  // 14 x49y42 CPE[4]
00  // 15 x49y42 CPE[5]
00  // 16 x49y42 CPE[6]
00  // 17 x49y42 CPE[7]
00  // 18 x49y42 CPE[8]
00  // 19 x49y42 CPE[9]
00  // 20 x50y41 CPE[0]  _a299  C_ORAND////    
00  // 21 x50y41 CPE[1]
00  // 22 x50y41 CPE[2]
00  // 23 x50y41 CPE[3]
00  // 24 x50y41 CPE[4]
00  // 25 x50y41 CPE[5]
00  // 26 x50y41 CPE[6]
00  // 27 x50y41 CPE[7]
00  // 28 x50y41 CPE[8]
00  // 29 x50y41 CPE[9]
00  // 30 x50y42 CPE[0]
00  // 31 x50y42 CPE[1]
00  // 32 x50y42 CPE[2]
00  // 33 x50y42 CPE[3]
00  // 34 x50y42 CPE[4]
00  // 35 x50y42 CPE[5]
00  // 36 x50y42 CPE[6]
00  // 37 x50y42 CPE[7]
00  // 38 x50y42 CPE[8]
00  // 39 x50y42 CPE[9]
29  // 40 x49y41 INMUX plane 2,1
1E  // 41 x49y41 INMUX plane 4,3
09  // 42 x49y41 INMUX plane 6,5
03  // 43 x49y41 INMUX plane 8,7
01  // 44 x49y41 INMUX plane 10,9
00  // 45 x49y41 INMUX plane 12,11
18  // 46 x49y42 INMUX plane 2,1
00  // 47 x49y42 INMUX plane 4,3
03  // 48 x49y42 INMUX plane 6,5
00  // 49 x49y42 INMUX plane 8,7
00  // 50 x49y42 INMUX plane 10,9
00  // 51 x49y42 INMUX plane 12,11
3D  // 52 x50y41 INMUX plane 2,1
05  // 53 x50y41 INMUX plane 4,3
40  // 54 x50y41 INMUX plane 6,5
00  // 55 x50y41 INMUX plane 8,7
62  // 56 x50y41 INMUX plane 10,9
04  // 57 x50y41 INMUX plane 12,11
10  // 58 x50y42 INMUX plane 2,1
00  // 59 x50y42 INMUX plane 4,3
40  // 60 x50y42 INMUX plane 6,5
00  // 61 x50y42 INMUX plane 8,7
40  // 62 x50y42 INMUX plane 10,9
00  // 63 x50y42 INMUX plane 12,11
51  // 64 x49y41 SB_BIG plane 1
12  // 65 x49y41 SB_BIG plane 1
00  // 66 x49y41 SB_DRIVE plane 2,1
00  // 67 x49y41 SB_BIG plane 2
04  // 68 x49y41 SB_BIG plane 2
48  // 69 x49y41 SB_BIG plane 3
12  // 70 x49y41 SB_BIG plane 3
00  // 71 x49y41 SB_DRIVE plane 4,3
00  // 72 x49y41 SB_BIG plane 4
30  // 73 x49y41 SB_BIG plane 4
48  // 74 x49y41 SB_BIG plane 5
12  // 75 x49y41 SB_BIG plane 5
00  // 76 x49y41 SB_DRIVE plane 6,5
11  // 77 x49y41 SB_BIG plane 6
00  // 78 x49y41 SB_BIG plane 6
48  // 79 x49y41 SB_BIG plane 7
10  // 80 x49y41 SB_BIG plane 7
00  // 81 x49y41 SB_DRIVE plane 8,7
00  // 82 x49y41 SB_BIG plane 8
00  // 83 x49y41 SB_BIG plane 8
50  // 84 x49y41 SB_BIG plane 9
00  // 85 x49y41 SB_BIG plane 9
00  // 86 x49y41 SB_DRIVE plane 10,9
00  // 87 x49y41 SB_BIG plane 10
00  // 88 x49y41 SB_BIG plane 10
00  // 89 x49y41 SB_BIG plane 11
00  // 90 x49y41 SB_BIG plane 11
00  // 91 x49y41 SB_DRIVE plane 12,11
00  // 92 x49y41 SB_BIG plane 12
00  // 93 x49y41 SB_BIG plane 12
A8  // 94 x50y42 SB_SML plane 1
02  // 95 x50y42 SB_SML plane 2,1
00  // 96 x50y42 SB_SML plane 2
A8  // 97 x50y42 SB_SML plane 3
02  // 98 x50y42 SB_SML plane 4,3
00  // 99 x50y42 SB_SML plane 4
12  // 100 x50y42 SB_SML plane 5
03  // 101 x50y42 SB_SML plane 6,5
00  // 102 x50y42 SB_SML plane 6
A8  // 103 x50y42 SB_SML plane 7
02  // 104 x50y42 SB_SML plane 8,7
00  // 105 x50y42 SB_SML plane 8
40  // 106 x50y42 SB_SML plane 9
59 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x51y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B56     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
15 // y_sel: 41
13 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B5E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x51y41 CPE[0]  _a291  C_OR////    _a1  C_///AND/D
00  //  1 x51y41 CPE[1]
00  //  2 x51y41 CPE[2]
00  //  3 x51y41 CPE[3]
00  //  4 x51y41 CPE[4]
00  //  5 x51y41 CPE[5]
00  //  6 x51y41 CPE[6]
00  //  7 x51y41 CPE[7]
00  //  8 x51y41 CPE[8]
00  //  9 x51y41 CPE[9]
00  // 10 x51y42 CPE[0]  _a294  C_ORAND////    
00  // 11 x51y42 CPE[1]
00  // 12 x51y42 CPE[2]
00  // 13 x51y42 CPE[3]
00  // 14 x51y42 CPE[4]
00  // 15 x51y42 CPE[5]
00  // 16 x51y42 CPE[6]
00  // 17 x51y42 CPE[7]
00  // 18 x51y42 CPE[8]
00  // 19 x51y42 CPE[9]
00  // 20 x52y41 CPE[0]  _a4  C_AND/D///    
00  // 21 x52y41 CPE[1]
00  // 22 x52y41 CPE[2]
00  // 23 x52y41 CPE[3]
00  // 24 x52y41 CPE[4]
00  // 25 x52y41 CPE[5]
00  // 26 x52y41 CPE[6]
00  // 27 x52y41 CPE[7]
00  // 28 x52y41 CPE[8]
00  // 29 x52y41 CPE[9]
00  // 30 x52y42 CPE[0]
00  // 31 x52y42 CPE[1]
00  // 32 x52y42 CPE[2]
00  // 33 x52y42 CPE[3]
00  // 34 x52y42 CPE[4]
00  // 35 x52y42 CPE[5]
00  // 36 x52y42 CPE[6]
00  // 37 x52y42 CPE[7]
00  // 38 x52y42 CPE[8]
00  // 39 x52y42 CPE[9]
16  // 40 x51y41 INMUX plane 2,1
20  // 41 x51y41 INMUX plane 4,3
14  // 42 x51y41 INMUX plane 6,5
30  // 43 x51y41 INMUX plane 8,7
01  // 44 x51y41 INMUX plane 10,9
05  // 45 x51y41 INMUX plane 12,11
3A  // 46 x51y42 INMUX plane 2,1
05  // 47 x51y42 INMUX plane 4,3
00  // 48 x51y42 INMUX plane 6,5
07  // 49 x51y42 INMUX plane 8,7
28  // 50 x51y42 INMUX plane 10,9
04  // 51 x51y42 INMUX plane 12,11
10  // 52 x52y41 INMUX plane 2,1
00  // 53 x52y41 INMUX plane 4,3
70  // 54 x52y41 INMUX plane 6,5
D8  // 55 x52y41 INMUX plane 8,7
40  // 56 x52y41 INMUX plane 10,9
C5  // 57 x52y41 INMUX plane 12,11
00  // 58 x52y42 INMUX plane 2,1
00  // 59 x52y42 INMUX plane 4,3
40  // 60 x52y42 INMUX plane 6,5
C0  // 61 x52y42 INMUX plane 8,7
40  // 62 x52y42 INMUX plane 10,9
C5  // 63 x52y42 INMUX plane 12,11
08  // 64 x52y42 SB_BIG plane 1
10  // 65 x52y42 SB_BIG plane 1
00  // 66 x52y42 SB_DRIVE plane 2,1
48  // 67 x52y42 SB_BIG plane 2
14  // 68 x52y42 SB_BIG plane 2
02  // 69 x52y42 SB_BIG plane 3
12  // 70 x52y42 SB_BIG plane 3
00  // 71 x52y42 SB_DRIVE plane 4,3
00  // 72 x52y42 SB_BIG plane 4
00  // 73 x52y42 SB_BIG plane 4
48  // 74 x52y42 SB_BIG plane 5
10  // 75 x52y42 SB_BIG plane 5
00  // 76 x52y42 SB_DRIVE plane 6,5
48  // 77 x52y42 SB_BIG plane 6
12  // 78 x52y42 SB_BIG plane 6
48  // 79 x52y42 SB_BIG plane 7
12  // 80 x52y42 SB_BIG plane 7
00  // 81 x52y42 SB_DRIVE plane 8,7
00  // 82 x52y42 SB_BIG plane 8
20  // 83 x52y42 SB_BIG plane 8
00  // 84 x52y42 SB_BIG plane 9
00  // 85 x52y42 SB_BIG plane 9
00  // 86 x52y42 SB_DRIVE plane 10,9
00  // 87 x52y42 SB_BIG plane 10
00  // 88 x52y42 SB_BIG plane 10
00  // 89 x52y42 SB_BIG plane 11
00  // 90 x52y42 SB_BIG plane 11
00  // 91 x52y42 SB_DRIVE plane 12,11
00  // 92 x52y42 SB_BIG plane 12
00  // 93 x52y42 SB_BIG plane 12
82  // 94 x51y41 SB_SML plane 1
82  // 95 x51y41 SB_SML plane 2,1
22  // 96 x51y41 SB_SML plane 2
A8  // 97 x51y41 SB_SML plane 3
02  // 98 x51y41 SB_SML plane 4,3
00  // 99 x51y41 SB_SML plane 4
B9  // 100 x51y41 SB_SML plane 5
82  // 101 x51y41 SB_SML plane 6,5
2A  // 102 x51y41 SB_SML plane 6
A8  // 103 x51y41 SB_SML plane 7
02  // 104 x51y41 SB_SML plane 8,7
00  // 105 x51y41 SB_SML plane 8
0E  // 106 x51y41 SB_SML plane 9
76 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x53y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4BCF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
15 // y_sel: 41
CB // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4BD7
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x53y41 CPE[0]
00  //  1 x53y41 CPE[1]
00  //  2 x53y41 CPE[2]
00  //  3 x53y41 CPE[3]
00  //  4 x53y41 CPE[4]
00  //  5 x53y41 CPE[5]
00  //  6 x53y41 CPE[6]
00  //  7 x53y41 CPE[7]
00  //  8 x53y41 CPE[8]
00  //  9 x53y41 CPE[9]
00  // 10 x53y42 CPE[0]  net1 = net2: _a2  C_AND////D
00  // 11 x53y42 CPE[1]
00  // 12 x53y42 CPE[2]
00  // 13 x53y42 CPE[3]
00  // 14 x53y42 CPE[4]
00  // 15 x53y42 CPE[5]
00  // 16 x53y42 CPE[6]
00  // 17 x53y42 CPE[7]
00  // 18 x53y42 CPE[8]
00  // 19 x53y42 CPE[9]
00  // 20 x54y41 CPE[0]
00  // 21 x54y41 CPE[1]
00  // 22 x54y41 CPE[2]
00  // 23 x54y41 CPE[3]
00  // 24 x54y41 CPE[4]
00  // 25 x54y41 CPE[5]
00  // 26 x54y41 CPE[6]
00  // 27 x54y41 CPE[7]
00  // 28 x54y41 CPE[8]
00  // 29 x54y41 CPE[9]
00  // 30 x54y42 CPE[0]
00  // 31 x54y42 CPE[1]
00  // 32 x54y42 CPE[2]
00  // 33 x54y42 CPE[3]
00  // 34 x54y42 CPE[4]
00  // 35 x54y42 CPE[5]
00  // 36 x54y42 CPE[6]
00  // 37 x54y42 CPE[7]
00  // 38 x54y42 CPE[8]
00  // 39 x54y42 CPE[9]
01  // 40 x53y41 INMUX plane 2,1
00  // 41 x53y41 INMUX plane 4,3
01  // 42 x53y41 INMUX plane 6,5
00  // 43 x53y41 INMUX plane 8,7
01  // 44 x53y41 INMUX plane 10,9
00  // 45 x53y41 INMUX plane 12,11
1C  // 46 x53y42 INMUX plane 2,1
28  // 47 x53y42 INMUX plane 4,3
18  // 48 x53y42 INMUX plane 6,5
28  // 49 x53y42 INMUX plane 8,7
39  // 50 x53y42 INMUX plane 10,9
03  // 51 x53y42 INMUX plane 12,11
00  // 52 x54y41 INMUX plane 2,1
00  // 53 x54y41 INMUX plane 4,3
00  // 54 x54y41 INMUX plane 6,5
00  // 55 x54y41 INMUX plane 8,7
00  // 56 x54y41 INMUX plane 10,9
00  // 57 x54y41 INMUX plane 12,11
00  // 58 x54y42 INMUX plane 2,1
01  // 59 x54y42 INMUX plane 4,3
00  // 60 x54y42 INMUX plane 6,5
40  // 61 x54y42 INMUX plane 8,7
00  // 62 x54y42 INMUX plane 10,9
00  // 63 x54y42 INMUX plane 12,11
19  // 64 x53y41 SB_BIG plane 1
00  // 65 x53y41 SB_BIG plane 1
00  // 66 x53y41 SB_DRIVE plane 2,1
08  // 67 x53y41 SB_BIG plane 2
10  // 68 x53y41 SB_BIG plane 2
00  // 69 x53y41 SB_BIG plane 3
00  // 70 x53y41 SB_BIG plane 3
00  // 71 x53y41 SB_DRIVE plane 4,3
00  // 72 x53y41 SB_BIG plane 4
00  // 73 x53y41 SB_BIG plane 4
00  // 74 x53y41 SB_BIG plane 5
00  // 75 x53y41 SB_BIG plane 5
00  // 76 x53y41 SB_DRIVE plane 6,5
08  // 77 x53y41 SB_BIG plane 6
10  // 78 x53y41 SB_BIG plane 6
00  // 79 x53y41 SB_BIG plane 7
00  // 80 x53y41 SB_BIG plane 7
00  // 81 x53y41 SB_DRIVE plane 8,7
00  // 82 x53y41 SB_BIG plane 8
00  // 83 x53y41 SB_BIG plane 8
C0  // 84 x53y41 SB_BIG plane 9
01  // 85 x53y41 SB_BIG plane 9
00  // 86 x53y41 SB_DRIVE plane 10,9
00  // 87 x53y41 SB_BIG plane 10
00  // 88 x53y41 SB_BIG plane 10
00  // 89 x53y41 SB_BIG plane 11
00  // 90 x53y41 SB_BIG plane 11
00  // 91 x53y41 SB_DRIVE plane 12,11
00  // 92 x53y41 SB_BIG plane 12
00  // 93 x53y41 SB_BIG plane 12
00  // 94 x54y42 SB_SML plane 1
80  // 95 x54y42 SB_SML plane 2,1
02  // 96 x54y42 SB_SML plane 2
00  // 97 x54y42 SB_SML plane 3
00  // 98 x54y42 SB_SML plane 4,3
00  // 99 x54y42 SB_SML plane 4
00  // 100 x54y42 SB_SML plane 5
80  // 101 x54y42 SB_SML plane 6,5
2A  // 102 x54y42 SB_SML plane 6
00  // 103 x54y42 SB_SML plane 7
00  // 104 x54y42 SB_SML plane 8,7
00  // 105 x54y42 SB_SML plane 8
40  // 106 x54y42 SB_SML plane 9
51 // -- CRC low byte
18 // -- CRC high byte


// Config Latches on x55y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C48     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
15 // y_sel: 41
C3 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C50
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x55y41 CPE[0]
00  //  1 x55y41 CPE[1]
00  //  2 x55y41 CPE[2]
00  //  3 x55y41 CPE[3]
00  //  4 x55y41 CPE[4]
00  //  5 x55y41 CPE[5]
00  //  6 x55y41 CPE[6]
00  //  7 x55y41 CPE[7]
00  //  8 x55y41 CPE[8]
00  //  9 x55y41 CPE[9]
00  // 10 x55y42 CPE[0]
00  // 11 x55y42 CPE[1]
00  // 12 x55y42 CPE[2]
00  // 13 x55y42 CPE[3]
00  // 14 x55y42 CPE[4]
00  // 15 x55y42 CPE[5]
00  // 16 x55y42 CPE[6]
00  // 17 x55y42 CPE[7]
00  // 18 x55y42 CPE[8]
00  // 19 x55y42 CPE[9]
00  // 20 x56y41 CPE[0]
00  // 21 x56y41 CPE[1]
00  // 22 x56y41 CPE[2]
00  // 23 x56y41 CPE[3]
00  // 24 x56y41 CPE[4]
00  // 25 x56y41 CPE[5]
00  // 26 x56y41 CPE[6]
00  // 27 x56y41 CPE[7]
00  // 28 x56y41 CPE[8]
00  // 29 x56y41 CPE[9]
00  // 30 x56y42 CPE[0]
00  // 31 x56y42 CPE[1]
00  // 32 x56y42 CPE[2]
00  // 33 x56y42 CPE[3]
00  // 34 x56y42 CPE[4]
00  // 35 x56y42 CPE[5]
00  // 36 x56y42 CPE[6]
00  // 37 x56y42 CPE[7]
00  // 38 x56y42 CPE[8]
00  // 39 x56y42 CPE[9]
01  // 40 x55y41 INMUX plane 2,1
88 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D05
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
00  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
12  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
8B  // 89 x-1y43 SB_BIG plane 11
64  // 90 x-1y43 SB_BIG plane 11
01  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
70 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
16 // y_sel: 43
B1 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D83
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x1y43 CPE[0]
00  //  1 x1y43 CPE[1]
00  //  2 x1y43 CPE[2]
00  //  3 x1y43 CPE[3]
00  //  4 x1y43 CPE[4]
00  //  5 x1y43 CPE[5]
00  //  6 x1y43 CPE[6]
00  //  7 x1y43 CPE[7]
00  //  8 x1y43 CPE[8]
00  //  9 x1y43 CPE[9]
00  // 10 x1y44 CPE[0]
00  // 11 x1y44 CPE[1]
00  // 12 x1y44 CPE[2]
00  // 13 x1y44 CPE[3]
00  // 14 x1y44 CPE[4]
00  // 15 x1y44 CPE[5]
00  // 16 x1y44 CPE[6]
00  // 17 x1y44 CPE[7]
00  // 18 x1y44 CPE[8]
00  // 19 x1y44 CPE[9]
00  // 20 x2y43 CPE[0]
00  // 21 x2y43 CPE[1]
00  // 22 x2y43 CPE[2]
00  // 23 x2y43 CPE[3]
00  // 24 x2y43 CPE[4]
00  // 25 x2y43 CPE[5]
00  // 26 x2y43 CPE[6]
00  // 27 x2y43 CPE[7]
00  // 28 x2y43 CPE[8]
00  // 29 x2y43 CPE[9]
00  // 30 x2y44 CPE[0]
00  // 31 x2y44 CPE[1]
00  // 32 x2y44 CPE[2]
00  // 33 x2y44 CPE[3]
00  // 34 x2y44 CPE[4]
00  // 35 x2y44 CPE[5]
00  // 36 x2y44 CPE[6]
00  // 37 x2y44 CPE[7]
00  // 38 x2y44 CPE[8]
00  // 39 x2y44 CPE[9]
00  // 40 x1y43 INMUX plane 2,1
00  // 41 x1y43 INMUX plane 4,3
00  // 42 x1y43 INMUX plane 6,5
00  // 43 x1y43 INMUX plane 8,7
00  // 44 x1y43 INMUX plane 10,9
01  // 45 x1y43 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x15y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DB7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
16 // y_sel: 43
A9 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4DBF
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x15y43 CPE[0]
00  //  1 x15y43 CPE[1]
00  //  2 x15y43 CPE[2]
00  //  3 x15y43 CPE[3]
00  //  4 x15y43 CPE[4]
00  //  5 x15y43 CPE[5]
00  //  6 x15y43 CPE[6]
00  //  7 x15y43 CPE[7]
00  //  8 x15y43 CPE[8]
00  //  9 x15y43 CPE[9]
00  // 10 x15y44 CPE[0]
00  // 11 x15y44 CPE[1]
00  // 12 x15y44 CPE[2]
00  // 13 x15y44 CPE[3]
00  // 14 x15y44 CPE[4]
00  // 15 x15y44 CPE[5]
00  // 16 x15y44 CPE[6]
00  // 17 x15y44 CPE[7]
00  // 18 x15y44 CPE[8]
00  // 19 x15y44 CPE[9]
00  // 20 x16y43 CPE[0]
00  // 21 x16y43 CPE[1]
00  // 22 x16y43 CPE[2]
00  // 23 x16y43 CPE[3]
00  // 24 x16y43 CPE[4]
00  // 25 x16y43 CPE[5]
00  // 26 x16y43 CPE[6]
00  // 27 x16y43 CPE[7]
00  // 28 x16y43 CPE[8]
00  // 29 x16y43 CPE[9]
00  // 30 x16y44 CPE[0]
00  // 31 x16y44 CPE[1]
00  // 32 x16y44 CPE[2]
00  // 33 x16y44 CPE[3]
00  // 34 x16y44 CPE[4]
00  // 35 x16y44 CPE[5]
00  // 36 x16y44 CPE[6]
00  // 37 x16y44 CPE[7]
00  // 38 x16y44 CPE[8]
00  // 39 x16y44 CPE[9]
00  // 40 x15y43 INMUX plane 2,1
00  // 41 x15y43 INMUX plane 4,3
00  // 42 x15y43 INMUX plane 6,5
00  // 43 x15y43 INMUX plane 8,7
00  // 44 x15y43 INMUX plane 10,9
00  // 45 x15y43 INMUX plane 12,11
00  // 46 x15y44 INMUX plane 2,1
00  // 47 x15y44 INMUX plane 4,3
00  // 48 x15y44 INMUX plane 6,5
00  // 49 x15y44 INMUX plane 8,7
00  // 50 x15y44 INMUX plane 10,9
00  // 51 x15y44 INMUX plane 12,11
00  // 52 x16y43 INMUX plane 2,1
00  // 53 x16y43 INMUX plane 4,3
00  // 54 x16y43 INMUX plane 6,5
00  // 55 x16y43 INMUX plane 8,7
00  // 56 x16y43 INMUX plane 10,9
01  // 57 x16y43 INMUX plane 12,11
00  // 58 x16y44 INMUX plane 2,1
00  // 59 x16y44 INMUX plane 4,3
00  // 60 x16y44 INMUX plane 6,5
00  // 61 x16y44 INMUX plane 8,7
00  // 62 x16y44 INMUX plane 10,9
00  // 63 x16y44 INMUX plane 12,11
00  // 64 x15y43 SB_BIG plane 1
00  // 65 x15y43 SB_BIG plane 1
00  // 66 x15y43 SB_DRIVE plane 2,1
00  // 67 x15y43 SB_BIG plane 2
00  // 68 x15y43 SB_BIG plane 2
00  // 69 x15y43 SB_BIG plane 3
00  // 70 x15y43 SB_BIG plane 3
00  // 71 x15y43 SB_DRIVE plane 4,3
00  // 72 x15y43 SB_BIG plane 4
00  // 73 x15y43 SB_BIG plane 4
00  // 74 x15y43 SB_BIG plane 5
00  // 75 x15y43 SB_BIG plane 5
00  // 76 x15y43 SB_DRIVE plane 6,5
00  // 77 x15y43 SB_BIG plane 6
00  // 78 x15y43 SB_BIG plane 6
00  // 79 x15y43 SB_BIG plane 7
00  // 80 x15y43 SB_BIG plane 7
00  // 81 x15y43 SB_DRIVE plane 8,7
00  // 82 x15y43 SB_BIG plane 8
00  // 83 x15y43 SB_BIG plane 8
00  // 84 x15y43 SB_BIG plane 9
00  // 85 x15y43 SB_BIG plane 9
00  // 86 x15y43 SB_DRIVE plane 10,9
00  // 87 x15y43 SB_BIG plane 10
00  // 88 x15y43 SB_BIG plane 10
31  // 89 x15y43 SB_BIG plane 11
00  // 90 x15y43 SB_BIG plane 11
01  // 91 x15y43 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x17y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
16 // y_sel: 43
71 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E29
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x17y43 CPE[0]
00  //  1 x17y43 CPE[1]
00  //  2 x17y43 CPE[2]
00  //  3 x17y43 CPE[3]
00  //  4 x17y43 CPE[4]
00  //  5 x17y43 CPE[5]
00  //  6 x17y43 CPE[6]
00  //  7 x17y43 CPE[7]
00  //  8 x17y43 CPE[8]
00  //  9 x17y43 CPE[9]
00  // 10 x17y44 CPE[0]
00  // 11 x17y44 CPE[1]
00  // 12 x17y44 CPE[2]
00  // 13 x17y44 CPE[3]
00  // 14 x17y44 CPE[4]
00  // 15 x17y44 CPE[5]
00  // 16 x17y44 CPE[6]
00  // 17 x17y44 CPE[7]
00  // 18 x17y44 CPE[8]
00  // 19 x17y44 CPE[9]
00  // 20 x18y43 CPE[0]
00  // 21 x18y43 CPE[1]
00  // 22 x18y43 CPE[2]
00  // 23 x18y43 CPE[3]
00  // 24 x18y43 CPE[4]
00  // 25 x18y43 CPE[5]
00  // 26 x18y43 CPE[6]
00  // 27 x18y43 CPE[7]
00  // 28 x18y43 CPE[8]
00  // 29 x18y43 CPE[9]
00  // 30 x18y44 CPE[0]
00  // 31 x18y44 CPE[1]
00  // 32 x18y44 CPE[2]
00  // 33 x18y44 CPE[3]
00  // 34 x18y44 CPE[4]
00  // 35 x18y44 CPE[5]
00  // 36 x18y44 CPE[6]
00  // 37 x18y44 CPE[7]
00  // 38 x18y44 CPE[8]
00  // 39 x18y44 CPE[9]
00  // 40 x17y43 INMUX plane 2,1
00  // 41 x17y43 INMUX plane 4,3
00  // 42 x17y43 INMUX plane 6,5
00  // 43 x17y43 INMUX plane 8,7
00  // 44 x17y43 INMUX plane 10,9
01  // 45 x17y43 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E5D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
16 // y_sel: 43
19 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E65
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y43 CPE[0]
00  //  1 x19y43 CPE[1]
00  //  2 x19y43 CPE[2]
00  //  3 x19y43 CPE[3]
00  //  4 x19y43 CPE[4]
00  //  5 x19y43 CPE[5]
00  //  6 x19y43 CPE[6]
00  //  7 x19y43 CPE[7]
00  //  8 x19y43 CPE[8]
00  //  9 x19y43 CPE[9]
00  // 10 x19y44 CPE[0]
00  // 11 x19y44 CPE[1]
00  // 12 x19y44 CPE[2]
00  // 13 x19y44 CPE[3]
00  // 14 x19y44 CPE[4]
00  // 15 x19y44 CPE[5]
00  // 16 x19y44 CPE[6]
00  // 17 x19y44 CPE[7]
00  // 18 x19y44 CPE[8]
00  // 19 x19y44 CPE[9]
00  // 20 x20y43 CPE[0]
00  // 21 x20y43 CPE[1]
00  // 22 x20y43 CPE[2]
00  // 23 x20y43 CPE[3]
00  // 24 x20y43 CPE[4]
00  // 25 x20y43 CPE[5]
00  // 26 x20y43 CPE[6]
00  // 27 x20y43 CPE[7]
00  // 28 x20y43 CPE[8]
00  // 29 x20y43 CPE[9]
00  // 30 x20y44 CPE[0]
00  // 31 x20y44 CPE[1]
00  // 32 x20y44 CPE[2]
00  // 33 x20y44 CPE[3]
00  // 34 x20y44 CPE[4]
00  // 35 x20y44 CPE[5]
00  // 36 x20y44 CPE[6]
00  // 37 x20y44 CPE[7]
00  // 38 x20y44 CPE[8]
00  // 39 x20y44 CPE[9]
00  // 40 x19y43 INMUX plane 2,1
00  // 41 x19y43 INMUX plane 4,3
00  // 42 x19y43 INMUX plane 6,5
00  // 43 x19y43 INMUX plane 8,7
00  // 44 x19y43 INMUX plane 10,9
00  // 45 x19y43 INMUX plane 12,11
00  // 46 x19y44 INMUX plane 2,1
00  // 47 x19y44 INMUX plane 4,3
00  // 48 x19y44 INMUX plane 6,5
00  // 49 x19y44 INMUX plane 8,7
00  // 50 x19y44 INMUX plane 10,9
00  // 51 x19y44 INMUX plane 12,11
00  // 52 x20y43 INMUX plane 2,1
00  // 53 x20y43 INMUX plane 4,3
00  // 54 x20y43 INMUX plane 6,5
00  // 55 x20y43 INMUX plane 8,7
00  // 56 x20y43 INMUX plane 10,9
01  // 57 x20y43 INMUX plane 12,11
00  // 58 x20y44 INMUX plane 2,1
00  // 59 x20y44 INMUX plane 4,3
00  // 60 x20y44 INMUX plane 6,5
00  // 61 x20y44 INMUX plane 8,7
00  // 62 x20y44 INMUX plane 10,9
00  // 63 x20y44 INMUX plane 12,11
00  // 64 x19y43 SB_BIG plane 1
00  // 65 x19y43 SB_BIG plane 1
00  // 66 x19y43 SB_DRIVE plane 2,1
00  // 67 x19y43 SB_BIG plane 2
00  // 68 x19y43 SB_BIG plane 2
00  // 69 x19y43 SB_BIG plane 3
00  // 70 x19y43 SB_BIG plane 3
00  // 71 x19y43 SB_DRIVE plane 4,3
00  // 72 x19y43 SB_BIG plane 4
00  // 73 x19y43 SB_BIG plane 4
00  // 74 x19y43 SB_BIG plane 5
00  // 75 x19y43 SB_BIG plane 5
00  // 76 x19y43 SB_DRIVE plane 6,5
00  // 77 x19y43 SB_BIG plane 6
00  // 78 x19y43 SB_BIG plane 6
00  // 79 x19y43 SB_BIG plane 7
00  // 80 x19y43 SB_BIG plane 7
00  // 81 x19y43 SB_DRIVE plane 8,7
00  // 82 x19y43 SB_BIG plane 8
00  // 83 x19y43 SB_BIG plane 8
00  // 84 x19y43 SB_BIG plane 9
00  // 85 x19y43 SB_BIG plane 9
00  // 86 x19y43 SB_DRIVE plane 10,9
00  // 87 x19y43 SB_BIG plane 10
00  // 88 x19y43 SB_BIG plane 10
39  // 89 x19y43 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x21y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4EC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
16 // y_sel: 43
C1 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4ECD
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y43 CPE[0]
00  //  1 x21y43 CPE[1]
00  //  2 x21y43 CPE[2]
00  //  3 x21y43 CPE[3]
00  //  4 x21y43 CPE[4]
00  //  5 x21y43 CPE[5]
00  //  6 x21y43 CPE[6]
00  //  7 x21y43 CPE[7]
00  //  8 x21y43 CPE[8]
00  //  9 x21y43 CPE[9]
00  // 10 x21y44 CPE[0]
00  // 11 x21y44 CPE[1]
00  // 12 x21y44 CPE[2]
00  // 13 x21y44 CPE[3]
00  // 14 x21y44 CPE[4]
00  // 15 x21y44 CPE[5]
00  // 16 x21y44 CPE[6]
00  // 17 x21y44 CPE[7]
00  // 18 x21y44 CPE[8]
00  // 19 x21y44 CPE[9]
00  // 20 x22y43 CPE[0]
00  // 21 x22y43 CPE[1]
00  // 22 x22y43 CPE[2]
00  // 23 x22y43 CPE[3]
00  // 24 x22y43 CPE[4]
00  // 25 x22y43 CPE[5]
00  // 26 x22y43 CPE[6]
00  // 27 x22y43 CPE[7]
00  // 28 x22y43 CPE[8]
00  // 29 x22y43 CPE[9]
00  // 30 x22y44 CPE[0]
00  // 31 x22y44 CPE[1]
00  // 32 x22y44 CPE[2]
00  // 33 x22y44 CPE[3]
00  // 34 x22y44 CPE[4]
00  // 35 x22y44 CPE[5]
00  // 36 x22y44 CPE[6]
00  // 37 x22y44 CPE[7]
00  // 38 x22y44 CPE[8]
00  // 39 x22y44 CPE[9]
00  // 40 x21y43 INMUX plane 2,1
00  // 41 x21y43 INMUX plane 4,3
00  // 42 x21y43 INMUX plane 6,5
00  // 43 x21y43 INMUX plane 8,7
00  // 44 x21y43 INMUX plane 10,9
01  // 45 x21y43 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x23y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
16 // y_sel: 43
C9 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F09
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y43 CPE[0]
00  //  1 x23y43 CPE[1]
00  //  2 x23y43 CPE[2]
00  //  3 x23y43 CPE[3]
00  //  4 x23y43 CPE[4]
00  //  5 x23y43 CPE[5]
00  //  6 x23y43 CPE[6]
00  //  7 x23y43 CPE[7]
00  //  8 x23y43 CPE[8]
00  //  9 x23y43 CPE[9]
00  // 10 x23y44 CPE[0]
00  // 11 x23y44 CPE[1]
00  // 12 x23y44 CPE[2]
00  // 13 x23y44 CPE[3]
00  // 14 x23y44 CPE[4]
00  // 15 x23y44 CPE[5]
00  // 16 x23y44 CPE[6]
00  // 17 x23y44 CPE[7]
00  // 18 x23y44 CPE[8]
00  // 19 x23y44 CPE[9]
00  // 20 x24y43 CPE[0]
00  // 21 x24y43 CPE[1]
00  // 22 x24y43 CPE[2]
00  // 23 x24y43 CPE[3]
00  // 24 x24y43 CPE[4]
00  // 25 x24y43 CPE[5]
00  // 26 x24y43 CPE[6]
00  // 27 x24y43 CPE[7]
00  // 28 x24y43 CPE[8]
00  // 29 x24y43 CPE[9]
00  // 30 x24y44 CPE[0]
00  // 31 x24y44 CPE[1]
00  // 32 x24y44 CPE[2]
00  // 33 x24y44 CPE[3]
00  // 34 x24y44 CPE[4]
00  // 35 x24y44 CPE[5]
00  // 36 x24y44 CPE[6]
00  // 37 x24y44 CPE[7]
00  // 38 x24y44 CPE[8]
00  // 39 x24y44 CPE[9]
00  // 40 x23y43 INMUX plane 2,1
00  // 41 x23y43 INMUX plane 4,3
00  // 42 x23y43 INMUX plane 6,5
00  // 43 x23y43 INMUX plane 8,7
00  // 44 x23y43 INMUX plane 10,9
00  // 45 x23y43 INMUX plane 12,11
00  // 46 x23y44 INMUX plane 2,1
00  // 47 x23y44 INMUX plane 4,3
00  // 48 x23y44 INMUX plane 6,5
00  // 49 x23y44 INMUX plane 8,7
00  // 50 x23y44 INMUX plane 10,9
00  // 51 x23y44 INMUX plane 12,11
00  // 52 x24y43 INMUX plane 2,1
00  // 53 x24y43 INMUX plane 4,3
00  // 54 x24y43 INMUX plane 6,5
00  // 55 x24y43 INMUX plane 8,7
00  // 56 x24y43 INMUX plane 10,9
00  // 57 x24y43 INMUX plane 12,11
00  // 58 x24y44 INMUX plane 2,1
00  // 59 x24y44 INMUX plane 4,3
00  // 60 x24y44 INMUX plane 6,5
00  // 61 x24y44 INMUX plane 8,7
00  // 62 x24y44 INMUX plane 10,9
00  // 63 x24y44 INMUX plane 12,11
00  // 64 x23y43 SB_BIG plane 1
00  // 65 x23y43 SB_BIG plane 1
00  // 66 x23y43 SB_DRIVE plane 2,1
00  // 67 x23y43 SB_BIG plane 2
00  // 68 x23y43 SB_BIG plane 2
00  // 69 x23y43 SB_BIG plane 3
00  // 70 x23y43 SB_BIG plane 3
00  // 71 x23y43 SB_DRIVE plane 4,3
00  // 72 x23y43 SB_BIG plane 4
00  // 73 x23y43 SB_BIG plane 4
00  // 74 x23y43 SB_BIG plane 5
00  // 75 x23y43 SB_BIG plane 5
00  // 76 x23y43 SB_DRIVE plane 6,5
00  // 77 x23y43 SB_BIG plane 6
00  // 78 x23y43 SB_BIG plane 6
00  // 79 x23y43 SB_BIG plane 7
00  // 80 x23y43 SB_BIG plane 7
00  // 81 x23y43 SB_DRIVE plane 8,7
00  // 82 x23y43 SB_BIG plane 8
00  // 83 x23y43 SB_BIG plane 8
00  // 84 x23y43 SB_BIG plane 9
00  // 85 x23y43 SB_BIG plane 9
00  // 86 x23y43 SB_DRIVE plane 10,9
00  // 87 x23y43 SB_BIG plane 10
00  // 88 x23y43 SB_BIG plane 10
00  // 89 x23y43 SB_BIG plane 11
00  // 90 x23y43 SB_BIG plane 11
04  // 91 x23y43 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x31y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F6B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
16 // y_sel: 43
F8 // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F73
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x31y43 CPE[0]
00  //  1 x31y43 CPE[1]
00  //  2 x31y43 CPE[2]
00  //  3 x31y43 CPE[3]
00  //  4 x31y43 CPE[4]
00  //  5 x31y43 CPE[5]
00  //  6 x31y43 CPE[6]
00  //  7 x31y43 CPE[7]
00  //  8 x31y43 CPE[8]
00  //  9 x31y43 CPE[9]
00  // 10 x31y44 CPE[0]
00  // 11 x31y44 CPE[1]
00  // 12 x31y44 CPE[2]
00  // 13 x31y44 CPE[3]
00  // 14 x31y44 CPE[4]
00  // 15 x31y44 CPE[5]
00  // 16 x31y44 CPE[6]
00  // 17 x31y44 CPE[7]
00  // 18 x31y44 CPE[8]
00  // 19 x31y44 CPE[9]
00  // 20 x32y43 CPE[0]
00  // 21 x32y43 CPE[1]
00  // 22 x32y43 CPE[2]
00  // 23 x32y43 CPE[3]
00  // 24 x32y43 CPE[4]
00  // 25 x32y43 CPE[5]
00  // 26 x32y43 CPE[6]
00  // 27 x32y43 CPE[7]
00  // 28 x32y43 CPE[8]
00  // 29 x32y43 CPE[9]
00  // 30 x32y44 CPE[0]
00  // 31 x32y44 CPE[1]
00  // 32 x32y44 CPE[2]
00  // 33 x32y44 CPE[3]
00  // 34 x32y44 CPE[4]
00  // 35 x32y44 CPE[5]
00  // 36 x32y44 CPE[6]
00  // 37 x32y44 CPE[7]
00  // 38 x32y44 CPE[8]
00  // 39 x32y44 CPE[9]
00  // 40 x31y43 INMUX plane 2,1
00  // 41 x31y43 INMUX plane 4,3
00  // 42 x31y43 INMUX plane 6,5
00  // 43 x31y43 INMUX plane 8,7
00  // 44 x31y43 INMUX plane 10,9
00  // 45 x31y43 INMUX plane 12,11
00  // 46 x31y44 INMUX plane 2,1
00  // 47 x31y44 INMUX plane 4,3
00  // 48 x31y44 INMUX plane 6,5
00  // 49 x31y44 INMUX plane 8,7
00  // 50 x31y44 INMUX plane 10,9
00  // 51 x31y44 INMUX plane 12,11
00  // 52 x32y43 INMUX plane 2,1
00  // 53 x32y43 INMUX plane 4,3
00  // 54 x32y43 INMUX plane 6,5
00  // 55 x32y43 INMUX plane 8,7
00  // 56 x32y43 INMUX plane 10,9
01  // 57 x32y43 INMUX plane 12,11
00  // 58 x32y44 INMUX plane 2,1
00  // 59 x32y44 INMUX plane 4,3
00  // 60 x32y44 INMUX plane 6,5
00  // 61 x32y44 INMUX plane 8,7
00  // 62 x32y44 INMUX plane 10,9
00  // 63 x32y44 INMUX plane 12,11
00  // 64 x31y43 SB_BIG plane 1
00  // 65 x31y43 SB_BIG plane 1
00  // 66 x31y43 SB_DRIVE plane 2,1
00  // 67 x31y43 SB_BIG plane 2
00  // 68 x31y43 SB_BIG plane 2
00  // 69 x31y43 SB_BIG plane 3
00  // 70 x31y43 SB_BIG plane 3
00  // 71 x31y43 SB_DRIVE plane 4,3
00  // 72 x31y43 SB_BIG plane 4
00  // 73 x31y43 SB_BIG plane 4
00  // 74 x31y43 SB_BIG plane 5
00  // 75 x31y43 SB_BIG plane 5
00  // 76 x31y43 SB_DRIVE plane 6,5
00  // 77 x31y43 SB_BIG plane 6
00  // 78 x31y43 SB_BIG plane 6
00  // 79 x31y43 SB_BIG plane 7
00  // 80 x31y43 SB_BIG plane 7
00  // 81 x31y43 SB_DRIVE plane 8,7
00  // 82 x31y43 SB_BIG plane 8
00  // 83 x31y43 SB_BIG plane 8
00  // 84 x31y43 SB_BIG plane 9
00  // 85 x31y43 SB_BIG plane 9
00  // 86 x31y43 SB_DRIVE plane 10,9
00  // 87 x31y43 SB_BIG plane 10
00  // 88 x31y43 SB_BIG plane 10
31  // 89 x31y43 SB_BIG plane 11
00  // 90 x31y43 SB_BIG plane 11
01  // 91 x31y43 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x33y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4FD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
16 // y_sel: 43
20 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4FDD
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x33y43 CPE[0]
00  //  1 x33y43 CPE[1]
00  //  2 x33y43 CPE[2]
00  //  3 x33y43 CPE[3]
00  //  4 x33y43 CPE[4]
00  //  5 x33y43 CPE[5]
00  //  6 x33y43 CPE[6]
00  //  7 x33y43 CPE[7]
00  //  8 x33y43 CPE[8]
00  //  9 x33y43 CPE[9]
00  // 10 x33y44 CPE[0]
00  // 11 x33y44 CPE[1]
00  // 12 x33y44 CPE[2]
00  // 13 x33y44 CPE[3]
00  // 14 x33y44 CPE[4]
00  // 15 x33y44 CPE[5]
00  // 16 x33y44 CPE[6]
00  // 17 x33y44 CPE[7]
00  // 18 x33y44 CPE[8]
00  // 19 x33y44 CPE[9]
00  // 20 x34y43 CPE[0]
00  // 21 x34y43 CPE[1]
00  // 22 x34y43 CPE[2]
00  // 23 x34y43 CPE[3]
00  // 24 x34y43 CPE[4]
00  // 25 x34y43 CPE[5]
00  // 26 x34y43 CPE[6]
00  // 27 x34y43 CPE[7]
00  // 28 x34y43 CPE[8]
00  // 29 x34y43 CPE[9]
00  // 30 x34y44 CPE[0]
00  // 31 x34y44 CPE[1]
00  // 32 x34y44 CPE[2]
00  // 33 x34y44 CPE[3]
00  // 34 x34y44 CPE[4]
00  // 35 x34y44 CPE[5]
00  // 36 x34y44 CPE[6]
00  // 37 x34y44 CPE[7]
00  // 38 x34y44 CPE[8]
00  // 39 x34y44 CPE[9]
00  // 40 x33y43 INMUX plane 2,1
00  // 41 x33y43 INMUX plane 4,3
00  // 42 x33y43 INMUX plane 6,5
00  // 43 x33y43 INMUX plane 8,7
00  // 44 x33y43 INMUX plane 10,9
01  // 45 x33y43 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x35y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5011     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
16 // y_sel: 43
48 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5019
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x35y43 CPE[0]
00  //  1 x35y43 CPE[1]
00  //  2 x35y43 CPE[2]
00  //  3 x35y43 CPE[3]
00  //  4 x35y43 CPE[4]
00  //  5 x35y43 CPE[5]
00  //  6 x35y43 CPE[6]
00  //  7 x35y43 CPE[7]
00  //  8 x35y43 CPE[8]
00  //  9 x35y43 CPE[9]
00  // 10 x35y44 CPE[0]
00  // 11 x35y44 CPE[1]
00  // 12 x35y44 CPE[2]
00  // 13 x35y44 CPE[3]
00  // 14 x35y44 CPE[4]
00  // 15 x35y44 CPE[5]
00  // 16 x35y44 CPE[6]
00  // 17 x35y44 CPE[7]
00  // 18 x35y44 CPE[8]
00  // 19 x35y44 CPE[9]
00  // 20 x36y43 CPE[0]
00  // 21 x36y43 CPE[1]
00  // 22 x36y43 CPE[2]
00  // 23 x36y43 CPE[3]
00  // 24 x36y43 CPE[4]
00  // 25 x36y43 CPE[5]
00  // 26 x36y43 CPE[6]
00  // 27 x36y43 CPE[7]
00  // 28 x36y43 CPE[8]
00  // 29 x36y43 CPE[9]
00  // 30 x36y44 CPE[0]
00  // 31 x36y44 CPE[1]
00  // 32 x36y44 CPE[2]
00  // 33 x36y44 CPE[3]
00  // 34 x36y44 CPE[4]
00  // 35 x36y44 CPE[5]
00  // 36 x36y44 CPE[6]
00  // 37 x36y44 CPE[7]
00  // 38 x36y44 CPE[8]
00  // 39 x36y44 CPE[9]
00  // 40 x35y43 INMUX plane 2,1
00  // 41 x35y43 INMUX plane 4,3
00  // 42 x35y43 INMUX plane 6,5
00  // 43 x35y43 INMUX plane 8,7
00  // 44 x35y43 INMUX plane 10,9
00  // 45 x35y43 INMUX plane 12,11
00  // 46 x35y44 INMUX plane 2,1
00  // 47 x35y44 INMUX plane 4,3
00  // 48 x35y44 INMUX plane 6,5
00  // 49 x35y44 INMUX plane 8,7
00  // 50 x35y44 INMUX plane 10,9
00  // 51 x35y44 INMUX plane 12,11
00  // 52 x36y43 INMUX plane 2,1
00  // 53 x36y43 INMUX plane 4,3
00  // 54 x36y43 INMUX plane 6,5
00  // 55 x36y43 INMUX plane 8,7
00  // 56 x36y43 INMUX plane 10,9
01  // 57 x36y43 INMUX plane 12,11
00  // 58 x36y44 INMUX plane 2,1
00  // 59 x36y44 INMUX plane 4,3
00  // 60 x36y44 INMUX plane 6,5
00  // 61 x36y44 INMUX plane 8,7
00  // 62 x36y44 INMUX plane 10,9
00  // 63 x36y44 INMUX plane 12,11
00  // 64 x35y43 SB_BIG plane 1
00  // 65 x35y43 SB_BIG plane 1
00  // 66 x35y43 SB_DRIVE plane 2,1
00  // 67 x35y43 SB_BIG plane 2
00  // 68 x35y43 SB_BIG plane 2
00  // 69 x35y43 SB_BIG plane 3
00  // 70 x35y43 SB_BIG plane 3
00  // 71 x35y43 SB_DRIVE plane 4,3
00  // 72 x35y43 SB_BIG plane 4
00  // 73 x35y43 SB_BIG plane 4
00  // 74 x35y43 SB_BIG plane 5
00  // 75 x35y43 SB_BIG plane 5
00  // 76 x35y43 SB_DRIVE plane 6,5
00  // 77 x35y43 SB_BIG plane 6
00  // 78 x35y43 SB_BIG plane 6
00  // 79 x35y43 SB_BIG plane 7
00  // 80 x35y43 SB_BIG plane 7
00  // 81 x35y43 SB_DRIVE plane 8,7
00  // 82 x35y43 SB_BIG plane 8
00  // 83 x35y43 SB_BIG plane 8
00  // 84 x35y43 SB_BIG plane 9
00  // 85 x35y43 SB_BIG plane 9
00  // 86 x35y43 SB_DRIVE plane 10,9
00  // 87 x35y43 SB_BIG plane 10
00  // 88 x35y43 SB_BIG plane 10
31  // 89 x35y43 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x37y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5079     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
16 // y_sel: 43
90 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5081
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x37y43 CPE[0]
00  //  1 x37y43 CPE[1]
00  //  2 x37y43 CPE[2]
00  //  3 x37y43 CPE[3]
00  //  4 x37y43 CPE[4]
00  //  5 x37y43 CPE[5]
00  //  6 x37y43 CPE[6]
00  //  7 x37y43 CPE[7]
00  //  8 x37y43 CPE[8]
00  //  9 x37y43 CPE[9]
00  // 10 x37y44 CPE[0]
00  // 11 x37y44 CPE[1]
00  // 12 x37y44 CPE[2]
00  // 13 x37y44 CPE[3]
00  // 14 x37y44 CPE[4]
00  // 15 x37y44 CPE[5]
00  // 16 x37y44 CPE[6]
00  // 17 x37y44 CPE[7]
00  // 18 x37y44 CPE[8]
00  // 19 x37y44 CPE[9]
00  // 20 x38y43 CPE[0]
00  // 21 x38y43 CPE[1]
00  // 22 x38y43 CPE[2]
00  // 23 x38y43 CPE[3]
00  // 24 x38y43 CPE[4]
00  // 25 x38y43 CPE[5]
00  // 26 x38y43 CPE[6]
00  // 27 x38y43 CPE[7]
00  // 28 x38y43 CPE[8]
00  // 29 x38y43 CPE[9]
00  // 30 x38y44 CPE[0]
00  // 31 x38y44 CPE[1]
00  // 32 x38y44 CPE[2]
00  // 33 x38y44 CPE[3]
00  // 34 x38y44 CPE[4]
00  // 35 x38y44 CPE[5]
00  // 36 x38y44 CPE[6]
00  // 37 x38y44 CPE[7]
00  // 38 x38y44 CPE[8]
00  // 39 x38y44 CPE[9]
00  // 40 x37y43 INMUX plane 2,1
00  // 41 x37y43 INMUX plane 4,3
00  // 42 x37y43 INMUX plane 6,5
00  // 43 x37y43 INMUX plane 8,7
00  // 44 x37y43 INMUX plane 10,9
01  // 45 x37y43 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x39y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 50B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
16 // y_sel: 43
98 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 50BD
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y43 CPE[0]
00  //  1 x39y43 CPE[1]
00  //  2 x39y43 CPE[2]
00  //  3 x39y43 CPE[3]
00  //  4 x39y43 CPE[4]
00  //  5 x39y43 CPE[5]
00  //  6 x39y43 CPE[6]
00  //  7 x39y43 CPE[7]
00  //  8 x39y43 CPE[8]
00  //  9 x39y43 CPE[9]
00  // 10 x39y44 CPE[0]
00  // 11 x39y44 CPE[1]
00  // 12 x39y44 CPE[2]
00  // 13 x39y44 CPE[3]
00  // 14 x39y44 CPE[4]
00  // 15 x39y44 CPE[5]
00  // 16 x39y44 CPE[6]
00  // 17 x39y44 CPE[7]
00  // 18 x39y44 CPE[8]
00  // 19 x39y44 CPE[9]
00  // 20 x40y43 CPE[0]
00  // 21 x40y43 CPE[1]
00  // 22 x40y43 CPE[2]
00  // 23 x40y43 CPE[3]
00  // 24 x40y43 CPE[4]
00  // 25 x40y43 CPE[5]
00  // 26 x40y43 CPE[6]
00  // 27 x40y43 CPE[7]
00  // 28 x40y43 CPE[8]
00  // 29 x40y43 CPE[9]
00  // 30 x40y44 CPE[0]
00  // 31 x40y44 CPE[1]
00  // 32 x40y44 CPE[2]
00  // 33 x40y44 CPE[3]
00  // 34 x40y44 CPE[4]
00  // 35 x40y44 CPE[5]
00  // 36 x40y44 CPE[6]
00  // 37 x40y44 CPE[7]
00  // 38 x40y44 CPE[8]
00  // 39 x40y44 CPE[9]
00  // 40 x39y43 INMUX plane 2,1
00  // 41 x39y43 INMUX plane 4,3
00  // 42 x39y43 INMUX plane 6,5
00  // 43 x39y43 INMUX plane 8,7
00  // 44 x39y43 INMUX plane 10,9
00  // 45 x39y43 INMUX plane 12,11
00  // 46 x39y44 INMUX plane 2,1
00  // 47 x39y44 INMUX plane 4,3
00  // 48 x39y44 INMUX plane 6,5
00  // 49 x39y44 INMUX plane 8,7
00  // 50 x39y44 INMUX plane 10,9
00  // 51 x39y44 INMUX plane 12,11
00  // 52 x40y43 INMUX plane 2,1
00  // 53 x40y43 INMUX plane 4,3
00  // 54 x40y43 INMUX plane 6,5
00  // 55 x40y43 INMUX plane 8,7
00  // 56 x40y43 INMUX plane 10,9
00  // 57 x40y43 INMUX plane 12,11
00  // 58 x40y44 INMUX plane 2,1
00  // 59 x40y44 INMUX plane 4,3
00  // 60 x40y44 INMUX plane 6,5
00  // 61 x40y44 INMUX plane 8,7
00  // 62 x40y44 INMUX plane 10,9
00  // 63 x40y44 INMUX plane 12,11
00  // 64 x39y43 SB_BIG plane 1
00  // 65 x39y43 SB_BIG plane 1
00  // 66 x39y43 SB_DRIVE plane 2,1
00  // 67 x39y43 SB_BIG plane 2
00  // 68 x39y43 SB_BIG plane 2
00  // 69 x39y43 SB_BIG plane 3
00  // 70 x39y43 SB_BIG plane 3
00  // 71 x39y43 SB_DRIVE plane 4,3
00  // 72 x39y43 SB_BIG plane 4
00  // 73 x39y43 SB_BIG plane 4
00  // 74 x39y43 SB_BIG plane 5
00  // 75 x39y43 SB_BIG plane 5
00  // 76 x39y43 SB_DRIVE plane 6,5
00  // 77 x39y43 SB_BIG plane 6
00  // 78 x39y43 SB_BIG plane 6
00  // 79 x39y43 SB_BIG plane 7
00  // 80 x39y43 SB_BIG plane 7
00  // 81 x39y43 SB_DRIVE plane 8,7
00  // 82 x39y43 SB_BIG plane 8
00  // 83 x39y43 SB_BIG plane 8
00  // 84 x39y43 SB_BIG plane 9
00  // 85 x39y43 SB_BIG plane 9
00  // 86 x39y43 SB_DRIVE plane 10,9
00  // 87 x39y43 SB_BIG plane 10
00  // 88 x39y43 SB_BIG plane 10
00  // 89 x39y43 SB_BIG plane 11
00  // 90 x39y43 SB_BIG plane 11
04  // 91 x39y43 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x43y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 511F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
16 // y_sel: 43
28 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5127
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y43 CPE[0]
00  //  1 x43y43 CPE[1]
00  //  2 x43y43 CPE[2]
00  //  3 x43y43 CPE[3]
00  //  4 x43y43 CPE[4]
00  //  5 x43y43 CPE[5]
00  //  6 x43y43 CPE[6]
00  //  7 x43y43 CPE[7]
00  //  8 x43y43 CPE[8]
00  //  9 x43y43 CPE[9]
00  // 10 x43y44 CPE[0]
00  // 11 x43y44 CPE[1]
00  // 12 x43y44 CPE[2]
00  // 13 x43y44 CPE[3]
00  // 14 x43y44 CPE[4]
00  // 15 x43y44 CPE[5]
00  // 16 x43y44 CPE[6]
00  // 17 x43y44 CPE[7]
00  // 18 x43y44 CPE[8]
00  // 19 x43y44 CPE[9]
00  // 20 x44y43 CPE[0]
00  // 21 x44y43 CPE[1]
00  // 22 x44y43 CPE[2]
00  // 23 x44y43 CPE[3]
00  // 24 x44y43 CPE[4]
00  // 25 x44y43 CPE[5]
00  // 26 x44y43 CPE[6]
00  // 27 x44y43 CPE[7]
00  // 28 x44y43 CPE[8]
00  // 29 x44y43 CPE[9]
00  // 30 x44y44 CPE[0]
00  // 31 x44y44 CPE[1]
00  // 32 x44y44 CPE[2]
00  // 33 x44y44 CPE[3]
00  // 34 x44y44 CPE[4]
00  // 35 x44y44 CPE[5]
00  // 36 x44y44 CPE[6]
00  // 37 x44y44 CPE[7]
00  // 38 x44y44 CPE[8]
00  // 39 x44y44 CPE[9]
00  // 40 x43y43 INMUX plane 2,1
00  // 41 x43y43 INMUX plane 4,3
00  // 42 x43y43 INMUX plane 6,5
00  // 43 x43y43 INMUX plane 8,7
00  // 44 x43y43 INMUX plane 10,9
00  // 45 x43y43 INMUX plane 12,11
02  // 46 x43y44 INMUX plane 2,1
00  // 47 x43y44 INMUX plane 4,3
00  // 48 x43y44 INMUX plane 6,5
00  // 49 x43y44 INMUX plane 8,7
00  // 50 x43y44 INMUX plane 10,9
00  // 51 x43y44 INMUX plane 12,11
00  // 52 x44y43 INMUX plane 2,1
00  // 53 x44y43 INMUX plane 4,3
00  // 54 x44y43 INMUX plane 6,5
00  // 55 x44y43 INMUX plane 8,7
00  // 56 x44y43 INMUX plane 10,9
00  // 57 x44y43 INMUX plane 12,11
00  // 58 x44y44 INMUX plane 2,1
00  // 59 x44y44 INMUX plane 4,3
00  // 60 x44y44 INMUX plane 6,5
00  // 61 x44y44 INMUX plane 8,7
00  // 62 x44y44 INMUX plane 10,9
00  // 63 x44y44 INMUX plane 12,11
00  // 64 x43y43 SB_BIG plane 1
00  // 65 x43y43 SB_BIG plane 1
00  // 66 x43y43 SB_DRIVE plane 2,1
00  // 67 x43y43 SB_BIG plane 2
00  // 68 x43y43 SB_BIG plane 2
00  // 69 x43y43 SB_BIG plane 3
00  // 70 x43y43 SB_BIG plane 3
00  // 71 x43y43 SB_DRIVE plane 4,3
00  // 72 x43y43 SB_BIG plane 4
00  // 73 x43y43 SB_BIG plane 4
00  // 74 x43y43 SB_BIG plane 5
00  // 75 x43y43 SB_BIG plane 5
00  // 76 x43y43 SB_DRIVE plane 6,5
00  // 77 x43y43 SB_BIG plane 6
00  // 78 x43y43 SB_BIG plane 6
00  // 79 x43y43 SB_BIG plane 7
00  // 80 x43y43 SB_BIG plane 7
00  // 81 x43y43 SB_DRIVE plane 8,7
00  // 82 x43y43 SB_BIG plane 8
00  // 83 x43y43 SB_BIG plane 8
00  // 84 x43y43 SB_BIG plane 9
00  // 85 x43y43 SB_BIG plane 9
00  // 86 x43y43 SB_DRIVE plane 10,9
00  // 87 x43y43 SB_BIG plane 10
00  // 88 x43y43 SB_BIG plane 10
03  // 89 x43y43 SB_BIG plane 11
30  // 90 x43y43 SB_BIG plane 11
00  // 91 x43y43 SB_DRIVE plane 12,11
00  // 92 x43y43 SB_BIG plane 12
00  // 93 x43y43 SB_BIG plane 12
00  // 94 x44y44 SB_SML plane 1
01  // 95 x44y44 SB_SML plane 2,1
00  // 96 x44y44 SB_SML plane 2
00  // 97 x44y44 SB_SML plane 3
00  // 98 x44y44 SB_SML plane 4,3
00  // 99 x44y44 SB_SML plane 4
00  // 100 x44y44 SB_SML plane 5
00  // 101 x44y44 SB_SML plane 6,5
00  // 102 x44y44 SB_SML plane 6
00  // 103 x44y44 SB_SML plane 7
00  // 104 x44y44 SB_SML plane 8,7
00  // 105 x44y44 SB_SML plane 8
00  // 106 x44y44 SB_SML plane 9
00  // 107 x44y44 SB_SML plane 10,9
00  // 108 x44y44 SB_SML plane 10
0E  // 109 x44y44 SB_SML plane 11
9C // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x45y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 519B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
16 // y_sel: 43
F0 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 51A3
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x45y43 CPE[0]  _a36  C_AND////    
00  //  1 x45y43 CPE[1]
00  //  2 x45y43 CPE[2]
00  //  3 x45y43 CPE[3]
00  //  4 x45y43 CPE[4]
00  //  5 x45y43 CPE[5]
00  //  6 x45y43 CPE[6]
00  //  7 x45y43 CPE[7]
00  //  8 x45y43 CPE[8]
00  //  9 x45y43 CPE[9]
00  // 10 x45y44 CPE[0]
00  // 11 x45y44 CPE[1]
00  // 12 x45y44 CPE[2]
00  // 13 x45y44 CPE[3]
00  // 14 x45y44 CPE[4]
00  // 15 x45y44 CPE[5]
00  // 16 x45y44 CPE[6]
00  // 17 x45y44 CPE[7]
00  // 18 x45y44 CPE[8]
00  // 19 x45y44 CPE[9]
00  // 20 x46y43 CPE[0]
00  // 21 x46y43 CPE[1]
00  // 22 x46y43 CPE[2]
00  // 23 x46y43 CPE[3]
00  // 24 x46y43 CPE[4]
00  // 25 x46y43 CPE[5]
00  // 26 x46y43 CPE[6]
00  // 27 x46y43 CPE[7]
00  // 28 x46y43 CPE[8]
00  // 29 x46y43 CPE[9]
00  // 30 x46y44 CPE[0]
00  // 31 x46y44 CPE[1]
00  // 32 x46y44 CPE[2]
00  // 33 x46y44 CPE[3]
00  // 34 x46y44 CPE[4]
00  // 35 x46y44 CPE[5]
00  // 36 x46y44 CPE[6]
00  // 37 x46y44 CPE[7]
00  // 38 x46y44 CPE[8]
00  // 39 x46y44 CPE[9]
18  // 40 x45y43 INMUX plane 2,1
00  // 41 x45y43 INMUX plane 4,3
35  // 42 x45y43 INMUX plane 6,5
22  // 43 x45y43 INMUX plane 8,7
00  // 44 x45y43 INMUX plane 10,9
00  // 45 x45y43 INMUX plane 12,11
00  // 46 x45y44 INMUX plane 2,1
00  // 47 x45y44 INMUX plane 4,3
00  // 48 x45y44 INMUX plane 6,5
00  // 49 x45y44 INMUX plane 8,7
00  // 50 x45y44 INMUX plane 10,9
01  // 51 x45y44 INMUX plane 12,11
00  // 52 x46y43 INMUX plane 2,1
00  // 53 x46y43 INMUX plane 4,3
01  // 54 x46y43 INMUX plane 6,5
40  // 55 x46y43 INMUX plane 8,7
00  // 56 x46y43 INMUX plane 10,9
40  // 57 x46y43 INMUX plane 12,11
00  // 58 x46y44 INMUX plane 2,1
00  // 59 x46y44 INMUX plane 4,3
05  // 60 x46y44 INMUX plane 6,5
58  // 61 x46y44 INMUX plane 8,7
00  // 62 x46y44 INMUX plane 10,9
41  // 63 x46y44 INMUX plane 12,11
41  // 64 x46y44 SB_BIG plane 1
10  // 65 x46y44 SB_BIG plane 1
00  // 66 x46y44 SB_DRIVE plane 2,1
00  // 67 x46y44 SB_BIG plane 2
00  // 68 x46y44 SB_BIG plane 2
00  // 69 x46y44 SB_BIG plane 3
00  // 70 x46y44 SB_BIG plane 3
00  // 71 x46y44 SB_DRIVE plane 4,3
00  // 72 x46y44 SB_BIG plane 4
00  // 73 x46y44 SB_BIG plane 4
48  // 74 x46y44 SB_BIG plane 5
12  // 75 x46y44 SB_BIG plane 5
00  // 76 x46y44 SB_DRIVE plane 6,5
00  // 77 x46y44 SB_BIG plane 6
00  // 78 x46y44 SB_BIG plane 6
00  // 79 x46y44 SB_BIG plane 7
00  // 80 x46y44 SB_BIG plane 7
00  // 81 x46y44 SB_DRIVE plane 8,7
00  // 82 x46y44 SB_BIG plane 8
00  // 83 x46y44 SB_BIG plane 8
40  // 84 x46y44 SB_BIG plane 9
01  // 85 x46y44 SB_BIG plane 9
00  // 86 x46y44 SB_DRIVE plane 10,9
00  // 87 x46y44 SB_BIG plane 10
00  // 88 x46y44 SB_BIG plane 10
00  // 89 x46y44 SB_BIG plane 11
00  // 90 x46y44 SB_BIG plane 11
00  // 91 x46y44 SB_DRIVE plane 12,11
00  // 92 x46y44 SB_BIG plane 12
00  // 93 x46y44 SB_BIG plane 12
A8  // 94 x45y43 SB_SML plane 1
02  // 95 x45y43 SB_SML plane 2,1
00  // 96 x45y43 SB_SML plane 2
00  // 97 x45y43 SB_SML plane 3
00  // 98 x45y43 SB_SML plane 4,3
00  // 99 x45y43 SB_SML plane 4
A1  // 100 x45y43 SB_SML plane 5
02  // 101 x45y43 SB_SML plane 6,5
00  // 102 x45y43 SB_SML plane 6
00  // 103 x45y43 SB_SML plane 7
00  // 104 x45y43 SB_SML plane 8,7
00  // 105 x45y43 SB_SML plane 8
00  // 106 x45y43 SB_SML plane 9
20  // 107 x45y43 SB_SML plane 10,9
1A  // 108 x45y43 SB_SML plane 10
12 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x47y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5216     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
16 // y_sel: 43
38 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 521E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y43 CPE[0]  net1 = net2: _a149  C_ADDF2///ADDF2/
00  //  1 x47y43 CPE[1]
00  //  2 x47y43 CPE[2]
00  //  3 x47y43 CPE[3]
00  //  4 x47y43 CPE[4]
00  //  5 x47y43 CPE[5]
00  //  6 x47y43 CPE[6]
00  //  7 x47y43 CPE[7]
00  //  8 x47y43 CPE[8]
00  //  9 x47y43 CPE[9]
00  // 10 x47y44 CPE[0]  _a151  C_ADDF////    _a314  C_////Bridge
00  // 11 x47y44 CPE[1]
00  // 12 x47y44 CPE[2]
00  // 13 x47y44 CPE[3]
00  // 14 x47y44 CPE[4]
00  // 15 x47y44 CPE[5]
00  // 16 x47y44 CPE[6]
00  // 17 x47y44 CPE[7]
00  // 18 x47y44 CPE[8]
00  // 19 x47y44 CPE[9]
00  // 20 x48y43 CPE[0]  net1 = net2: _a54  C_AND///AND/
00  // 21 x48y43 CPE[1]
00  // 22 x48y43 CPE[2]
00  // 23 x48y43 CPE[3]
00  // 24 x48y43 CPE[4]
00  // 25 x48y43 CPE[5]
00  // 26 x48y43 CPE[6]
00  // 27 x48y43 CPE[7]
00  // 28 x48y43 CPE[8]
00  // 29 x48y43 CPE[9]
00  // 30 x48y44 CPE[0]  _a312  C_////Bridge
00  // 31 x48y44 CPE[1]
00  // 32 x48y44 CPE[2]
00  // 33 x48y44 CPE[3]
00  // 34 x48y44 CPE[4]
00  // 35 x48y44 CPE[5]
00  // 36 x48y44 CPE[6]
00  // 37 x48y44 CPE[7]
00  // 38 x48y44 CPE[8]
00  // 39 x48y44 CPE[9]
07  // 40 x47y43 INMUX plane 2,1
00  // 41 x47y43 INMUX plane 4,3
1D  // 42 x47y43 INMUX plane 6,5
02  // 43 x47y43 INMUX plane 8,7
05  // 44 x47y43 INMUX plane 10,9
00  // 45 x47y43 INMUX plane 12,11
28  // 46 x47y44 INMUX plane 2,1
00  // 47 x47y44 INMUX plane 4,3
00  // 48 x47y44 INMUX plane 6,5
00  // 49 x47y44 INMUX plane 8,7
00  // 50 x47y44 INMUX plane 10,9
00  // 51 x47y44 INMUX plane 12,11
23  // 52 x48y43 INMUX plane 2,1
28  // 53 x48y43 INMUX plane 4,3
30  // 54 x48y43 INMUX plane 6,5
68  // 55 x48y43 INMUX plane 8,7
08  // 56 x48y43 INMUX plane 10,9
C1  // 57 x48y43 INMUX plane 12,11
31  // 58 x48y44 INMUX plane 2,1
00  // 59 x48y44 INMUX plane 4,3
21  // 60 x48y44 INMUX plane 6,5
C0  // 61 x48y44 INMUX plane 8,7
81  // 62 x48y44 INMUX plane 10,9
C0  // 63 x48y44 INMUX plane 12,11
48  // 64 x47y43 SB_BIG plane 1
02  // 65 x47y43 SB_BIG plane 1
00  // 66 x47y43 SB_DRIVE plane 2,1
48  // 67 x47y43 SB_BIG plane 2
12  // 68 x47y43 SB_BIG plane 2
48  // 69 x47y43 SB_BIG plane 3
12  // 70 x47y43 SB_BIG plane 3
00  // 71 x47y43 SB_DRIVE plane 4,3
48  // 72 x47y43 SB_BIG plane 4
12  // 73 x47y43 SB_BIG plane 4
92  // 74 x47y43 SB_BIG plane 5
12  // 75 x47y43 SB_BIG plane 5
00  // 76 x47y43 SB_DRIVE plane 6,5
11  // 77 x47y43 SB_BIG plane 6
38  // 78 x47y43 SB_BIG plane 6
52  // 79 x47y43 SB_BIG plane 7
24  // 80 x47y43 SB_BIG plane 7
00  // 81 x47y43 SB_DRIVE plane 8,7
08  // 82 x47y43 SB_BIG plane 8
12  // 83 x47y43 SB_BIG plane 8
48  // 84 x47y43 SB_BIG plane 9
12  // 85 x47y43 SB_BIG plane 9
00  // 86 x47y43 SB_DRIVE plane 10,9
41  // 87 x47y43 SB_BIG plane 10
12  // 88 x47y43 SB_BIG plane 10
71  // 89 x47y43 SB_BIG plane 11
12  // 90 x47y43 SB_BIG plane 11
00  // 91 x47y43 SB_DRIVE plane 12,11
48  // 92 x47y43 SB_BIG plane 12
12  // 93 x47y43 SB_BIG plane 12
50  // 94 x48y44 SB_SML plane 1
81  // 95 x48y44 SB_SML plane 2,1
2A  // 96 x48y44 SB_SML plane 2
A1  // 97 x48y44 SB_SML plane 3
82  // 98 x48y44 SB_SML plane 4,3
2A  // 99 x48y44 SB_SML plane 4
A8  // 100 x48y44 SB_SML plane 5
E2  // 101 x48y44 SB_SML plane 6,5
54  // 102 x48y44 SB_SML plane 6
A8  // 103 x48y44 SB_SML plane 7
82  // 104 x48y44 SB_SML plane 8,7
2A  // 105 x48y44 SB_SML plane 8
A8  // 106 x48y44 SB_SML plane 9
82  // 107 x48y44 SB_SML plane 10,9
2A  // 108 x48y44 SB_SML plane 10
B9  // 109 x48y44 SB_SML plane 11
80  // 110 x48y44 SB_SML plane 12,11
2A  // 111 x48y44 SB_SML plane 12
B1 // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x49y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5294     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
16 // y_sel: 43
E0 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 529C
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x49y43 CPE[0]
00  //  1 x49y43 CPE[1]
00  //  2 x49y43 CPE[2]
00  //  3 x49y43 CPE[3]
00  //  4 x49y43 CPE[4]
00  //  5 x49y43 CPE[5]
00  //  6 x49y43 CPE[6]
00  //  7 x49y43 CPE[7]
00  //  8 x49y43 CPE[8]
00  //  9 x49y43 CPE[9]
00  // 10 x49y44 CPE[0]  _a304  C_ORAND////    
00  // 11 x49y44 CPE[1]
00  // 12 x49y44 CPE[2]
00  // 13 x49y44 CPE[3]
00  // 14 x49y44 CPE[4]
00  // 15 x49y44 CPE[5]
00  // 16 x49y44 CPE[6]
00  // 17 x49y44 CPE[7]
00  // 18 x49y44 CPE[8]
00  // 19 x49y44 CPE[9]
00  // 20 x50y43 CPE[0]  _a46  C_ORAND/D///    
00  // 21 x50y43 CPE[1]
00  // 22 x50y43 CPE[2]
00  // 23 x50y43 CPE[3]
00  // 24 x50y43 CPE[4]
00  // 25 x50y43 CPE[5]
00  // 26 x50y43 CPE[6]
00  // 27 x50y43 CPE[7]
00  // 28 x50y43 CPE[8]
00  // 29 x50y43 CPE[9]
00  // 30 x50y44 CPE[0]
00  // 31 x50y44 CPE[1]
00  // 32 x50y44 CPE[2]
00  // 33 x50y44 CPE[3]
00  // 34 x50y44 CPE[4]
00  // 35 x50y44 CPE[5]
00  // 36 x50y44 CPE[6]
00  // 37 x50y44 CPE[7]
00  // 38 x50y44 CPE[8]
00  // 39 x50y44 CPE[9]
00  // 40 x49y43 INMUX plane 2,1
00  // 41 x49y43 INMUX plane 4,3
03  // 42 x49y43 INMUX plane 6,5
00  // 43 x49y43 INMUX plane 8,7
09  // 44 x49y43 INMUX plane 10,9
00  // 45 x49y43 INMUX plane 12,11
1D  // 46 x49y44 INMUX plane 2,1
18  // 47 x49y44 INMUX plane 4,3
05  // 48 x49y44 INMUX plane 6,5
18  // 49 x49y44 INMUX plane 8,7
10  // 50 x49y44 INMUX plane 10,9
00  // 51 x49y44 INMUX plane 12,11
26  // 52 x50y43 INMUX plane 2,1
05  // 53 x50y43 INMUX plane 4,3
04  // 54 x50y43 INMUX plane 6,5
43  // 55 x50y43 INMUX plane 8,7
11  // 56 x50y43 INMUX plane 10,9
00  // 57 x50y43 INMUX plane 12,11
01  // 58 x50y44 INMUX plane 2,1
01  // 59 x50y44 INMUX plane 4,3
08  // 60 x50y44 INMUX plane 6,5
00  // 61 x50y44 INMUX plane 8,7
00  // 62 x50y44 INMUX plane 10,9
01  // 63 x50y44 INMUX plane 12,11
00  // 64 x50y44 SB_BIG plane 1
00  // 65 x50y44 SB_BIG plane 1
00  // 66 x50y44 SB_DRIVE plane 2,1
48  // 67 x50y44 SB_BIG plane 2
12  // 68 x50y44 SB_BIG plane 2
51  // 69 x50y44 SB_BIG plane 3
12  // 70 x50y44 SB_BIG plane 3
00  // 71 x50y44 SB_DRIVE plane 4,3
00  // 72 x50y44 SB_BIG plane 4
00  // 73 x50y44 SB_BIG plane 4
80  // 74 x50y44 SB_BIG plane 5
00  // 75 x50y44 SB_BIG plane 5
00  // 76 x50y44 SB_DRIVE plane 6,5
48  // 77 x50y44 SB_BIG plane 6
12  // 78 x50y44 SB_BIG plane 6
48  // 79 x50y44 SB_BIG plane 7
22  // 80 x50y44 SB_BIG plane 7
00  // 81 x50y44 SB_DRIVE plane 8,7
00  // 82 x50y44 SB_BIG plane 8
00  // 83 x50y44 SB_BIG plane 8
00  // 84 x50y44 SB_BIG plane 9
00  // 85 x50y44 SB_BIG plane 9
00  // 86 x50y44 SB_DRIVE plane 10,9
00  // 87 x50y44 SB_BIG plane 10
06  // 88 x50y44 SB_BIG plane 10
00  // 89 x50y44 SB_BIG plane 11
00  // 90 x50y44 SB_BIG plane 11
00  // 91 x50y44 SB_DRIVE plane 12,11
00  // 92 x50y44 SB_BIG plane 12
00  // 93 x50y44 SB_BIG plane 12
00  // 94 x49y43 SB_SML plane 1
80  // 95 x49y43 SB_SML plane 2,1
6A  // 96 x49y43 SB_SML plane 2
A8  // 97 x49y43 SB_SML plane 3
02  // 98 x49y43 SB_SML plane 4,3
60  // 99 x49y43 SB_SML plane 4
00  // 100 x49y43 SB_SML plane 5
26  // 101 x49y43 SB_SML plane 6,5
53  // 102 x49y43 SB_SML plane 6
28  // 103 x49y43 SB_SML plane 7
00  // 104 x49y43 SB_SML plane 8,7
00  // 105 x49y43 SB_SML plane 8
00  // 106 x49y43 SB_SML plane 9
00  // 107 x49y43 SB_SML plane 10,9
03  // 108 x49y43 SB_SML plane 10
11  // 109 x49y43 SB_SML plane 11
B6 // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x51y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5310     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
16 // y_sel: 43
88 // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5318
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x51y43 CPE[0]
00  //  1 x51y43 CPE[1]
00  //  2 x51y43 CPE[2]
00  //  3 x51y43 CPE[3]
00  //  4 x51y43 CPE[4]
00  //  5 x51y43 CPE[5]
00  //  6 x51y43 CPE[6]
00  //  7 x51y43 CPE[7]
00  //  8 x51y43 CPE[8]
00  //  9 x51y43 CPE[9]
00  // 10 x51y44 CPE[0]  _a25  C_AND////    _a313  C_////Bridge
00  // 11 x51y44 CPE[1]
00  // 12 x51y44 CPE[2]
00  // 13 x51y44 CPE[3]
00  // 14 x51y44 CPE[4]
00  // 15 x51y44 CPE[5]
00  // 16 x51y44 CPE[6]
00  // 17 x51y44 CPE[7]
00  // 18 x51y44 CPE[8]
00  // 19 x51y44 CPE[9]
00  // 20 x52y43 CPE[0]  _a113  C_/C_0_1///    
00  // 21 x52y43 CPE[1]
00  // 22 x52y43 CPE[2]
00  // 23 x52y43 CPE[3]
00  // 24 x52y43 CPE[4]
00  // 25 x52y43 CPE[5]
00  // 26 x52y43 CPE[6]
00  // 27 x52y43 CPE[7]
00  // 28 x52y43 CPE[8]
00  // 29 x52y43 CPE[9]
00  // 30 x52y44 CPE[0]  net1 = net2: _a108  C_ADDF2///ADDF2/
00  // 31 x52y44 CPE[1]
00  // 32 x52y44 CPE[2]
00  // 33 x52y44 CPE[3]
00  // 34 x52y44 CPE[4]
00  // 35 x52y44 CPE[5]
00  // 36 x52y44 CPE[6]
00  // 37 x52y44 CPE[7]
00  // 38 x52y44 CPE[8]
00  // 39 x52y44 CPE[9]
01  // 40 x51y43 INMUX plane 2,1
00  // 41 x51y43 INMUX plane 4,3
00  // 42 x51y43 INMUX plane 6,5
00  // 43 x51y43 INMUX plane 8,7
08  // 44 x51y43 INMUX plane 10,9
01  // 45 x51y43 INMUX plane 12,11
03  // 46 x51y44 INMUX plane 2,1
00  // 47 x51y44 INMUX plane 4,3
10  // 48 x51y44 INMUX plane 6,5
13  // 49 x51y44 INMUX plane 8,7
20  // 50 x51y44 INMUX plane 10,9
00  // 51 x51y44 INMUX plane 12,11
00  // 52 x52y43 INMUX plane 2,1
05  // 53 x52y43 INMUX plane 4,3
00  // 54 x52y43 INMUX plane 6,5
03  // 55 x52y43 INMUX plane 8,7
28  // 56 x52y43 INMUX plane 10,9
00  // 57 x52y43 INMUX plane 12,11
04  // 58 x52y44 INMUX plane 2,1
11  // 59 x52y44 INMUX plane 4,3
06  // 60 x52y44 INMUX plane 6,5
06  // 61 x52y44 INMUX plane 8,7
00  // 62 x52y44 INMUX plane 10,9
00  // 63 x52y44 INMUX plane 12,11
00  // 64 x51y43 SB_BIG plane 1
00  // 65 x51y43 SB_BIG plane 1
00  // 66 x51y43 SB_DRIVE plane 2,1
08  // 67 x51y43 SB_BIG plane 2
12  // 68 x51y43 SB_BIG plane 2
48  // 69 x51y43 SB_BIG plane 3
12  // 70 x51y43 SB_BIG plane 3
00  // 71 x51y43 SB_DRIVE plane 4,3
48  // 72 x51y43 SB_BIG plane 4
12  // 73 x51y43 SB_BIG plane 4
00  // 74 x51y43 SB_BIG plane 5
00  // 75 x51y43 SB_BIG plane 5
00  // 76 x51y43 SB_DRIVE plane 6,5
48  // 77 x51y43 SB_BIG plane 6
10  // 78 x51y43 SB_BIG plane 6
48  // 79 x51y43 SB_BIG plane 7
12  // 80 x51y43 SB_BIG plane 7
00  // 81 x51y43 SB_DRIVE plane 8,7
48  // 82 x51y43 SB_BIG plane 8
12  // 83 x51y43 SB_BIG plane 8
00  // 84 x51y43 SB_BIG plane 9
00  // 85 x51y43 SB_BIG plane 9
00  // 86 x51y43 SB_DRIVE plane 10,9
00  // 87 x51y43 SB_BIG plane 10
04  // 88 x51y43 SB_BIG plane 10
31  // 89 x51y43 SB_BIG plane 11
00  // 90 x51y43 SB_BIG plane 11
00  // 91 x51y43 SB_DRIVE plane 12,11
00  // 92 x51y43 SB_BIG plane 12
00  // 93 x51y43 SB_BIG plane 12
00  // 94 x52y44 SB_SML plane 1
20  // 95 x52y44 SB_SML plane 2,1
73  // 96 x52y44 SB_SML plane 2
B9  // 97 x52y44 SB_SML plane 3
12  // 98 x52y44 SB_SML plane 4,3
2A  // 99 x52y44 SB_SML plane 4
00  // 100 x52y44 SB_SML plane 5
40  // 101 x52y44 SB_SML plane 6,5
0D  // 102 x52y44 SB_SML plane 6
A8  // 103 x52y44 SB_SML plane 7
84  // 104 x52y44 SB_SML plane 8,7
12  // 105 x52y44 SB_SML plane 8
F4 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x53y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5388     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
16 // y_sel: 43
50 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5390
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x53y43 CPE[0]
00  //  1 x53y43 CPE[1]
00  //  2 x53y43 CPE[2]
00  //  3 x53y43 CPE[3]
00  //  4 x53y43 CPE[4]
00  //  5 x53y43 CPE[5]
00  //  6 x53y43 CPE[6]
00  //  7 x53y43 CPE[7]
00  //  8 x53y43 CPE[8]
00  //  9 x53y43 CPE[9]
00  // 10 x53y44 CPE[0]  net1 = net2: _a7  C_AND/D//AND/D
00  // 11 x53y44 CPE[1]
00  // 12 x53y44 CPE[2]
00  // 13 x53y44 CPE[3]
00  // 14 x53y44 CPE[4]
00  // 15 x53y44 CPE[5]
00  // 16 x53y44 CPE[6]
00  // 17 x53y44 CPE[7]
00  // 18 x53y44 CPE[8]
00  // 19 x53y44 CPE[9]
00  // 20 x54y43 CPE[0]
00  // 21 x54y43 CPE[1]
00  // 22 x54y43 CPE[2]
00  // 23 x54y43 CPE[3]
00  // 24 x54y43 CPE[4]
00  // 25 x54y43 CPE[5]
00  // 26 x54y43 CPE[6]
00  // 27 x54y43 CPE[7]
00  // 28 x54y43 CPE[8]
00  // 29 x54y43 CPE[9]
00  // 30 x54y44 CPE[0]  net1 = net2: _a6  C_AND/D//AND/D
00  // 31 x54y44 CPE[1]
00  // 32 x54y44 CPE[2]
00  // 33 x54y44 CPE[3]
00  // 34 x54y44 CPE[4]
00  // 35 x54y44 CPE[5]
00  // 36 x54y44 CPE[6]
00  // 37 x54y44 CPE[7]
00  // 38 x54y44 CPE[8]
00  // 39 x54y44 CPE[9]
08  // 40 x53y43 INMUX plane 2,1
00  // 41 x53y43 INMUX plane 4,3
00  // 42 x53y43 INMUX plane 6,5
00  // 43 x53y43 INMUX plane 8,7
00  // 44 x53y43 INMUX plane 10,9
00  // 45 x53y43 INMUX plane 12,11
08  // 46 x53y44 INMUX plane 2,1
30  // 47 x53y44 INMUX plane 4,3
30  // 48 x53y44 INMUX plane 6,5
2C  // 49 x53y44 INMUX plane 8,7
09  // 50 x53y44 INMUX plane 10,9
04  // 51 x53y44 INMUX plane 12,11
00  // 52 x54y43 INMUX plane 2,1
18  // 53 x54y43 INMUX plane 4,3
00  // 54 x54y43 INMUX plane 6,5
58  // 55 x54y43 INMUX plane 8,7
00  // 56 x54y43 INMUX plane 10,9
00  // 57 x54y43 INMUX plane 12,11
20  // 58 x54y44 INMUX plane 2,1
01  // 59 x54y44 INMUX plane 4,3
30  // 60 x54y44 INMUX plane 6,5
05  // 61 x54y44 INMUX plane 8,7
09  // 62 x54y44 INMUX plane 10,9
04  // 63 x54y44 INMUX plane 12,11
00  // 64 x54y44 SB_BIG plane 1
00  // 65 x54y44 SB_BIG plane 1
00  // 66 x54y44 SB_DRIVE plane 2,1
48  // 67 x54y44 SB_BIG plane 2
10  // 68 x54y44 SB_BIG plane 2
00  // 69 x54y44 SB_BIG plane 3
00  // 70 x54y44 SB_BIG plane 3
00  // 71 x54y44 SB_DRIVE plane 4,3
48  // 72 x54y44 SB_BIG plane 4
00  // 73 x54y44 SB_BIG plane 4
00  // 74 x54y44 SB_BIG plane 5
00  // 75 x54y44 SB_BIG plane 5
00  // 76 x54y44 SB_DRIVE plane 6,5
48  // 77 x54y44 SB_BIG plane 6
12  // 78 x54y44 SB_BIG plane 6
00  // 79 x54y44 SB_BIG plane 7
00  // 80 x54y44 SB_BIG plane 7
00  // 81 x54y44 SB_DRIVE plane 8,7
48  // 82 x54y44 SB_BIG plane 8
00  // 83 x54y44 SB_BIG plane 8
C0  // 84 x54y44 SB_BIG plane 9
00  // 85 x54y44 SB_BIG plane 9
00  // 86 x54y44 SB_DRIVE plane 10,9
81  // 87 x54y44 SB_BIG plane 10
02  // 88 x54y44 SB_BIG plane 10
00  // 89 x54y44 SB_BIG plane 11
00  // 90 x54y44 SB_BIG plane 11
00  // 91 x54y44 SB_DRIVE plane 12,11
00  // 92 x54y44 SB_BIG plane 12
00  // 93 x54y44 SB_BIG plane 12
00  // 94 x53y43 SB_SML plane 1
80  // 95 x53y43 SB_SML plane 2,1
0C  // 96 x53y43 SB_SML plane 2
00  // 97 x53y43 SB_SML plane 3
80  // 98 x53y43 SB_SML plane 4,3
2A  // 99 x53y43 SB_SML plane 4
00  // 100 x53y43 SB_SML plane 5
80  // 101 x53y43 SB_SML plane 6,5
0A  // 102 x53y43 SB_SML plane 6
00  // 103 x53y43 SB_SML plane 7
80  // 104 x53y43 SB_SML plane 8,7
2A  // 105 x53y43 SB_SML plane 8
40  // 106 x53y43 SB_SML plane 9
00  // 107 x53y43 SB_SML plane 10,9
06  // 108 x53y43 SB_SML plane 10
00  // 109 x53y43 SB_SML plane 11
06  // 110 x53y43 SB_SML plane 12,11
F1 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x59y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5405     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
16 // y_sel: 43
E8 // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 540D
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x59y43 CPE[0]
00  //  1 x59y43 CPE[1]
00  //  2 x59y43 CPE[2]
00  //  3 x59y43 CPE[3]
00  //  4 x59y43 CPE[4]
00  //  5 x59y43 CPE[5]
00  //  6 x59y43 CPE[6]
00  //  7 x59y43 CPE[7]
00  //  8 x59y43 CPE[8]
00  //  9 x59y43 CPE[9]
00  // 10 x59y44 CPE[0]
00  // 11 x59y44 CPE[1]
00  // 12 x59y44 CPE[2]
00  // 13 x59y44 CPE[3]
00  // 14 x59y44 CPE[4]
00  // 15 x59y44 CPE[5]
00  // 16 x59y44 CPE[6]
00  // 17 x59y44 CPE[7]
00  // 18 x59y44 CPE[8]
00  // 19 x59y44 CPE[9]
00  // 20 x60y43 CPE[0]
00  // 21 x60y43 CPE[1]
00  // 22 x60y43 CPE[2]
00  // 23 x60y43 CPE[3]
00  // 24 x60y43 CPE[4]
00  // 25 x60y43 CPE[5]
00  // 26 x60y43 CPE[6]
00  // 27 x60y43 CPE[7]
00  // 28 x60y43 CPE[8]
00  // 29 x60y43 CPE[9]
00  // 30 x60y44 CPE[0]
00  // 31 x60y44 CPE[1]
00  // 32 x60y44 CPE[2]
00  // 33 x60y44 CPE[3]
00  // 34 x60y44 CPE[4]
00  // 35 x60y44 CPE[5]
00  // 36 x60y44 CPE[6]
00  // 37 x60y44 CPE[7]
00  // 38 x60y44 CPE[8]
00  // 39 x60y44 CPE[9]
00  // 40 x59y43 INMUX plane 2,1
00  // 41 x59y43 INMUX plane 4,3
00  // 42 x59y43 INMUX plane 6,5
00  // 43 x59y43 INMUX plane 8,7
00  // 44 x59y43 INMUX plane 10,9
00  // 45 x59y43 INMUX plane 12,11
00  // 46 x59y44 INMUX plane 2,1
00  // 47 x59y44 INMUX plane 4,3
00  // 48 x59y44 INMUX plane 6,5
00  // 49 x59y44 INMUX plane 8,7
00  // 50 x59y44 INMUX plane 10,9
00  // 51 x59y44 INMUX plane 12,11
00  // 52 x60y43 INMUX plane 2,1
00  // 53 x60y43 INMUX plane 4,3
00  // 54 x60y43 INMUX plane 6,5
00  // 55 x60y43 INMUX plane 8,7
00  // 56 x60y43 INMUX plane 10,9
00  // 57 x60y43 INMUX plane 12,11
00  // 58 x60y44 INMUX plane 2,1
00  // 59 x60y44 INMUX plane 4,3
00  // 60 x60y44 INMUX plane 6,5
00  // 61 x60y44 INMUX plane 8,7
00  // 62 x60y44 INMUX plane 10,9
00  // 63 x60y44 INMUX plane 12,11
00  // 64 x59y43 SB_BIG plane 1
00  // 65 x59y43 SB_BIG plane 1
00  // 66 x59y43 SB_DRIVE plane 2,1
00  // 67 x59y43 SB_BIG plane 2
00  // 68 x59y43 SB_BIG plane 2
00  // 69 x59y43 SB_BIG plane 3
00  // 70 x59y43 SB_BIG plane 3
20  // 71 x59y43 SB_DRIVE plane 4,3
49 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 545B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5463
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54E1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
79  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
01  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
2A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5557     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
17 // y_sel: 45
38 // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 555F
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x1y45 CPE[0]
00  //  1 x1y45 CPE[1]
00  //  2 x1y45 CPE[2]
00  //  3 x1y45 CPE[3]
00  //  4 x1y45 CPE[4]
00  //  5 x1y45 CPE[5]
00  //  6 x1y45 CPE[6]
00  //  7 x1y45 CPE[7]
00  //  8 x1y45 CPE[8]
00  //  9 x1y45 CPE[9]
00  // 10 x1y46 CPE[0]
00  // 11 x1y46 CPE[1]
00  // 12 x1y46 CPE[2]
00  // 13 x1y46 CPE[3]
00  // 14 x1y46 CPE[4]
00  // 15 x1y46 CPE[5]
00  // 16 x1y46 CPE[6]
00  // 17 x1y46 CPE[7]
00  // 18 x1y46 CPE[8]
00  // 19 x1y46 CPE[9]
00  // 20 x2y45 CPE[0]
00  // 21 x2y45 CPE[1]
00  // 22 x2y45 CPE[2]
00  // 23 x2y45 CPE[3]
00  // 24 x2y45 CPE[4]
00  // 25 x2y45 CPE[5]
00  // 26 x2y45 CPE[6]
00  // 27 x2y45 CPE[7]
00  // 28 x2y45 CPE[8]
00  // 29 x2y45 CPE[9]
00  // 30 x2y46 CPE[0]
00  // 31 x2y46 CPE[1]
00  // 32 x2y46 CPE[2]
00  // 33 x2y46 CPE[3]
00  // 34 x2y46 CPE[4]
00  // 35 x2y46 CPE[5]
00  // 36 x2y46 CPE[6]
00  // 37 x2y46 CPE[7]
00  // 38 x2y46 CPE[8]
00  // 39 x2y46 CPE[9]
00  // 40 x1y45 INMUX plane 2,1
00  // 41 x1y45 INMUX plane 4,3
00  // 42 x1y45 INMUX plane 6,5
00  // 43 x1y45 INMUX plane 8,7
00  // 44 x1y45 INMUX plane 10,9
00  // 45 x1y45 INMUX plane 12,11
00  // 46 x1y46 INMUX plane 2,1
00  // 47 x1y46 INMUX plane 4,3
00  // 48 x1y46 INMUX plane 6,5
00  // 49 x1y46 INMUX plane 8,7
01  // 50 x1y46 INMUX plane 10,9
00  // 51 x1y46 INMUX plane 12,11
00  // 52 x2y45 INMUX plane 2,1
00  // 53 x2y45 INMUX plane 4,3
00  // 54 x2y45 INMUX plane 6,5
00  // 55 x2y45 INMUX plane 8,7
00  // 56 x2y45 INMUX plane 10,9
00  // 57 x2y45 INMUX plane 12,11
00  // 58 x2y46 INMUX plane 2,1
00  // 59 x2y46 INMUX plane 4,3
00  // 60 x2y46 INMUX plane 6,5
00  // 61 x2y46 INMUX plane 8,7
01  // 62 x2y46 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x15y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 55A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
17 // y_sel: 45
20 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55AC
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y45 CPE[0]
00  //  1 x15y45 CPE[1]
00  //  2 x15y45 CPE[2]
00  //  3 x15y45 CPE[3]
00  //  4 x15y45 CPE[4]
00  //  5 x15y45 CPE[5]
00  //  6 x15y45 CPE[6]
00  //  7 x15y45 CPE[7]
00  //  8 x15y45 CPE[8]
00  //  9 x15y45 CPE[9]
00  // 10 x15y46 CPE[0]
00  // 11 x15y46 CPE[1]
00  // 12 x15y46 CPE[2]
00  // 13 x15y46 CPE[3]
00  // 14 x15y46 CPE[4]
00  // 15 x15y46 CPE[5]
00  // 16 x15y46 CPE[6]
00  // 17 x15y46 CPE[7]
00  // 18 x15y46 CPE[8]
00  // 19 x15y46 CPE[9]
00  // 20 x16y45 CPE[0]
00  // 21 x16y45 CPE[1]
00  // 22 x16y45 CPE[2]
00  // 23 x16y45 CPE[3]
00  // 24 x16y45 CPE[4]
00  // 25 x16y45 CPE[5]
00  // 26 x16y45 CPE[6]
00  // 27 x16y45 CPE[7]
00  // 28 x16y45 CPE[8]
00  // 29 x16y45 CPE[9]
00  // 30 x16y46 CPE[0]
00  // 31 x16y46 CPE[1]
00  // 32 x16y46 CPE[2]
00  // 33 x16y46 CPE[3]
00  // 34 x16y46 CPE[4]
00  // 35 x16y46 CPE[5]
00  // 36 x16y46 CPE[6]
00  // 37 x16y46 CPE[7]
00  // 38 x16y46 CPE[8]
00  // 39 x16y46 CPE[9]
00  // 40 x15y45 INMUX plane 2,1
00  // 41 x15y45 INMUX plane 4,3
00  // 42 x15y45 INMUX plane 6,5
00  // 43 x15y45 INMUX plane 8,7
00  // 44 x15y45 INMUX plane 10,9
00  // 45 x15y45 INMUX plane 12,11
00  // 46 x15y46 INMUX plane 2,1
00  // 47 x15y46 INMUX plane 4,3
00  // 48 x15y46 INMUX plane 6,5
00  // 49 x15y46 INMUX plane 8,7
00  // 50 x15y46 INMUX plane 10,9
00  // 51 x15y46 INMUX plane 12,11
00  // 52 x16y45 INMUX plane 2,1
00  // 53 x16y45 INMUX plane 4,3
00  // 54 x16y45 INMUX plane 6,5
00  // 55 x16y45 INMUX plane 8,7
00  // 56 x16y45 INMUX plane 10,9
00  // 57 x16y45 INMUX plane 12,11
00  // 58 x16y46 INMUX plane 2,1
00  // 59 x16y46 INMUX plane 4,3
00  // 60 x16y46 INMUX plane 6,5
00  // 61 x16y46 INMUX plane 8,7
00  // 62 x16y46 INMUX plane 10,9
00  // 63 x16y46 INMUX plane 12,11
00  // 64 x16y46 SB_BIG plane 1
00  // 65 x16y46 SB_BIG plane 1
00  // 66 x16y46 SB_DRIVE plane 2,1
00  // 67 x16y46 SB_BIG plane 2
00  // 68 x16y46 SB_BIG plane 2
00  // 69 x16y46 SB_BIG plane 3
00  // 70 x16y46 SB_BIG plane 3
00  // 71 x16y46 SB_DRIVE plane 4,3
00  // 72 x16y46 SB_BIG plane 4
00  // 73 x16y46 SB_BIG plane 4
00  // 74 x16y46 SB_BIG plane 5
00  // 75 x16y46 SB_BIG plane 5
00  // 76 x16y46 SB_DRIVE plane 6,5
00  // 77 x16y46 SB_BIG plane 6
00  // 78 x16y46 SB_BIG plane 6
00  // 79 x16y46 SB_BIG plane 7
00  // 80 x16y46 SB_BIG plane 7
00  // 81 x16y46 SB_DRIVE plane 8,7
00  // 82 x16y46 SB_BIG plane 8
00  // 83 x16y46 SB_BIG plane 8
31  // 84 x16y46 SB_BIG plane 9
00  // 85 x16y46 SB_BIG plane 9
01  // 86 x16y46 SB_DRIVE plane 10,9
4D // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x17y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5609     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
17 // y_sel: 45
F8 // -- CRC low byte
4F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5611
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x17y45 CPE[0]
00  //  1 x17y45 CPE[1]
00  //  2 x17y45 CPE[2]
00  //  3 x17y45 CPE[3]
00  //  4 x17y45 CPE[4]
00  //  5 x17y45 CPE[5]
00  //  6 x17y45 CPE[6]
00  //  7 x17y45 CPE[7]
00  //  8 x17y45 CPE[8]
00  //  9 x17y45 CPE[9]
00  // 10 x17y46 CPE[0]
00  // 11 x17y46 CPE[1]
00  // 12 x17y46 CPE[2]
00  // 13 x17y46 CPE[3]
00  // 14 x17y46 CPE[4]
00  // 15 x17y46 CPE[5]
00  // 16 x17y46 CPE[6]
00  // 17 x17y46 CPE[7]
00  // 18 x17y46 CPE[8]
00  // 19 x17y46 CPE[9]
00  // 20 x18y45 CPE[0]
00  // 21 x18y45 CPE[1]
00  // 22 x18y45 CPE[2]
00  // 23 x18y45 CPE[3]
00  // 24 x18y45 CPE[4]
00  // 25 x18y45 CPE[5]
00  // 26 x18y45 CPE[6]
00  // 27 x18y45 CPE[7]
00  // 28 x18y45 CPE[8]
00  // 29 x18y45 CPE[9]
00  // 30 x18y46 CPE[0]
00  // 31 x18y46 CPE[1]
00  // 32 x18y46 CPE[2]
00  // 33 x18y46 CPE[3]
00  // 34 x18y46 CPE[4]
00  // 35 x18y46 CPE[5]
00  // 36 x18y46 CPE[6]
00  // 37 x18y46 CPE[7]
00  // 38 x18y46 CPE[8]
00  // 39 x18y46 CPE[9]
00  // 40 x17y45 INMUX plane 2,1
00  // 41 x17y45 INMUX plane 4,3
00  // 42 x17y45 INMUX plane 6,5
00  // 43 x17y45 INMUX plane 8,7
00  // 44 x17y45 INMUX plane 10,9
00  // 45 x17y45 INMUX plane 12,11
00  // 46 x17y46 INMUX plane 2,1
00  // 47 x17y46 INMUX plane 4,3
00  // 48 x17y46 INMUX plane 6,5
00  // 49 x17y46 INMUX plane 8,7
01  // 50 x17y46 INMUX plane 10,9
00  // 51 x17y46 INMUX plane 12,11
00  // 52 x18y45 INMUX plane 2,1
00  // 53 x18y45 INMUX plane 4,3
00  // 54 x18y45 INMUX plane 6,5
00  // 55 x18y45 INMUX plane 8,7
00  // 56 x18y45 INMUX plane 10,9
00  // 57 x18y45 INMUX plane 12,11
00  // 58 x18y46 INMUX plane 2,1
00  // 59 x18y46 INMUX plane 4,3
00  // 60 x18y46 INMUX plane 6,5
00  // 61 x18y46 INMUX plane 8,7
01  // 62 x18y46 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x31y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5656     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
17 // y_sel: 45
71 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 565E
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x31y45 CPE[0]
00  //  1 x31y45 CPE[1]
00  //  2 x31y45 CPE[2]
00  //  3 x31y45 CPE[3]
00  //  4 x31y45 CPE[4]
00  //  5 x31y45 CPE[5]
00  //  6 x31y45 CPE[6]
00  //  7 x31y45 CPE[7]
00  //  8 x31y45 CPE[8]
00  //  9 x31y45 CPE[9]
00  // 10 x31y46 CPE[0]
00  // 11 x31y46 CPE[1]
00  // 12 x31y46 CPE[2]
00  // 13 x31y46 CPE[3]
00  // 14 x31y46 CPE[4]
00  // 15 x31y46 CPE[5]
00  // 16 x31y46 CPE[6]
00  // 17 x31y46 CPE[7]
00  // 18 x31y46 CPE[8]
00  // 19 x31y46 CPE[9]
00  // 20 x32y45 CPE[0]
00  // 21 x32y45 CPE[1]
00  // 22 x32y45 CPE[2]
00  // 23 x32y45 CPE[3]
00  // 24 x32y45 CPE[4]
00  // 25 x32y45 CPE[5]
00  // 26 x32y45 CPE[6]
00  // 27 x32y45 CPE[7]
00  // 28 x32y45 CPE[8]
00  // 29 x32y45 CPE[9]
00  // 30 x32y46 CPE[0]
00  // 31 x32y46 CPE[1]
00  // 32 x32y46 CPE[2]
00  // 33 x32y46 CPE[3]
00  // 34 x32y46 CPE[4]
00  // 35 x32y46 CPE[5]
00  // 36 x32y46 CPE[6]
00  // 37 x32y46 CPE[7]
00  // 38 x32y46 CPE[8]
00  // 39 x32y46 CPE[9]
00  // 40 x31y45 INMUX plane 2,1
00  // 41 x31y45 INMUX plane 4,3
00  // 42 x31y45 INMUX plane 6,5
00  // 43 x31y45 INMUX plane 8,7
00  // 44 x31y45 INMUX plane 10,9
00  // 45 x31y45 INMUX plane 12,11
00  // 46 x31y46 INMUX plane 2,1
00  // 47 x31y46 INMUX plane 4,3
00  // 48 x31y46 INMUX plane 6,5
00  // 49 x31y46 INMUX plane 8,7
00  // 50 x31y46 INMUX plane 10,9
00  // 51 x31y46 INMUX plane 12,11
00  // 52 x32y45 INMUX plane 2,1
00  // 53 x32y45 INMUX plane 4,3
00  // 54 x32y45 INMUX plane 6,5
00  // 55 x32y45 INMUX plane 8,7
00  // 56 x32y45 INMUX plane 10,9
00  // 57 x32y45 INMUX plane 12,11
00  // 58 x32y46 INMUX plane 2,1
00  // 59 x32y46 INMUX plane 4,3
00  // 60 x32y46 INMUX plane 6,5
00  // 61 x32y46 INMUX plane 8,7
00  // 62 x32y46 INMUX plane 10,9
00  // 63 x32y46 INMUX plane 12,11
00  // 64 x32y46 SB_BIG plane 1
00  // 65 x32y46 SB_BIG plane 1
00  // 66 x32y46 SB_DRIVE plane 2,1
00  // 67 x32y46 SB_BIG plane 2
00  // 68 x32y46 SB_BIG plane 2
00  // 69 x32y46 SB_BIG plane 3
00  // 70 x32y46 SB_BIG plane 3
00  // 71 x32y46 SB_DRIVE plane 4,3
00  // 72 x32y46 SB_BIG plane 4
00  // 73 x32y46 SB_BIG plane 4
00  // 74 x32y46 SB_BIG plane 5
00  // 75 x32y46 SB_BIG plane 5
00  // 76 x32y46 SB_DRIVE plane 6,5
00  // 77 x32y46 SB_BIG plane 6
00  // 78 x32y46 SB_BIG plane 6
00  // 79 x32y46 SB_BIG plane 7
00  // 80 x32y46 SB_BIG plane 7
00  // 81 x32y46 SB_DRIVE plane 8,7
00  // 82 x32y46 SB_BIG plane 8
00  // 83 x32y46 SB_BIG plane 8
31  // 84 x32y46 SB_BIG plane 9
00  // 85 x32y46 SB_BIG plane 9
01  // 86 x32y46 SB_DRIVE plane 10,9
4D // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x33y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 56BB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
17 // y_sel: 45
A9 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 56C3
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x33y45 CPE[0]
00  //  1 x33y45 CPE[1]
00  //  2 x33y45 CPE[2]
00  //  3 x33y45 CPE[3]
00  //  4 x33y45 CPE[4]
00  //  5 x33y45 CPE[5]
00  //  6 x33y45 CPE[6]
00  //  7 x33y45 CPE[7]
00  //  8 x33y45 CPE[8]
00  //  9 x33y45 CPE[9]
00  // 10 x33y46 CPE[0]
00  // 11 x33y46 CPE[1]
00  // 12 x33y46 CPE[2]
00  // 13 x33y46 CPE[3]
00  // 14 x33y46 CPE[4]
00  // 15 x33y46 CPE[5]
00  // 16 x33y46 CPE[6]
00  // 17 x33y46 CPE[7]
00  // 18 x33y46 CPE[8]
00  // 19 x33y46 CPE[9]
00  // 20 x34y45 CPE[0]
00  // 21 x34y45 CPE[1]
00  // 22 x34y45 CPE[2]
00  // 23 x34y45 CPE[3]
00  // 24 x34y45 CPE[4]
00  // 25 x34y45 CPE[5]
00  // 26 x34y45 CPE[6]
00  // 27 x34y45 CPE[7]
00  // 28 x34y45 CPE[8]
00  // 29 x34y45 CPE[9]
00  // 30 x34y46 CPE[0]
00  // 31 x34y46 CPE[1]
00  // 32 x34y46 CPE[2]
00  // 33 x34y46 CPE[3]
00  // 34 x34y46 CPE[4]
00  // 35 x34y46 CPE[5]
00  // 36 x34y46 CPE[6]
00  // 37 x34y46 CPE[7]
00  // 38 x34y46 CPE[8]
00  // 39 x34y46 CPE[9]
00  // 40 x33y45 INMUX plane 2,1
00  // 41 x33y45 INMUX plane 4,3
00  // 42 x33y45 INMUX plane 6,5
00  // 43 x33y45 INMUX plane 8,7
00  // 44 x33y45 INMUX plane 10,9
00  // 45 x33y45 INMUX plane 12,11
00  // 46 x33y46 INMUX plane 2,1
00  // 47 x33y46 INMUX plane 4,3
00  // 48 x33y46 INMUX plane 6,5
00  // 49 x33y46 INMUX plane 8,7
01  // 50 x33y46 INMUX plane 10,9
00  // 51 x33y46 INMUX plane 12,11
00  // 52 x34y45 INMUX plane 2,1
00  // 53 x34y45 INMUX plane 4,3
00  // 54 x34y45 INMUX plane 6,5
00  // 55 x34y45 INMUX plane 8,7
00  // 56 x34y45 INMUX plane 10,9
00  // 57 x34y45 INMUX plane 12,11
00  // 58 x34y46 INMUX plane 2,1
00  // 59 x34y46 INMUX plane 4,3
00  // 60 x34y46 INMUX plane 6,5
00  // 61 x34y46 INMUX plane 8,7
01  // 62 x34y46 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x41y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5708     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
17 // y_sel: 45
C9 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5710
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x41y45 CPE[0]
00  //  1 x41y45 CPE[1]
00  //  2 x41y45 CPE[2]
00  //  3 x41y45 CPE[3]
00  //  4 x41y45 CPE[4]
00  //  5 x41y45 CPE[5]
00  //  6 x41y45 CPE[6]
00  //  7 x41y45 CPE[7]
00  //  8 x41y45 CPE[8]
00  //  9 x41y45 CPE[9]
00  // 10 x41y46 CPE[0]
00  // 11 x41y46 CPE[1]
00  // 12 x41y46 CPE[2]
00  // 13 x41y46 CPE[3]
00  // 14 x41y46 CPE[4]
00  // 15 x41y46 CPE[5]
00  // 16 x41y46 CPE[6]
00  // 17 x41y46 CPE[7]
00  // 18 x41y46 CPE[8]
00  // 19 x41y46 CPE[9]
00  // 20 x42y45 CPE[0]
00  // 21 x42y45 CPE[1]
00  // 22 x42y45 CPE[2]
00  // 23 x42y45 CPE[3]
00  // 24 x42y45 CPE[4]
00  // 25 x42y45 CPE[5]
00  // 26 x42y45 CPE[6]
00  // 27 x42y45 CPE[7]
00  // 28 x42y45 CPE[8]
00  // 29 x42y45 CPE[9]
00  // 30 x42y46 CPE[0]
00  // 31 x42y46 CPE[1]
00  // 32 x42y46 CPE[2]
00  // 33 x42y46 CPE[3]
00  // 34 x42y46 CPE[4]
00  // 35 x42y46 CPE[5]
00  // 36 x42y46 CPE[6]
00  // 37 x42y46 CPE[7]
00  // 38 x42y46 CPE[8]
00  // 39 x42y46 CPE[9]
00  // 40 x41y45 INMUX plane 2,1
00  // 41 x41y45 INMUX plane 4,3
00  // 42 x41y45 INMUX plane 6,5
00  // 43 x41y45 INMUX plane 8,7
00  // 44 x41y45 INMUX plane 10,9
00  // 45 x41y45 INMUX plane 12,11
00  // 46 x41y46 INMUX plane 2,1
00  // 47 x41y46 INMUX plane 4,3
00  // 48 x41y46 INMUX plane 6,5
00  // 49 x41y46 INMUX plane 8,7
00  // 50 x41y46 INMUX plane 10,9
00  // 51 x41y46 INMUX plane 12,11
00  // 52 x42y45 INMUX plane 2,1
00  // 53 x42y45 INMUX plane 4,3
00  // 54 x42y45 INMUX plane 6,5
00  // 55 x42y45 INMUX plane 8,7
00  // 56 x42y45 INMUX plane 10,9
00  // 57 x42y45 INMUX plane 12,11
00  // 58 x42y46 INMUX plane 2,1
02  // 59 x42y46 INMUX plane 4,3
7E // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x43y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5752     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
17 // y_sel: 45
A1 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 575A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y45 CPE[0]
00  //  1 x43y45 CPE[1]
00  //  2 x43y45 CPE[2]
00  //  3 x43y45 CPE[3]
00  //  4 x43y45 CPE[4]
00  //  5 x43y45 CPE[5]
00  //  6 x43y45 CPE[6]
00  //  7 x43y45 CPE[7]
00  //  8 x43y45 CPE[8]
00  //  9 x43y45 CPE[9]
00  // 10 x43y46 CPE[0]
00  // 11 x43y46 CPE[1]
00  // 12 x43y46 CPE[2]
00  // 13 x43y46 CPE[3]
00  // 14 x43y46 CPE[4]
00  // 15 x43y46 CPE[5]
00  // 16 x43y46 CPE[6]
00  // 17 x43y46 CPE[7]
00  // 18 x43y46 CPE[8]
00  // 19 x43y46 CPE[9]
00  // 20 x44y45 CPE[0]
00  // 21 x44y45 CPE[1]
00  // 22 x44y45 CPE[2]
00  // 23 x44y45 CPE[3]
00  // 24 x44y45 CPE[4]
00  // 25 x44y45 CPE[5]
00  // 26 x44y45 CPE[6]
00  // 27 x44y45 CPE[7]
00  // 28 x44y45 CPE[8]
00  // 29 x44y45 CPE[9]
00  // 30 x44y46 CPE[0]  _a317  C_////Bridge
00  // 31 x44y46 CPE[1]
00  // 32 x44y46 CPE[2]
00  // 33 x44y46 CPE[3]
00  // 34 x44y46 CPE[4]
00  // 35 x44y46 CPE[5]
00  // 36 x44y46 CPE[6]
00  // 37 x44y46 CPE[7]
00  // 38 x44y46 CPE[8]
00  // 39 x44y46 CPE[9]
00  // 40 x43y45 INMUX plane 2,1
00  // 41 x43y45 INMUX plane 4,3
00  // 42 x43y45 INMUX plane 6,5
00  // 43 x43y45 INMUX plane 8,7
00  // 44 x43y45 INMUX plane 10,9
00  // 45 x43y45 INMUX plane 12,11
00  // 46 x43y46 INMUX plane 2,1
00  // 47 x43y46 INMUX plane 4,3
00  // 48 x43y46 INMUX plane 6,5
08  // 49 x43y46 INMUX plane 8,7
00  // 50 x43y46 INMUX plane 10,9
00  // 51 x43y46 INMUX plane 12,11
04  // 52 x44y45 INMUX plane 2,1
00  // 53 x44y45 INMUX plane 4,3
10  // 54 x44y45 INMUX plane 6,5
00  // 55 x44y45 INMUX plane 8,7
00  // 56 x44y45 INMUX plane 10,9
00  // 57 x44y45 INMUX plane 12,11
06  // 58 x44y46 INMUX plane 2,1
00  // 59 x44y46 INMUX plane 4,3
05  // 60 x44y46 INMUX plane 6,5
00  // 61 x44y46 INMUX plane 8,7
00  // 62 x44y46 INMUX plane 10,9
00  // 63 x44y46 INMUX plane 12,11
00  // 64 x44y46 SB_BIG plane 1
00  // 65 x44y46 SB_BIG plane 1
00  // 66 x44y46 SB_DRIVE plane 2,1
00  // 67 x44y46 SB_BIG plane 2
00  // 68 x44y46 SB_BIG plane 2
00  // 69 x44y46 SB_BIG plane 3
06  // 70 x44y46 SB_BIG plane 3
00  // 71 x44y46 SB_DRIVE plane 4,3
48  // 72 x44y46 SB_BIG plane 4
12  // 73 x44y46 SB_BIG plane 4
00  // 74 x44y46 SB_BIG plane 5
00  // 75 x44y46 SB_BIG plane 5
00  // 76 x44y46 SB_DRIVE plane 6,5
00  // 77 x44y46 SB_BIG plane 6
00  // 78 x44y46 SB_BIG plane 6
00  // 79 x44y46 SB_BIG plane 7
00  // 80 x44y46 SB_BIG plane 7
00  // 81 x44y46 SB_DRIVE plane 8,7
48  // 82 x44y46 SB_BIG plane 8
12  // 83 x44y46 SB_BIG plane 8
29  // 84 x44y46 SB_BIG plane 9
00  // 85 x44y46 SB_BIG plane 9
00  // 86 x44y46 SB_DRIVE plane 10,9
00  // 87 x44y46 SB_BIG plane 10
00  // 88 x44y46 SB_BIG plane 10
00  // 89 x44y46 SB_BIG plane 11
00  // 90 x44y46 SB_BIG plane 11
00  // 91 x44y46 SB_DRIVE plane 12,11
00  // 92 x44y46 SB_BIG plane 12
00  // 93 x44y46 SB_BIG plane 12
00  // 94 x43y45 SB_SML plane 1
00  // 95 x43y45 SB_SML plane 2,1
00  // 96 x43y45 SB_SML plane 2
00  // 97 x43y45 SB_SML plane 3
80  // 98 x43y45 SB_SML plane 4,3
2A  // 99 x43y45 SB_SML plane 4
00  // 100 x43y45 SB_SML plane 5
00  // 101 x43y45 SB_SML plane 6,5
00  // 102 x43y45 SB_SML plane 6
00  // 103 x43y45 SB_SML plane 7
80  // 104 x43y45 SB_SML plane 8,7
28  // 105 x43y45 SB_SML plane 8
2A // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x45y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 57CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
17 // y_sel: 45
79 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 57D2
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y45 CPE[0]
00  //  1 x45y45 CPE[1]
00  //  2 x45y45 CPE[2]
00  //  3 x45y45 CPE[3]
00  //  4 x45y45 CPE[4]
00  //  5 x45y45 CPE[5]
00  //  6 x45y45 CPE[6]
00  //  7 x45y45 CPE[7]
00  //  8 x45y45 CPE[8]
00  //  9 x45y45 CPE[9]
00  // 10 x45y46 CPE[0]  _a61  C_ORAND/D///    _a315  C_////Bridge
00  // 11 x45y46 CPE[1]
00  // 12 x45y46 CPE[2]
00  // 13 x45y46 CPE[3]
00  // 14 x45y46 CPE[4]
00  // 15 x45y46 CPE[5]
00  // 16 x45y46 CPE[6]
00  // 17 x45y46 CPE[7]
00  // 18 x45y46 CPE[8]
00  // 19 x45y46 CPE[9]
00  // 20 x46y45 CPE[0]  _a78  C_///ORAND/DST
00  // 21 x46y45 CPE[1]
00  // 22 x46y45 CPE[2]
00  // 23 x46y45 CPE[3]
00  // 24 x46y45 CPE[4]
00  // 25 x46y45 CPE[5]
00  // 26 x46y45 CPE[6]
00  // 27 x46y45 CPE[7]
00  // 28 x46y45 CPE[8]
00  // 29 x46y45 CPE[9]
00  // 30 x46y46 CPE[0]  _a35  C_///AND/
00  // 31 x46y46 CPE[1]
00  // 32 x46y46 CPE[2]
00  // 33 x46y46 CPE[3]
00  // 34 x46y46 CPE[4]
00  // 35 x46y46 CPE[5]
00  // 36 x46y46 CPE[6]
00  // 37 x46y46 CPE[7]
00  // 38 x46y46 CPE[8]
00  // 39 x46y46 CPE[9]
00  // 40 x45y45 INMUX plane 2,1
10  // 41 x45y45 INMUX plane 4,3
00  // 42 x45y45 INMUX plane 6,5
00  // 43 x45y45 INMUX plane 8,7
00  // 44 x45y45 INMUX plane 10,9
00  // 45 x45y45 INMUX plane 12,11
3C  // 46 x45y46 INMUX plane 2,1
06  // 47 x45y46 INMUX plane 4,3
25  // 48 x45y46 INMUX plane 6,5
02  // 49 x45y46 INMUX plane 8,7
08  // 50 x45y46 INMUX plane 10,9
05  // 51 x45y46 INMUX plane 12,11
2E  // 52 x46y45 INMUX plane 2,1
36  // 53 x46y45 INMUX plane 4,3
0D  // 54 x46y45 INMUX plane 6,5
2B  // 55 x46y45 INMUX plane 8,7
01  // 56 x46y45 INMUX plane 10,9
05  // 57 x46y45 INMUX plane 12,11
33  // 58 x46y46 INMUX plane 2,1
25  // 59 x46y46 INMUX plane 4,3
28  // 60 x46y46 INMUX plane 6,5
00  // 61 x46y46 INMUX plane 8,7
03  // 62 x46y46 INMUX plane 10,9
00  // 63 x46y46 INMUX plane 12,11
00  // 64 x45y45 SB_BIG plane 1
00  // 65 x45y45 SB_BIG plane 1
00  // 66 x45y45 SB_DRIVE plane 2,1
41  // 67 x45y45 SB_BIG plane 2
02  // 68 x45y45 SB_BIG plane 2
48  // 69 x45y45 SB_BIG plane 3
12  // 70 x45y45 SB_BIG plane 3
00  // 71 x45y45 SB_DRIVE plane 4,3
48  // 72 x45y45 SB_BIG plane 4
12  // 73 x45y45 SB_BIG plane 4
00  // 74 x45y45 SB_BIG plane 5
00  // 75 x45y45 SB_BIG plane 5
00  // 76 x45y45 SB_DRIVE plane 6,5
41  // 77 x45y45 SB_BIG plane 6
14  // 78 x45y45 SB_BIG plane 6
8B  // 79 x45y45 SB_BIG plane 7
44  // 80 x45y45 SB_BIG plane 7
00  // 81 x45y45 SB_DRIVE plane 8,7
48  // 82 x45y45 SB_BIG plane 8
12  // 83 x45y45 SB_BIG plane 8
00  // 84 x45y45 SB_BIG plane 9
00  // 85 x45y45 SB_BIG plane 9
00  // 86 x45y45 SB_DRIVE plane 10,9
80  // 87 x45y45 SB_BIG plane 10
00  // 88 x45y45 SB_BIG plane 10
00  // 89 x45y45 SB_BIG plane 11
00  // 90 x45y45 SB_BIG plane 11
00  // 91 x45y45 SB_DRIVE plane 12,11
03  // 92 x45y45 SB_BIG plane 12
30  // 93 x45y45 SB_BIG plane 12
00  // 94 x46y46 SB_SML plane 1
80  // 95 x46y46 SB_SML plane 2,1
2A  // 96 x46y46 SB_SML plane 2
A8  // 97 x46y46 SB_SML plane 3
82  // 98 x46y46 SB_SML plane 4,3
28  // 99 x46y46 SB_SML plane 4
00  // 100 x46y46 SB_SML plane 5
80  // 101 x46y46 SB_SML plane 6,5
2A  // 102 x46y46 SB_SML plane 6
00  // 103 x46y46 SB_SML plane 7
20  // 104 x46y46 SB_SML plane 8,7
35  // 105 x46y46 SB_SML plane 8
49  // 106 x46y46 SB_SML plane 9
00  // 107 x46y46 SB_SML plane 10,9
00  // 108 x46y46 SB_SML plane 10
00  // 109 x46y46 SB_SML plane 11
E0  // 110 x46y46 SB_SML plane 12,11
91 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x47y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5847     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
17 // y_sel: 45
B1 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 584F
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x47y45 CPE[0]
00  //  1 x47y45 CPE[1]
00  //  2 x47y45 CPE[2]
00  //  3 x47y45 CPE[3]
00  //  4 x47y45 CPE[4]
00  //  5 x47y45 CPE[5]
00  //  6 x47y45 CPE[6]
00  //  7 x47y45 CPE[7]
00  //  8 x47y45 CPE[8]
00  //  9 x47y45 CPE[9]
00  // 10 x47y46 CPE[0]  _a148  C_/C_0_1///    _a318  C_////Bridge
00  // 11 x47y46 CPE[1]
00  // 12 x47y46 CPE[2]
00  // 13 x47y46 CPE[3]
00  // 14 x47y46 CPE[4]
00  // 15 x47y46 CPE[5]
00  // 16 x47y46 CPE[6]
00  // 17 x47y46 CPE[7]
00  // 18 x47y46 CPE[8]
00  // 19 x47y46 CPE[9]
00  // 20 x48y45 CPE[0]  _a141  C_/C_0_1///    
00  // 21 x48y45 CPE[1]
00  // 22 x48y45 CPE[2]
00  // 23 x48y45 CPE[3]
00  // 24 x48y45 CPE[4]
00  // 25 x48y45 CPE[5]
00  // 26 x48y45 CPE[6]
00  // 27 x48y45 CPE[7]
00  // 28 x48y45 CPE[8]
00  // 29 x48y45 CPE[9]
00  // 30 x48y46 CPE[0]  net1 = net2: _a124  C_ADDF2/D//ADDF2/D
00  // 31 x48y46 CPE[1]
00  // 32 x48y46 CPE[2]
00  // 33 x48y46 CPE[3]
00  // 34 x48y46 CPE[4]
00  // 35 x48y46 CPE[5]
00  // 36 x48y46 CPE[6]
00  // 37 x48y46 CPE[7]
00  // 38 x48y46 CPE[8]
00  // 39 x48y46 CPE[9]
08  // 40 x47y45 INMUX plane 2,1
00  // 41 x47y45 INMUX plane 4,3
11  // 42 x47y45 INMUX plane 6,5
22  // 43 x47y45 INMUX plane 8,7
00  // 44 x47y45 INMUX plane 10,9
00  // 45 x47y45 INMUX plane 12,11
2F  // 46 x47y46 INMUX plane 2,1
00  // 47 x47y46 INMUX plane 4,3
03  // 48 x47y46 INMUX plane 6,5
09  // 49 x47y46 INMUX plane 8,7
02  // 50 x47y46 INMUX plane 10,9
0D  // 51 x47y46 INMUX plane 12,11
00  // 52 x48y45 INMUX plane 2,1
18  // 53 x48y45 INMUX plane 4,3
08  // 54 x48y45 INMUX plane 6,5
00  // 55 x48y45 INMUX plane 8,7
00  // 56 x48y45 INMUX plane 10,9
C8  // 57 x48y45 INMUX plane 12,11
00  // 58 x48y46 INMUX plane 2,1
38  // 59 x48y46 INMUX plane 4,3
10  // 60 x48y46 INMUX plane 6,5
21  // 61 x48y46 INMUX plane 8,7
00  // 62 x48y46 INMUX plane 10,9
2D  // 63 x48y46 INMUX plane 12,11
00  // 64 x48y46 SB_BIG plane 1
00  // 65 x48y46 SB_BIG plane 1
00  // 66 x48y46 SB_DRIVE plane 2,1
48  // 67 x48y46 SB_BIG plane 2
12  // 68 x48y46 SB_BIG plane 2
48  // 69 x48y46 SB_BIG plane 3
14  // 70 x48y46 SB_BIG plane 3
00  // 71 x48y46 SB_DRIVE plane 4,3
C8  // 72 x48y46 SB_BIG plane 4
32  // 73 x48y46 SB_BIG plane 4
00  // 74 x48y46 SB_BIG plane 5
00  // 75 x48y46 SB_BIG plane 5
00  // 76 x48y46 SB_DRIVE plane 6,5
48  // 77 x48y46 SB_BIG plane 6
12  // 78 x48y46 SB_BIG plane 6
48  // 79 x48y46 SB_BIG plane 7
12  // 80 x48y46 SB_BIG plane 7
00  // 81 x48y46 SB_DRIVE plane 8,7
53  // 82 x48y46 SB_BIG plane 8
20  // 83 x48y46 SB_BIG plane 8
70  // 84 x48y46 SB_BIG plane 9
04  // 85 x48y46 SB_BIG plane 9
00  // 86 x48y46 SB_DRIVE plane 10,9
00  // 87 x48y46 SB_BIG plane 10
00  // 88 x48y46 SB_BIG plane 10
00  // 89 x48y46 SB_BIG plane 11
00  // 90 x48y46 SB_BIG plane 11
00  // 91 x48y46 SB_DRIVE plane 12,11
00  // 92 x48y46 SB_BIG plane 12
00  // 93 x48y46 SB_BIG plane 12
00  // 94 x47y45 SB_SML plane 1
10  // 95 x47y45 SB_SML plane 2,1
2B  // 96 x47y45 SB_SML plane 2
A8  // 97 x47y45 SB_SML plane 3
82  // 98 x47y45 SB_SML plane 4,3
3A  // 99 x47y45 SB_SML plane 4
00  // 100 x47y45 SB_SML plane 5
00  // 101 x47y45 SB_SML plane 6,5
63  // 102 x47y45 SB_SML plane 6
B1  // 103 x47y45 SB_SML plane 7
82  // 104 x47y45 SB_SML plane 8,7
2C  // 105 x47y45 SB_SML plane 8
00  // 106 x47y45 SB_SML plane 9
00  // 107 x47y45 SB_SML plane 10,9
00  // 108 x47y45 SB_SML plane 10
00  // 109 x47y45 SB_SML plane 11
10  // 110 x47y45 SB_SML plane 12,11
76 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x49y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
17 // y_sel: 45
69 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y45 CPE[0]  _a63  C_///AND/
00  //  1 x49y45 CPE[1]
00  //  2 x49y45 CPE[2]
00  //  3 x49y45 CPE[3]
00  //  4 x49y45 CPE[4]
00  //  5 x49y45 CPE[5]
00  //  6 x49y45 CPE[6]
00  //  7 x49y45 CPE[7]
00  //  8 x49y45 CPE[8]
00  //  9 x49y45 CPE[9]
00  // 10 x49y46 CPE[0]  _a242  C_AND/D///    _a20  C_///AND/
00  // 11 x49y46 CPE[1]
00  // 12 x49y46 CPE[2]
00  // 13 x49y46 CPE[3]
00  // 14 x49y46 CPE[4]
00  // 15 x49y46 CPE[5]
00  // 16 x49y46 CPE[6]
00  // 17 x49y46 CPE[7]
00  // 18 x49y46 CPE[8]
00  // 19 x49y46 CPE[9]
00  // 20 x50y45 CPE[0]  _a91  C_MX4b////    
00  // 21 x50y45 CPE[1]
00  // 22 x50y45 CPE[2]
00  // 23 x50y45 CPE[3]
00  // 24 x50y45 CPE[4]
00  // 25 x50y45 CPE[5]
00  // 26 x50y45 CPE[6]
00  // 27 x50y45 CPE[7]
00  // 28 x50y45 CPE[8]
00  // 29 x50y45 CPE[9]
00  // 30 x50y46 CPE[0]  _a30  C_MX2b////    
00  // 31 x50y46 CPE[1]
00  // 32 x50y46 CPE[2]
00  // 33 x50y46 CPE[3]
00  // 34 x50y46 CPE[4]
00  // 35 x50y46 CPE[5]
00  // 36 x50y46 CPE[6]
00  // 37 x50y46 CPE[7]
00  // 38 x50y46 CPE[8]
00  // 39 x50y46 CPE[9]
3A  // 40 x49y45 INMUX plane 2,1
18  // 41 x49y45 INMUX plane 4,3
08  // 42 x49y45 INMUX plane 6,5
01  // 43 x49y45 INMUX plane 8,7
08  // 44 x49y45 INMUX plane 10,9
08  // 45 x49y45 INMUX plane 12,11
03  // 46 x49y46 INMUX plane 2,1
25  // 47 x49y46 INMUX plane 4,3
10  // 48 x49y46 INMUX plane 6,5
04  // 49 x49y46 INMUX plane 8,7
00  // 50 x49y46 INMUX plane 10,9
15  // 51 x49y46 INMUX plane 12,11
3D  // 52 x50y45 INMUX plane 2,1
38  // 53 x50y45 INMUX plane 4,3
A3  // 54 x50y45 INMUX plane 6,5
07  // 55 x50y45 INMUX plane 8,7
A0  // 56 x50y45 INMUX plane 10,9
2C  // 57 x50y45 INMUX plane 12,11
28  // 58 x50y46 INMUX plane 2,1
00  // 59 x50y46 INMUX plane 4,3
A5  // 60 x50y46 INMUX plane 6,5
43  // 61 x50y46 INMUX plane 8,7
81  // 62 x50y46 INMUX plane 10,9
C0  // 63 x50y46 INMUX plane 12,11
56  // 64 x49y45 SB_BIG plane 1
36  // 65 x49y45 SB_BIG plane 1
00  // 66 x49y45 SB_DRIVE plane 2,1
98  // 67 x49y45 SB_BIG plane 2
16  // 68 x49y45 SB_BIG plane 2
48  // 69 x49y45 SB_BIG plane 3
12  // 70 x49y45 SB_BIG plane 3
00  // 71 x49y45 SB_DRIVE plane 4,3
52  // 72 x49y45 SB_BIG plane 4
26  // 73 x49y45 SB_BIG plane 4
48  // 74 x49y45 SB_BIG plane 5
22  // 75 x49y45 SB_BIG plane 5
00  // 76 x49y45 SB_DRIVE plane 6,5
48  // 77 x49y45 SB_BIG plane 6
12  // 78 x49y45 SB_BIG plane 6
64  // 79 x49y45 SB_BIG plane 7
24  // 80 x49y45 SB_BIG plane 7
00  // 81 x49y45 SB_DRIVE plane 8,7
48  // 82 x49y45 SB_BIG plane 8
32  // 83 x49y45 SB_BIG plane 8
48  // 84 x49y45 SB_BIG plane 9
12  // 85 x49y45 SB_BIG plane 9
00  // 86 x49y45 SB_DRIVE plane 10,9
48  // 87 x49y45 SB_BIG plane 10
12  // 88 x49y45 SB_BIG plane 10
48  // 89 x49y45 SB_BIG plane 11
12  // 90 x49y45 SB_BIG plane 11
00  // 91 x49y45 SB_DRIVE plane 12,11
50  // 92 x49y45 SB_BIG plane 12
24  // 93 x49y45 SB_BIG plane 12
A8  // 94 x50y46 SB_SML plane 1
22  // 95 x50y46 SB_SML plane 2,1
28  // 96 x50y46 SB_SML plane 2
28  // 97 x50y46 SB_SML plane 3
82  // 98 x50y46 SB_SML plane 4,3
2A  // 99 x50y46 SB_SML plane 4
A8  // 100 x50y46 SB_SML plane 5
80  // 101 x50y46 SB_SML plane 6,5
22  // 102 x50y46 SB_SML plane 6
58  // 103 x50y46 SB_SML plane 7
83  // 104 x50y46 SB_SML plane 8,7
2A  // 105 x50y46 SB_SML plane 8
D4  // 106 x50y46 SB_SML plane 9
14  // 107 x50y46 SB_SML plane 10,9
2A  // 108 x50y46 SB_SML plane 10
A8  // 109 x50y46 SB_SML plane 11
B2  // 110 x50y46 SB_SML plane 12,11
39  // 111 x50y46 SB_SML plane 12
7B // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x51y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5942     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
17 // y_sel: 45
01 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 594A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y45 CPE[0]  _a310  C_////Bridge
00  //  1 x51y45 CPE[1]
00  //  2 x51y45 CPE[2]
00  //  3 x51y45 CPE[3]
00  //  4 x51y45 CPE[4]
00  //  5 x51y45 CPE[5]
00  //  6 x51y45 CPE[6]
00  //  7 x51y45 CPE[7]
00  //  8 x51y45 CPE[8]
00  //  9 x51y45 CPE[9]
00  // 10 x51y46 CPE[0]  net1 = net2: _a176  C_AND/D//AND/D
00  // 11 x51y46 CPE[1]
00  // 12 x51y46 CPE[2]
00  // 13 x51y46 CPE[3]
00  // 14 x51y46 CPE[4]
00  // 15 x51y46 CPE[5]
00  // 16 x51y46 CPE[6]
00  // 17 x51y46 CPE[7]
00  // 18 x51y46 CPE[8]
00  // 19 x51y46 CPE[9]
00  // 20 x52y45 CPE[0]  net1 = net2: _a110  C_ADDF2///ADDF2/
00  // 21 x52y45 CPE[1]
00  // 22 x52y45 CPE[2]
00  // 23 x52y45 CPE[3]
00  // 24 x52y45 CPE[4]
00  // 25 x52y45 CPE[5]
00  // 26 x52y45 CPE[6]
00  // 27 x52y45 CPE[7]
00  // 28 x52y45 CPE[8]
00  // 29 x52y45 CPE[9]
00  // 30 x52y46 CPE[0]  _a112  C_ADDF////    _a329  C_////Bridge
00  // 31 x52y46 CPE[1]
00  // 32 x52y46 CPE[2]
00  // 33 x52y46 CPE[3]
00  // 34 x52y46 CPE[4]
00  // 35 x52y46 CPE[5]
00  // 36 x52y46 CPE[6]
00  // 37 x52y46 CPE[7]
00  // 38 x52y46 CPE[8]
00  // 39 x52y46 CPE[9]
30  // 40 x51y45 INMUX plane 2,1
00  // 41 x51y45 INMUX plane 4,3
10  // 42 x51y45 INMUX plane 6,5
00  // 43 x51y45 INMUX plane 8,7
00  // 44 x51y45 INMUX plane 10,9
08  // 45 x51y45 INMUX plane 12,11
12  // 46 x51y46 INMUX plane 2,1
02  // 47 x51y46 INMUX plane 4,3
00  // 48 x51y46 INMUX plane 6,5
05  // 49 x51y46 INMUX plane 8,7
28  // 50 x51y46 INMUX plane 10,9
05  // 51 x51y46 INMUX plane 12,11
38  // 52 x52y45 INMUX plane 2,1
01  // 53 x52y45 INMUX plane 4,3
18  // 54 x52y45 INMUX plane 6,5
61  // 55 x52y45 INMUX plane 8,7
20  // 56 x52y45 INMUX plane 10,9
00  // 57 x52y45 INMUX plane 12,11
08  // 58 x52y46 INMUX plane 2,1
00  // 59 x52y46 INMUX plane 4,3
18  // 60 x52y46 INMUX plane 6,5
07  // 61 x52y46 INMUX plane 8,7
09  // 62 x52y46 INMUX plane 10,9
0A  // 63 x52y46 INMUX plane 12,11
D1  // 64 x52y46 SB_BIG plane 1
32  // 65 x52y46 SB_BIG plane 1
00  // 66 x52y46 SB_DRIVE plane 2,1
56  // 67 x52y46 SB_BIG plane 2
24  // 68 x52y46 SB_BIG plane 2
93  // 69 x52y46 SB_BIG plane 3
32  // 70 x52y46 SB_BIG plane 3
00  // 71 x52y46 SB_DRIVE plane 4,3
08  // 72 x52y46 SB_BIG plane 4
12  // 73 x52y46 SB_BIG plane 4
48  // 74 x52y46 SB_BIG plane 5
12  // 75 x52y46 SB_BIG plane 5
00  // 76 x52y46 SB_DRIVE plane 6,5
56  // 77 x52y46 SB_BIG plane 6
34  // 78 x52y46 SB_BIG plane 6
48  // 79 x52y46 SB_BIG plane 7
02  // 80 x52y46 SB_BIG plane 7
00  // 81 x52y46 SB_DRIVE plane 8,7
41  // 82 x52y46 SB_BIG plane 8
12  // 83 x52y46 SB_BIG plane 8
48  // 84 x52y46 SB_BIG plane 9
12  // 85 x52y46 SB_BIG plane 9
00  // 86 x52y46 SB_DRIVE plane 10,9
50  // 87 x52y46 SB_BIG plane 10
24  // 88 x52y46 SB_BIG plane 10
48  // 89 x52y46 SB_BIG plane 11
12  // 90 x52y46 SB_BIG plane 11
00  // 91 x52y46 SB_DRIVE plane 12,11
48  // 92 x52y46 SB_BIG plane 12
12  // 93 x52y46 SB_BIG plane 12
28  // 94 x51y45 SB_SML plane 1
06  // 95 x51y45 SB_SML plane 2,1
74  // 96 x51y45 SB_SML plane 2
4B  // 97 x51y45 SB_SML plane 3
87  // 98 x51y45 SB_SML plane 4,3
32  // 99 x51y45 SB_SML plane 4
A8  // 100 x51y45 SB_SML plane 5
02  // 101 x51y45 SB_SML plane 6,5
5C  // 102 x51y45 SB_SML plane 6
A1  // 103 x51y45 SB_SML plane 7
86  // 104 x51y45 SB_SML plane 8,7
2A  // 105 x51y45 SB_SML plane 8
A8  // 106 x51y45 SB_SML plane 9
82  // 107 x51y45 SB_SML plane 10,9
28  // 108 x51y45 SB_SML plane 10
A8  // 109 x51y45 SB_SML plane 11
82  // 110 x51y45 SB_SML plane 12,11
2A  // 111 x51y45 SB_SML plane 12
26 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x53y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
17 // y_sel: 45
D9 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59C8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x53y45 CPE[0]
00  //  1 x53y45 CPE[1]
00  //  2 x53y45 CPE[2]
00  //  3 x53y45 CPE[3]
00  //  4 x53y45 CPE[4]
00  //  5 x53y45 CPE[5]
00  //  6 x53y45 CPE[6]
00  //  7 x53y45 CPE[7]
00  //  8 x53y45 CPE[8]
00  //  9 x53y45 CPE[9]
00  // 10 x53y46 CPE[0]
00  // 11 x53y46 CPE[1]
00  // 12 x53y46 CPE[2]
00  // 13 x53y46 CPE[3]
00  // 14 x53y46 CPE[4]
00  // 15 x53y46 CPE[5]
00  // 16 x53y46 CPE[6]
00  // 17 x53y46 CPE[7]
00  // 18 x53y46 CPE[8]
00  // 19 x53y46 CPE[9]
00  // 20 x54y45 CPE[0]
00  // 21 x54y45 CPE[1]
00  // 22 x54y45 CPE[2]
00  // 23 x54y45 CPE[3]
00  // 24 x54y45 CPE[4]
00  // 25 x54y45 CPE[5]
00  // 26 x54y45 CPE[6]
00  // 27 x54y45 CPE[7]
00  // 28 x54y45 CPE[8]
00  // 29 x54y45 CPE[9]
00  // 30 x54y46 CPE[0]  _a16  C_ORAND/D///    _a331  C_////Bridge
00  // 31 x54y46 CPE[1]
00  // 32 x54y46 CPE[2]
00  // 33 x54y46 CPE[3]
00  // 34 x54y46 CPE[4]
00  // 35 x54y46 CPE[5]
00  // 36 x54y46 CPE[6]
00  // 37 x54y46 CPE[7]
00  // 38 x54y46 CPE[8]
00  // 39 x54y46 CPE[9]
10  // 40 x53y45 INMUX plane 2,1
00  // 41 x53y45 INMUX plane 4,3
08  // 42 x53y45 INMUX plane 6,5
01  // 43 x53y45 INMUX plane 8,7
00  // 44 x53y45 INMUX plane 10,9
00  // 45 x53y45 INMUX plane 12,11
08  // 46 x53y46 INMUX plane 2,1
00  // 47 x53y46 INMUX plane 4,3
20  // 48 x53y46 INMUX plane 6,5
08  // 49 x53y46 INMUX plane 8,7
08  // 50 x53y46 INMUX plane 10,9
00  // 51 x53y46 INMUX plane 12,11
00  // 52 x54y45 INMUX plane 2,1
08  // 53 x54y45 INMUX plane 4,3
00  // 54 x54y45 INMUX plane 6,5
29  // 55 x54y45 INMUX plane 8,7
00  // 56 x54y45 INMUX plane 10,9
00  // 57 x54y45 INMUX plane 12,11
06  // 58 x54y46 INMUX plane 2,1
2C  // 59 x54y46 INMUX plane 4,3
03  // 60 x54y46 INMUX plane 6,5
0B  // 61 x54y46 INMUX plane 8,7
09  // 62 x54y46 INMUX plane 10,9
C5  // 63 x54y46 INMUX plane 12,11
00  // 64 x53y45 SB_BIG plane 1
00  // 65 x53y45 SB_BIG plane 1
00  // 66 x53y45 SB_DRIVE plane 2,1
00  // 67 x53y45 SB_BIG plane 2
00  // 68 x53y45 SB_BIG plane 2
00  // 69 x53y45 SB_BIG plane 3
00  // 70 x53y45 SB_BIG plane 3
00  // 71 x53y45 SB_DRIVE plane 4,3
41  // 72 x53y45 SB_BIG plane 4
10  // 73 x53y45 SB_BIG plane 4
00  // 74 x53y45 SB_BIG plane 5
00  // 75 x53y45 SB_BIG plane 5
80  // 76 x53y45 SB_DRIVE plane 6,5
C1  // 77 x53y45 SB_BIG plane 6
02  // 78 x53y45 SB_BIG plane 6
11  // 79 x53y45 SB_BIG plane 7
00  // 80 x53y45 SB_BIG plane 7
00  // 81 x53y45 SB_DRIVE plane 8,7
08  // 82 x53y45 SB_BIG plane 8
12  // 83 x53y45 SB_BIG plane 8
00  // 84 x53y45 SB_BIG plane 9
00  // 85 x53y45 SB_BIG plane 9
00  // 86 x53y45 SB_DRIVE plane 10,9
00  // 87 x53y45 SB_BIG plane 10
00  // 88 x53y45 SB_BIG plane 10
00  // 89 x53y45 SB_BIG plane 11
00  // 90 x53y45 SB_BIG plane 11
00  // 91 x53y45 SB_DRIVE plane 12,11
00  // 92 x53y45 SB_BIG plane 12
00  // 93 x53y45 SB_BIG plane 12
00  // 94 x54y46 SB_SML plane 1
00  // 95 x54y46 SB_SML plane 2,1
00  // 96 x54y46 SB_SML plane 2
00  // 97 x54y46 SB_SML plane 3
80  // 98 x54y46 SB_SML plane 4,3
2A  // 99 x54y46 SB_SML plane 4
00  // 100 x54y46 SB_SML plane 5
00  // 101 x54y46 SB_SML plane 6,5
00  // 102 x54y46 SB_SML plane 6
00  // 103 x54y46 SB_SML plane 7
10  // 104 x54y46 SB_SML plane 8,7
2B  // 105 x54y46 SB_SML plane 8
00  // 106 x54y46 SB_SML plane 9
00  // 107 x54y46 SB_SML plane 10,9
00  // 108 x54y46 SB_SML plane 10
83  // 109 x54y46 SB_SML plane 11
16  // 110 x54y46 SB_SML plane 12,11
10  // 111 x54y46 SB_SML plane 12
87 // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x55y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
17 // y_sel: 45
D1 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A46
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x55y45 CPE[0]
00  //  1 x55y45 CPE[1]
00  //  2 x55y45 CPE[2]
00  //  3 x55y45 CPE[3]
00  //  4 x55y45 CPE[4]
00  //  5 x55y45 CPE[5]
00  //  6 x55y45 CPE[6]
00  //  7 x55y45 CPE[7]
00  //  8 x55y45 CPE[8]
00  //  9 x55y45 CPE[9]
00  // 10 x55y46 CPE[0]
00  // 11 x55y46 CPE[1]
00  // 12 x55y46 CPE[2]
00  // 13 x55y46 CPE[3]
00  // 14 x55y46 CPE[4]
00  // 15 x55y46 CPE[5]
00  // 16 x55y46 CPE[6]
00  // 17 x55y46 CPE[7]
00  // 18 x55y46 CPE[8]
00  // 19 x55y46 CPE[9]
00  // 20 x56y45 CPE[0]
00  // 21 x56y45 CPE[1]
00  // 22 x56y45 CPE[2]
00  // 23 x56y45 CPE[3]
00  // 24 x56y45 CPE[4]
00  // 25 x56y45 CPE[5]
00  // 26 x56y45 CPE[6]
00  // 27 x56y45 CPE[7]
00  // 28 x56y45 CPE[8]
00  // 29 x56y45 CPE[9]
00  // 30 x56y46 CPE[0]  _a18  C_AND////    
00  // 31 x56y46 CPE[1]
00  // 32 x56y46 CPE[2]
00  // 33 x56y46 CPE[3]
00  // 34 x56y46 CPE[4]
00  // 35 x56y46 CPE[5]
00  // 36 x56y46 CPE[6]
00  // 37 x56y46 CPE[7]
00  // 38 x56y46 CPE[8]
00  // 39 x56y46 CPE[9]
00  // 40 x55y45 INMUX plane 2,1
00  // 41 x55y45 INMUX plane 4,3
00  // 42 x55y45 INMUX plane 6,5
00  // 43 x55y45 INMUX plane 8,7
20  // 44 x55y45 INMUX plane 10,9
00  // 45 x55y45 INMUX plane 12,11
00  // 46 x55y46 INMUX plane 2,1
00  // 47 x55y46 INMUX plane 4,3
00  // 48 x55y46 INMUX plane 6,5
00  // 49 x55y46 INMUX plane 8,7
00  // 50 x55y46 INMUX plane 10,9
08  // 51 x55y46 INMUX plane 12,11
00  // 52 x56y45 INMUX plane 2,1
00  // 53 x56y45 INMUX plane 4,3
00  // 54 x56y45 INMUX plane 6,5
00  // 55 x56y45 INMUX plane 8,7
00  // 56 x56y45 INMUX plane 10,9
00  // 57 x56y45 INMUX plane 12,11
2D  // 58 x56y46 INMUX plane 2,1
20  // 59 x56y46 INMUX plane 4,3
3D  // 60 x56y46 INMUX plane 6,5
3D  // 61 x56y46 INMUX plane 8,7
20  // 62 x56y46 INMUX plane 10,9
E8  // 63 x56y46 INMUX plane 12,11
00  // 64 x56y46 SB_BIG plane 1
00  // 65 x56y46 SB_BIG plane 1
00  // 66 x56y46 SB_DRIVE plane 2,1
00  // 67 x56y46 SB_BIG plane 2
00  // 68 x56y46 SB_BIG plane 2
00  // 69 x56y46 SB_BIG plane 3
00  // 70 x56y46 SB_BIG plane 3
00  // 71 x56y46 SB_DRIVE plane 4,3
48  // 72 x56y46 SB_BIG plane 4
12  // 73 x56y46 SB_BIG plane 4
00  // 74 x56y46 SB_BIG plane 5
00  // 75 x56y46 SB_BIG plane 5
00  // 76 x56y46 SB_DRIVE plane 6,5
00  // 77 x56y46 SB_BIG plane 6
00  // 78 x56y46 SB_BIG plane 6
00  // 79 x56y46 SB_BIG plane 7
00  // 80 x56y46 SB_BIG plane 7
00  // 81 x56y46 SB_DRIVE plane 8,7
48  // 82 x56y46 SB_BIG plane 8
12  // 83 x56y46 SB_BIG plane 8
00  // 84 x56y46 SB_BIG plane 9
00  // 85 x56y46 SB_BIG plane 9
00  // 86 x56y46 SB_DRIVE plane 10,9
00  // 87 x56y46 SB_BIG plane 10
00  // 88 x56y46 SB_BIG plane 10
00  // 89 x56y46 SB_BIG plane 11
00  // 90 x56y46 SB_BIG plane 11
00  // 91 x56y46 SB_DRIVE plane 12,11
50  // 92 x56y46 SB_BIG plane 12
00  // 93 x56y46 SB_BIG plane 12
00  // 94 x55y45 SB_SML plane 1
00  // 95 x55y45 SB_SML plane 2,1
00  // 96 x55y45 SB_SML plane 2
00  // 97 x55y45 SB_SML plane 3
80  // 98 x55y45 SB_SML plane 4,3
28  // 99 x55y45 SB_SML plane 4
00  // 100 x55y45 SB_SML plane 5
00  // 101 x55y45 SB_SML plane 6,5
00  // 102 x55y45 SB_SML plane 6
00  // 103 x55y45 SB_SML plane 7
80  // 104 x55y45 SB_SML plane 8,7
2A  // 105 x55y45 SB_SML plane 8
8A // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x57y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5AB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
17 // y_sel: 45
09 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5ABE
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x57y45 CPE[0]
00  //  1 x57y45 CPE[1]
00  //  2 x57y45 CPE[2]
00  //  3 x57y45 CPE[3]
00  //  4 x57y45 CPE[4]
00  //  5 x57y45 CPE[5]
00  //  6 x57y45 CPE[6]
00  //  7 x57y45 CPE[7]
00  //  8 x57y45 CPE[8]
00  //  9 x57y45 CPE[9]
00  // 10 x57y46 CPE[0]
00  // 11 x57y46 CPE[1]
00  // 12 x57y46 CPE[2]
00  // 13 x57y46 CPE[3]
00  // 14 x57y46 CPE[4]
00  // 15 x57y46 CPE[5]
00  // 16 x57y46 CPE[6]
00  // 17 x57y46 CPE[7]
00  // 18 x57y46 CPE[8]
00  // 19 x57y46 CPE[9]
00  // 20 x58y45 CPE[0]
00  // 21 x58y45 CPE[1]
00  // 22 x58y45 CPE[2]
00  // 23 x58y45 CPE[3]
00  // 24 x58y45 CPE[4]
00  // 25 x58y45 CPE[5]
00  // 26 x58y45 CPE[6]
00  // 27 x58y45 CPE[7]
00  // 28 x58y45 CPE[8]
00  // 29 x58y45 CPE[9]
00  // 30 x58y46 CPE[0]
00  // 31 x58y46 CPE[1]
00  // 32 x58y46 CPE[2]
00  // 33 x58y46 CPE[3]
00  // 34 x58y46 CPE[4]
00  // 35 x58y46 CPE[5]
00  // 36 x58y46 CPE[6]
00  // 37 x58y46 CPE[7]
00  // 38 x58y46 CPE[8]
00  // 39 x58y46 CPE[9]
00  // 40 x57y45 INMUX plane 2,1
00  // 41 x57y45 INMUX plane 4,3
00  // 42 x57y45 INMUX plane 6,5
00  // 43 x57y45 INMUX plane 8,7
00  // 44 x57y45 INMUX plane 10,9
00  // 45 x57y45 INMUX plane 12,11
00  // 46 x57y46 INMUX plane 2,1
00  // 47 x57y46 INMUX plane 4,3
00  // 48 x57y46 INMUX plane 6,5
00  // 49 x57y46 INMUX plane 8,7
00  // 50 x57y46 INMUX plane 10,9
08  // 51 x57y46 INMUX plane 12,11
00  // 52 x58y45 INMUX plane 2,1
00  // 53 x58y45 INMUX plane 4,3
00  // 54 x58y45 INMUX plane 6,5
00  // 55 x58y45 INMUX plane 8,7
00  // 56 x58y45 INMUX plane 10,9
00  // 57 x58y45 INMUX plane 12,11
00  // 58 x58y46 INMUX plane 2,1
00  // 59 x58y46 INMUX plane 4,3
00  // 60 x58y46 INMUX plane 6,5
00  // 61 x58y46 INMUX plane 8,7
00  // 62 x58y46 INMUX plane 10,9
08  // 63 x58y46 INMUX plane 12,11
74 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
00  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
12  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
12  // 75 x-1y47 SB_BIG plane 5
00  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
12  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
48  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
00  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
8B  // 89 x-1y47 SB_BIG plane 11
64  // 90 x-1y47 SB_BIG plane 11
01  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
70 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
18 // y_sel: 47
CF // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C08
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x1y47 CPE[0]
00  //  1 x1y47 CPE[1]
00  //  2 x1y47 CPE[2]
00  //  3 x1y47 CPE[3]
00  //  4 x1y47 CPE[4]
00  //  5 x1y47 CPE[5]
00  //  6 x1y47 CPE[6]
00  //  7 x1y47 CPE[7]
00  //  8 x1y47 CPE[8]
00  //  9 x1y47 CPE[9]
00  // 10 x1y48 CPE[0]
00  // 11 x1y48 CPE[1]
00  // 12 x1y48 CPE[2]
00  // 13 x1y48 CPE[3]
00  // 14 x1y48 CPE[4]
00  // 15 x1y48 CPE[5]
00  // 16 x1y48 CPE[6]
00  // 17 x1y48 CPE[7]
00  // 18 x1y48 CPE[8]
00  // 19 x1y48 CPE[9]
00  // 20 x2y47 CPE[0]
00  // 21 x2y47 CPE[1]
00  // 22 x2y47 CPE[2]
00  // 23 x2y47 CPE[3]
00  // 24 x2y47 CPE[4]
00  // 25 x2y47 CPE[5]
00  // 26 x2y47 CPE[6]
00  // 27 x2y47 CPE[7]
00  // 28 x2y47 CPE[8]
00  // 29 x2y47 CPE[9]
00  // 30 x2y48 CPE[0]
00  // 31 x2y48 CPE[1]
00  // 32 x2y48 CPE[2]
00  // 33 x2y48 CPE[3]
00  // 34 x2y48 CPE[4]
00  // 35 x2y48 CPE[5]
00  // 36 x2y48 CPE[6]
00  // 37 x2y48 CPE[7]
00  // 38 x2y48 CPE[8]
00  // 39 x2y48 CPE[9]
00  // 40 x1y47 INMUX plane 2,1
00  // 41 x1y47 INMUX plane 4,3
00  // 42 x1y47 INMUX plane 6,5
00  // 43 x1y47 INMUX plane 8,7
00  // 44 x1y47 INMUX plane 10,9
01  // 45 x1y47 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x15y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C3C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
18 // y_sel: 47
D7 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C44
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x15y47 CPE[0]
00  //  1 x15y47 CPE[1]
00  //  2 x15y47 CPE[2]
00  //  3 x15y47 CPE[3]
00  //  4 x15y47 CPE[4]
00  //  5 x15y47 CPE[5]
00  //  6 x15y47 CPE[6]
00  //  7 x15y47 CPE[7]
00  //  8 x15y47 CPE[8]
00  //  9 x15y47 CPE[9]
00  // 10 x15y48 CPE[0]
00  // 11 x15y48 CPE[1]
00  // 12 x15y48 CPE[2]
00  // 13 x15y48 CPE[3]
00  // 14 x15y48 CPE[4]
00  // 15 x15y48 CPE[5]
00  // 16 x15y48 CPE[6]
00  // 17 x15y48 CPE[7]
00  // 18 x15y48 CPE[8]
00  // 19 x15y48 CPE[9]
00  // 20 x16y47 CPE[0]
00  // 21 x16y47 CPE[1]
00  // 22 x16y47 CPE[2]
00  // 23 x16y47 CPE[3]
00  // 24 x16y47 CPE[4]
00  // 25 x16y47 CPE[5]
00  // 26 x16y47 CPE[6]
00  // 27 x16y47 CPE[7]
00  // 28 x16y47 CPE[8]
00  // 29 x16y47 CPE[9]
00  // 30 x16y48 CPE[0]
00  // 31 x16y48 CPE[1]
00  // 32 x16y48 CPE[2]
00  // 33 x16y48 CPE[3]
00  // 34 x16y48 CPE[4]
00  // 35 x16y48 CPE[5]
00  // 36 x16y48 CPE[6]
00  // 37 x16y48 CPE[7]
00  // 38 x16y48 CPE[8]
00  // 39 x16y48 CPE[9]
00  // 40 x15y47 INMUX plane 2,1
00  // 41 x15y47 INMUX plane 4,3
00  // 42 x15y47 INMUX plane 6,5
00  // 43 x15y47 INMUX plane 8,7
00  // 44 x15y47 INMUX plane 10,9
00  // 45 x15y47 INMUX plane 12,11
00  // 46 x15y48 INMUX plane 2,1
00  // 47 x15y48 INMUX plane 4,3
00  // 48 x15y48 INMUX plane 6,5
00  // 49 x15y48 INMUX plane 8,7
00  // 50 x15y48 INMUX plane 10,9
00  // 51 x15y48 INMUX plane 12,11
00  // 52 x16y47 INMUX plane 2,1
00  // 53 x16y47 INMUX plane 4,3
00  // 54 x16y47 INMUX plane 6,5
00  // 55 x16y47 INMUX plane 8,7
00  // 56 x16y47 INMUX plane 10,9
01  // 57 x16y47 INMUX plane 12,11
00  // 58 x16y48 INMUX plane 2,1
00  // 59 x16y48 INMUX plane 4,3
00  // 60 x16y48 INMUX plane 6,5
00  // 61 x16y48 INMUX plane 8,7
00  // 62 x16y48 INMUX plane 10,9
00  // 63 x16y48 INMUX plane 12,11
00  // 64 x15y47 SB_BIG plane 1
00  // 65 x15y47 SB_BIG plane 1
00  // 66 x15y47 SB_DRIVE plane 2,1
00  // 67 x15y47 SB_BIG plane 2
00  // 68 x15y47 SB_BIG plane 2
00  // 69 x15y47 SB_BIG plane 3
00  // 70 x15y47 SB_BIG plane 3
00  // 71 x15y47 SB_DRIVE plane 4,3
00  // 72 x15y47 SB_BIG plane 4
00  // 73 x15y47 SB_BIG plane 4
00  // 74 x15y47 SB_BIG plane 5
00  // 75 x15y47 SB_BIG plane 5
00  // 76 x15y47 SB_DRIVE plane 6,5
00  // 77 x15y47 SB_BIG plane 6
00  // 78 x15y47 SB_BIG plane 6
00  // 79 x15y47 SB_BIG plane 7
00  // 80 x15y47 SB_BIG plane 7
00  // 81 x15y47 SB_DRIVE plane 8,7
00  // 82 x15y47 SB_BIG plane 8
00  // 83 x15y47 SB_BIG plane 8
00  // 84 x15y47 SB_BIG plane 9
00  // 85 x15y47 SB_BIG plane 9
00  // 86 x15y47 SB_DRIVE plane 10,9
00  // 87 x15y47 SB_BIG plane 10
00  // 88 x15y47 SB_BIG plane 10
31  // 89 x15y47 SB_BIG plane 11
00  // 90 x15y47 SB_BIG plane 11
01  // 91 x15y47 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x17y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CA6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
18 // y_sel: 47
0F // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CAE
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x17y47 CPE[0]
00  //  1 x17y47 CPE[1]
00  //  2 x17y47 CPE[2]
00  //  3 x17y47 CPE[3]
00  //  4 x17y47 CPE[4]
00  //  5 x17y47 CPE[5]
00  //  6 x17y47 CPE[6]
00  //  7 x17y47 CPE[7]
00  //  8 x17y47 CPE[8]
00  //  9 x17y47 CPE[9]
00  // 10 x17y48 CPE[0]
00  // 11 x17y48 CPE[1]
00  // 12 x17y48 CPE[2]
00  // 13 x17y48 CPE[3]
00  // 14 x17y48 CPE[4]
00  // 15 x17y48 CPE[5]
00  // 16 x17y48 CPE[6]
00  // 17 x17y48 CPE[7]
00  // 18 x17y48 CPE[8]
00  // 19 x17y48 CPE[9]
00  // 20 x18y47 CPE[0]
00  // 21 x18y47 CPE[1]
00  // 22 x18y47 CPE[2]
00  // 23 x18y47 CPE[3]
00  // 24 x18y47 CPE[4]
00  // 25 x18y47 CPE[5]
00  // 26 x18y47 CPE[6]
00  // 27 x18y47 CPE[7]
00  // 28 x18y47 CPE[8]
00  // 29 x18y47 CPE[9]
00  // 30 x18y48 CPE[0]
00  // 31 x18y48 CPE[1]
00  // 32 x18y48 CPE[2]
00  // 33 x18y48 CPE[3]
00  // 34 x18y48 CPE[4]
00  // 35 x18y48 CPE[5]
00  // 36 x18y48 CPE[6]
00  // 37 x18y48 CPE[7]
00  // 38 x18y48 CPE[8]
00  // 39 x18y48 CPE[9]
00  // 40 x17y47 INMUX plane 2,1
00  // 41 x17y47 INMUX plane 4,3
00  // 42 x17y47 INMUX plane 6,5
00  // 43 x17y47 INMUX plane 8,7
00  // 44 x17y47 INMUX plane 10,9
01  // 45 x17y47 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CE2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
18 // y_sel: 47
67 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CEA
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y47 CPE[0]
00  //  1 x19y47 CPE[1]
00  //  2 x19y47 CPE[2]
00  //  3 x19y47 CPE[3]
00  //  4 x19y47 CPE[4]
00  //  5 x19y47 CPE[5]
00  //  6 x19y47 CPE[6]
00  //  7 x19y47 CPE[7]
00  //  8 x19y47 CPE[8]
00  //  9 x19y47 CPE[9]
00  // 10 x19y48 CPE[0]
00  // 11 x19y48 CPE[1]
00  // 12 x19y48 CPE[2]
00  // 13 x19y48 CPE[3]
00  // 14 x19y48 CPE[4]
00  // 15 x19y48 CPE[5]
00  // 16 x19y48 CPE[6]
00  // 17 x19y48 CPE[7]
00  // 18 x19y48 CPE[8]
00  // 19 x19y48 CPE[9]
00  // 20 x20y47 CPE[0]
00  // 21 x20y47 CPE[1]
00  // 22 x20y47 CPE[2]
00  // 23 x20y47 CPE[3]
00  // 24 x20y47 CPE[4]
00  // 25 x20y47 CPE[5]
00  // 26 x20y47 CPE[6]
00  // 27 x20y47 CPE[7]
00  // 28 x20y47 CPE[8]
00  // 29 x20y47 CPE[9]
00  // 30 x20y48 CPE[0]
00  // 31 x20y48 CPE[1]
00  // 32 x20y48 CPE[2]
00  // 33 x20y48 CPE[3]
00  // 34 x20y48 CPE[4]
00  // 35 x20y48 CPE[5]
00  // 36 x20y48 CPE[6]
00  // 37 x20y48 CPE[7]
00  // 38 x20y48 CPE[8]
00  // 39 x20y48 CPE[9]
00  // 40 x19y47 INMUX plane 2,1
00  // 41 x19y47 INMUX plane 4,3
00  // 42 x19y47 INMUX plane 6,5
00  // 43 x19y47 INMUX plane 8,7
00  // 44 x19y47 INMUX plane 10,9
00  // 45 x19y47 INMUX plane 12,11
00  // 46 x19y48 INMUX plane 2,1
00  // 47 x19y48 INMUX plane 4,3
00  // 48 x19y48 INMUX plane 6,5
00  // 49 x19y48 INMUX plane 8,7
00  // 50 x19y48 INMUX plane 10,9
00  // 51 x19y48 INMUX plane 12,11
00  // 52 x20y47 INMUX plane 2,1
00  // 53 x20y47 INMUX plane 4,3
00  // 54 x20y47 INMUX plane 6,5
00  // 55 x20y47 INMUX plane 8,7
00  // 56 x20y47 INMUX plane 10,9
01  // 57 x20y47 INMUX plane 12,11
00  // 58 x20y48 INMUX plane 2,1
00  // 59 x20y48 INMUX plane 4,3
00  // 60 x20y48 INMUX plane 6,5
00  // 61 x20y48 INMUX plane 8,7
00  // 62 x20y48 INMUX plane 10,9
00  // 63 x20y48 INMUX plane 12,11
00  // 64 x19y47 SB_BIG plane 1
00  // 65 x19y47 SB_BIG plane 1
00  // 66 x19y47 SB_DRIVE plane 2,1
00  // 67 x19y47 SB_BIG plane 2
00  // 68 x19y47 SB_BIG plane 2
00  // 69 x19y47 SB_BIG plane 3
00  // 70 x19y47 SB_BIG plane 3
00  // 71 x19y47 SB_DRIVE plane 4,3
00  // 72 x19y47 SB_BIG plane 4
00  // 73 x19y47 SB_BIG plane 4
00  // 74 x19y47 SB_BIG plane 5
00  // 75 x19y47 SB_BIG plane 5
00  // 76 x19y47 SB_DRIVE plane 6,5
00  // 77 x19y47 SB_BIG plane 6
00  // 78 x19y47 SB_BIG plane 6
00  // 79 x19y47 SB_BIG plane 7
00  // 80 x19y47 SB_BIG plane 7
00  // 81 x19y47 SB_DRIVE plane 8,7
00  // 82 x19y47 SB_BIG plane 8
00  // 83 x19y47 SB_BIG plane 8
00  // 84 x19y47 SB_BIG plane 9
00  // 85 x19y47 SB_BIG plane 9
00  // 86 x19y47 SB_DRIVE plane 10,9
00  // 87 x19y47 SB_BIG plane 10
00  // 88 x19y47 SB_BIG plane 10
39  // 89 x19y47 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x21y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
18 // y_sel: 47
BF // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D52
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y47 CPE[0]
00  //  1 x21y47 CPE[1]
00  //  2 x21y47 CPE[2]
00  //  3 x21y47 CPE[3]
00  //  4 x21y47 CPE[4]
00  //  5 x21y47 CPE[5]
00  //  6 x21y47 CPE[6]
00  //  7 x21y47 CPE[7]
00  //  8 x21y47 CPE[8]
00  //  9 x21y47 CPE[9]
00  // 10 x21y48 CPE[0]
00  // 11 x21y48 CPE[1]
00  // 12 x21y48 CPE[2]
00  // 13 x21y48 CPE[3]
00  // 14 x21y48 CPE[4]
00  // 15 x21y48 CPE[5]
00  // 16 x21y48 CPE[6]
00  // 17 x21y48 CPE[7]
00  // 18 x21y48 CPE[8]
00  // 19 x21y48 CPE[9]
00  // 20 x22y47 CPE[0]
00  // 21 x22y47 CPE[1]
00  // 22 x22y47 CPE[2]
00  // 23 x22y47 CPE[3]
00  // 24 x22y47 CPE[4]
00  // 25 x22y47 CPE[5]
00  // 26 x22y47 CPE[6]
00  // 27 x22y47 CPE[7]
00  // 28 x22y47 CPE[8]
00  // 29 x22y47 CPE[9]
00  // 30 x22y48 CPE[0]
00  // 31 x22y48 CPE[1]
00  // 32 x22y48 CPE[2]
00  // 33 x22y48 CPE[3]
00  // 34 x22y48 CPE[4]
00  // 35 x22y48 CPE[5]
00  // 36 x22y48 CPE[6]
00  // 37 x22y48 CPE[7]
00  // 38 x22y48 CPE[8]
00  // 39 x22y48 CPE[9]
00  // 40 x21y47 INMUX plane 2,1
00  // 41 x21y47 INMUX plane 4,3
00  // 42 x21y47 INMUX plane 6,5
00  // 43 x21y47 INMUX plane 8,7
00  // 44 x21y47 INMUX plane 10,9
01  // 45 x21y47 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x23y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
18 // y_sel: 47
B7 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D8E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y47 CPE[0]
00  //  1 x23y47 CPE[1]
00  //  2 x23y47 CPE[2]
00  //  3 x23y47 CPE[3]
00  //  4 x23y47 CPE[4]
00  //  5 x23y47 CPE[5]
00  //  6 x23y47 CPE[6]
00  //  7 x23y47 CPE[7]
00  //  8 x23y47 CPE[8]
00  //  9 x23y47 CPE[9]
00  // 10 x23y48 CPE[0]
00  // 11 x23y48 CPE[1]
00  // 12 x23y48 CPE[2]
00  // 13 x23y48 CPE[3]
00  // 14 x23y48 CPE[4]
00  // 15 x23y48 CPE[5]
00  // 16 x23y48 CPE[6]
00  // 17 x23y48 CPE[7]
00  // 18 x23y48 CPE[8]
00  // 19 x23y48 CPE[9]
00  // 20 x24y47 CPE[0]
00  // 21 x24y47 CPE[1]
00  // 22 x24y47 CPE[2]
00  // 23 x24y47 CPE[3]
00  // 24 x24y47 CPE[4]
00  // 25 x24y47 CPE[5]
00  // 26 x24y47 CPE[6]
00  // 27 x24y47 CPE[7]
00  // 28 x24y47 CPE[8]
00  // 29 x24y47 CPE[9]
00  // 30 x24y48 CPE[0]
00  // 31 x24y48 CPE[1]
00  // 32 x24y48 CPE[2]
00  // 33 x24y48 CPE[3]
00  // 34 x24y48 CPE[4]
00  // 35 x24y48 CPE[5]
00  // 36 x24y48 CPE[6]
00  // 37 x24y48 CPE[7]
00  // 38 x24y48 CPE[8]
00  // 39 x24y48 CPE[9]
00  // 40 x23y47 INMUX plane 2,1
00  // 41 x23y47 INMUX plane 4,3
00  // 42 x23y47 INMUX plane 6,5
00  // 43 x23y47 INMUX plane 8,7
00  // 44 x23y47 INMUX plane 10,9
00  // 45 x23y47 INMUX plane 12,11
00  // 46 x23y48 INMUX plane 2,1
00  // 47 x23y48 INMUX plane 4,3
00  // 48 x23y48 INMUX plane 6,5
00  // 49 x23y48 INMUX plane 8,7
00  // 50 x23y48 INMUX plane 10,9
00  // 51 x23y48 INMUX plane 12,11
00  // 52 x24y47 INMUX plane 2,1
00  // 53 x24y47 INMUX plane 4,3
00  // 54 x24y47 INMUX plane 6,5
00  // 55 x24y47 INMUX plane 8,7
00  // 56 x24y47 INMUX plane 10,9
00  // 57 x24y47 INMUX plane 12,11
00  // 58 x24y48 INMUX plane 2,1
00  // 59 x24y48 INMUX plane 4,3
00  // 60 x24y48 INMUX plane 6,5
00  // 61 x24y48 INMUX plane 8,7
00  // 62 x24y48 INMUX plane 10,9
00  // 63 x24y48 INMUX plane 12,11
00  // 64 x23y47 SB_BIG plane 1
00  // 65 x23y47 SB_BIG plane 1
00  // 66 x23y47 SB_DRIVE plane 2,1
00  // 67 x23y47 SB_BIG plane 2
00  // 68 x23y47 SB_BIG plane 2
00  // 69 x23y47 SB_BIG plane 3
00  // 70 x23y47 SB_BIG plane 3
00  // 71 x23y47 SB_DRIVE plane 4,3
00  // 72 x23y47 SB_BIG plane 4
00  // 73 x23y47 SB_BIG plane 4
00  // 74 x23y47 SB_BIG plane 5
00  // 75 x23y47 SB_BIG plane 5
00  // 76 x23y47 SB_DRIVE plane 6,5
00  // 77 x23y47 SB_BIG plane 6
00  // 78 x23y47 SB_BIG plane 6
00  // 79 x23y47 SB_BIG plane 7
00  // 80 x23y47 SB_BIG plane 7
00  // 81 x23y47 SB_DRIVE plane 8,7
00  // 82 x23y47 SB_BIG plane 8
00  // 83 x23y47 SB_BIG plane 8
00  // 84 x23y47 SB_BIG plane 9
00  // 85 x23y47 SB_BIG plane 9
00  // 86 x23y47 SB_DRIVE plane 10,9
00  // 87 x23y47 SB_BIG plane 10
00  // 88 x23y47 SB_BIG plane 10
00  // 89 x23y47 SB_BIG plane 11
00  // 90 x23y47 SB_BIG plane 11
04  // 91 x23y47 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x31y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DF0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
18 // y_sel: 47
86 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DF8
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x31y47 CPE[0]
00  //  1 x31y47 CPE[1]
00  //  2 x31y47 CPE[2]
00  //  3 x31y47 CPE[3]
00  //  4 x31y47 CPE[4]
00  //  5 x31y47 CPE[5]
00  //  6 x31y47 CPE[6]
00  //  7 x31y47 CPE[7]
00  //  8 x31y47 CPE[8]
00  //  9 x31y47 CPE[9]
00  // 10 x31y48 CPE[0]
00  // 11 x31y48 CPE[1]
00  // 12 x31y48 CPE[2]
00  // 13 x31y48 CPE[3]
00  // 14 x31y48 CPE[4]
00  // 15 x31y48 CPE[5]
00  // 16 x31y48 CPE[6]
00  // 17 x31y48 CPE[7]
00  // 18 x31y48 CPE[8]
00  // 19 x31y48 CPE[9]
00  // 20 x32y47 CPE[0]
00  // 21 x32y47 CPE[1]
00  // 22 x32y47 CPE[2]
00  // 23 x32y47 CPE[3]
00  // 24 x32y47 CPE[4]
00  // 25 x32y47 CPE[5]
00  // 26 x32y47 CPE[6]
00  // 27 x32y47 CPE[7]
00  // 28 x32y47 CPE[8]
00  // 29 x32y47 CPE[9]
00  // 30 x32y48 CPE[0]
00  // 31 x32y48 CPE[1]
00  // 32 x32y48 CPE[2]
00  // 33 x32y48 CPE[3]
00  // 34 x32y48 CPE[4]
00  // 35 x32y48 CPE[5]
00  // 36 x32y48 CPE[6]
00  // 37 x32y48 CPE[7]
00  // 38 x32y48 CPE[8]
00  // 39 x32y48 CPE[9]
00  // 40 x31y47 INMUX plane 2,1
00  // 41 x31y47 INMUX plane 4,3
00  // 42 x31y47 INMUX plane 6,5
00  // 43 x31y47 INMUX plane 8,7
00  // 44 x31y47 INMUX plane 10,9
00  // 45 x31y47 INMUX plane 12,11
00  // 46 x31y48 INMUX plane 2,1
00  // 47 x31y48 INMUX plane 4,3
00  // 48 x31y48 INMUX plane 6,5
00  // 49 x31y48 INMUX plane 8,7
00  // 50 x31y48 INMUX plane 10,9
00  // 51 x31y48 INMUX plane 12,11
00  // 52 x32y47 INMUX plane 2,1
00  // 53 x32y47 INMUX plane 4,3
00  // 54 x32y47 INMUX plane 6,5
00  // 55 x32y47 INMUX plane 8,7
00  // 56 x32y47 INMUX plane 10,9
01  // 57 x32y47 INMUX plane 12,11
00  // 58 x32y48 INMUX plane 2,1
00  // 59 x32y48 INMUX plane 4,3
00  // 60 x32y48 INMUX plane 6,5
00  // 61 x32y48 INMUX plane 8,7
00  // 62 x32y48 INMUX plane 10,9
00  // 63 x32y48 INMUX plane 12,11
00  // 64 x31y47 SB_BIG plane 1
00  // 65 x31y47 SB_BIG plane 1
00  // 66 x31y47 SB_DRIVE plane 2,1
00  // 67 x31y47 SB_BIG plane 2
00  // 68 x31y47 SB_BIG plane 2
00  // 69 x31y47 SB_BIG plane 3
00  // 70 x31y47 SB_BIG plane 3
00  // 71 x31y47 SB_DRIVE plane 4,3
00  // 72 x31y47 SB_BIG plane 4
00  // 73 x31y47 SB_BIG plane 4
00  // 74 x31y47 SB_BIG plane 5
00  // 75 x31y47 SB_BIG plane 5
00  // 76 x31y47 SB_DRIVE plane 6,5
00  // 77 x31y47 SB_BIG plane 6
00  // 78 x31y47 SB_BIG plane 6
00  // 79 x31y47 SB_BIG plane 7
00  // 80 x31y47 SB_BIG plane 7
00  // 81 x31y47 SB_DRIVE plane 8,7
00  // 82 x31y47 SB_BIG plane 8
00  // 83 x31y47 SB_BIG plane 8
00  // 84 x31y47 SB_BIG plane 9
00  // 85 x31y47 SB_BIG plane 9
00  // 86 x31y47 SB_DRIVE plane 10,9
00  // 87 x31y47 SB_BIG plane 10
00  // 88 x31y47 SB_BIG plane 10
31  // 89 x31y47 SB_BIG plane 11
00  // 90 x31y47 SB_BIG plane 11
01  // 91 x31y47 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x33y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E5A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
18 // y_sel: 47
5E // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E62
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x33y47 CPE[0]
00  //  1 x33y47 CPE[1]
00  //  2 x33y47 CPE[2]
00  //  3 x33y47 CPE[3]
00  //  4 x33y47 CPE[4]
00  //  5 x33y47 CPE[5]
00  //  6 x33y47 CPE[6]
00  //  7 x33y47 CPE[7]
00  //  8 x33y47 CPE[8]
00  //  9 x33y47 CPE[9]
00  // 10 x33y48 CPE[0]
00  // 11 x33y48 CPE[1]
00  // 12 x33y48 CPE[2]
00  // 13 x33y48 CPE[3]
00  // 14 x33y48 CPE[4]
00  // 15 x33y48 CPE[5]
00  // 16 x33y48 CPE[6]
00  // 17 x33y48 CPE[7]
00  // 18 x33y48 CPE[8]
00  // 19 x33y48 CPE[9]
00  // 20 x34y47 CPE[0]
00  // 21 x34y47 CPE[1]
00  // 22 x34y47 CPE[2]
00  // 23 x34y47 CPE[3]
00  // 24 x34y47 CPE[4]
00  // 25 x34y47 CPE[5]
00  // 26 x34y47 CPE[6]
00  // 27 x34y47 CPE[7]
00  // 28 x34y47 CPE[8]
00  // 29 x34y47 CPE[9]
00  // 30 x34y48 CPE[0]
00  // 31 x34y48 CPE[1]
00  // 32 x34y48 CPE[2]
00  // 33 x34y48 CPE[3]
00  // 34 x34y48 CPE[4]
00  // 35 x34y48 CPE[5]
00  // 36 x34y48 CPE[6]
00  // 37 x34y48 CPE[7]
00  // 38 x34y48 CPE[8]
00  // 39 x34y48 CPE[9]
00  // 40 x33y47 INMUX plane 2,1
00  // 41 x33y47 INMUX plane 4,3
00  // 42 x33y47 INMUX plane 6,5
00  // 43 x33y47 INMUX plane 8,7
00  // 44 x33y47 INMUX plane 10,9
01  // 45 x33y47 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x35y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E96     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
18 // y_sel: 47
36 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E9E
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x35y47 CPE[0]
00  //  1 x35y47 CPE[1]
00  //  2 x35y47 CPE[2]
00  //  3 x35y47 CPE[3]
00  //  4 x35y47 CPE[4]
00  //  5 x35y47 CPE[5]
00  //  6 x35y47 CPE[6]
00  //  7 x35y47 CPE[7]
00  //  8 x35y47 CPE[8]
00  //  9 x35y47 CPE[9]
00  // 10 x35y48 CPE[0]
00  // 11 x35y48 CPE[1]
00  // 12 x35y48 CPE[2]
00  // 13 x35y48 CPE[3]
00  // 14 x35y48 CPE[4]
00  // 15 x35y48 CPE[5]
00  // 16 x35y48 CPE[6]
00  // 17 x35y48 CPE[7]
00  // 18 x35y48 CPE[8]
00  // 19 x35y48 CPE[9]
00  // 20 x36y47 CPE[0]
00  // 21 x36y47 CPE[1]
00  // 22 x36y47 CPE[2]
00  // 23 x36y47 CPE[3]
00  // 24 x36y47 CPE[4]
00  // 25 x36y47 CPE[5]
00  // 26 x36y47 CPE[6]
00  // 27 x36y47 CPE[7]
00  // 28 x36y47 CPE[8]
00  // 29 x36y47 CPE[9]
00  // 30 x36y48 CPE[0]
00  // 31 x36y48 CPE[1]
00  // 32 x36y48 CPE[2]
00  // 33 x36y48 CPE[3]
00  // 34 x36y48 CPE[4]
00  // 35 x36y48 CPE[5]
00  // 36 x36y48 CPE[6]
00  // 37 x36y48 CPE[7]
00  // 38 x36y48 CPE[8]
00  // 39 x36y48 CPE[9]
00  // 40 x35y47 INMUX plane 2,1
00  // 41 x35y47 INMUX plane 4,3
00  // 42 x35y47 INMUX plane 6,5
00  // 43 x35y47 INMUX plane 8,7
00  // 44 x35y47 INMUX plane 10,9
00  // 45 x35y47 INMUX plane 12,11
00  // 46 x35y48 INMUX plane 2,1
00  // 47 x35y48 INMUX plane 4,3
00  // 48 x35y48 INMUX plane 6,5
00  // 49 x35y48 INMUX plane 8,7
00  // 50 x35y48 INMUX plane 10,9
00  // 51 x35y48 INMUX plane 12,11
00  // 52 x36y47 INMUX plane 2,1
00  // 53 x36y47 INMUX plane 4,3
00  // 54 x36y47 INMUX plane 6,5
00  // 55 x36y47 INMUX plane 8,7
00  // 56 x36y47 INMUX plane 10,9
01  // 57 x36y47 INMUX plane 12,11
00  // 58 x36y48 INMUX plane 2,1
00  // 59 x36y48 INMUX plane 4,3
00  // 60 x36y48 INMUX plane 6,5
00  // 61 x36y48 INMUX plane 8,7
00  // 62 x36y48 INMUX plane 10,9
00  // 63 x36y48 INMUX plane 12,11
00  // 64 x35y47 SB_BIG plane 1
00  // 65 x35y47 SB_BIG plane 1
00  // 66 x35y47 SB_DRIVE plane 2,1
00  // 67 x35y47 SB_BIG plane 2
00  // 68 x35y47 SB_BIG plane 2
00  // 69 x35y47 SB_BIG plane 3
00  // 70 x35y47 SB_BIG plane 3
00  // 71 x35y47 SB_DRIVE plane 4,3
00  // 72 x35y47 SB_BIG plane 4
00  // 73 x35y47 SB_BIG plane 4
00  // 74 x35y47 SB_BIG plane 5
00  // 75 x35y47 SB_BIG plane 5
00  // 76 x35y47 SB_DRIVE plane 6,5
00  // 77 x35y47 SB_BIG plane 6
00  // 78 x35y47 SB_BIG plane 6
00  // 79 x35y47 SB_BIG plane 7
00  // 80 x35y47 SB_BIG plane 7
00  // 81 x35y47 SB_DRIVE plane 8,7
00  // 82 x35y47 SB_BIG plane 8
00  // 83 x35y47 SB_BIG plane 8
00  // 84 x35y47 SB_BIG plane 9
00  // 85 x35y47 SB_BIG plane 9
00  // 86 x35y47 SB_DRIVE plane 10,9
00  // 87 x35y47 SB_BIG plane 10
00  // 88 x35y47 SB_BIG plane 10
31  // 89 x35y47 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x37y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5EFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
18 // y_sel: 47
EE // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F06
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x37y47 CPE[0]
00  //  1 x37y47 CPE[1]
00  //  2 x37y47 CPE[2]
00  //  3 x37y47 CPE[3]
00  //  4 x37y47 CPE[4]
00  //  5 x37y47 CPE[5]
00  //  6 x37y47 CPE[6]
00  //  7 x37y47 CPE[7]
00  //  8 x37y47 CPE[8]
00  //  9 x37y47 CPE[9]
00  // 10 x37y48 CPE[0]
00  // 11 x37y48 CPE[1]
00  // 12 x37y48 CPE[2]
00  // 13 x37y48 CPE[3]
00  // 14 x37y48 CPE[4]
00  // 15 x37y48 CPE[5]
00  // 16 x37y48 CPE[6]
00  // 17 x37y48 CPE[7]
00  // 18 x37y48 CPE[8]
00  // 19 x37y48 CPE[9]
00  // 20 x38y47 CPE[0]
00  // 21 x38y47 CPE[1]
00  // 22 x38y47 CPE[2]
00  // 23 x38y47 CPE[3]
00  // 24 x38y47 CPE[4]
00  // 25 x38y47 CPE[5]
00  // 26 x38y47 CPE[6]
00  // 27 x38y47 CPE[7]
00  // 28 x38y47 CPE[8]
00  // 29 x38y47 CPE[9]
00  // 30 x38y48 CPE[0]
00  // 31 x38y48 CPE[1]
00  // 32 x38y48 CPE[2]
00  // 33 x38y48 CPE[3]
00  // 34 x38y48 CPE[4]
00  // 35 x38y48 CPE[5]
00  // 36 x38y48 CPE[6]
00  // 37 x38y48 CPE[7]
00  // 38 x38y48 CPE[8]
00  // 39 x38y48 CPE[9]
00  // 40 x37y47 INMUX plane 2,1
00  // 41 x37y47 INMUX plane 4,3
00  // 42 x37y47 INMUX plane 6,5
00  // 43 x37y47 INMUX plane 8,7
00  // 44 x37y47 INMUX plane 10,9
01  // 45 x37y47 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x39y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
18 // y_sel: 47
E6 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F42
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y47 CPE[0]
00  //  1 x39y47 CPE[1]
00  //  2 x39y47 CPE[2]
00  //  3 x39y47 CPE[3]
00  //  4 x39y47 CPE[4]
00  //  5 x39y47 CPE[5]
00  //  6 x39y47 CPE[6]
00  //  7 x39y47 CPE[7]
00  //  8 x39y47 CPE[8]
00  //  9 x39y47 CPE[9]
00  // 10 x39y48 CPE[0]
00  // 11 x39y48 CPE[1]
00  // 12 x39y48 CPE[2]
00  // 13 x39y48 CPE[3]
00  // 14 x39y48 CPE[4]
00  // 15 x39y48 CPE[5]
00  // 16 x39y48 CPE[6]
00  // 17 x39y48 CPE[7]
00  // 18 x39y48 CPE[8]
00  // 19 x39y48 CPE[9]
00  // 20 x40y47 CPE[0]
00  // 21 x40y47 CPE[1]
00  // 22 x40y47 CPE[2]
00  // 23 x40y47 CPE[3]
00  // 24 x40y47 CPE[4]
00  // 25 x40y47 CPE[5]
00  // 26 x40y47 CPE[6]
00  // 27 x40y47 CPE[7]
00  // 28 x40y47 CPE[8]
00  // 29 x40y47 CPE[9]
00  // 30 x40y48 CPE[0]
00  // 31 x40y48 CPE[1]
00  // 32 x40y48 CPE[2]
00  // 33 x40y48 CPE[3]
00  // 34 x40y48 CPE[4]
00  // 35 x40y48 CPE[5]
00  // 36 x40y48 CPE[6]
00  // 37 x40y48 CPE[7]
00  // 38 x40y48 CPE[8]
00  // 39 x40y48 CPE[9]
00  // 40 x39y47 INMUX plane 2,1
00  // 41 x39y47 INMUX plane 4,3
00  // 42 x39y47 INMUX plane 6,5
00  // 43 x39y47 INMUX plane 8,7
00  // 44 x39y47 INMUX plane 10,9
00  // 45 x39y47 INMUX plane 12,11
00  // 46 x39y48 INMUX plane 2,1
00  // 47 x39y48 INMUX plane 4,3
00  // 48 x39y48 INMUX plane 6,5
00  // 49 x39y48 INMUX plane 8,7
00  // 50 x39y48 INMUX plane 10,9
00  // 51 x39y48 INMUX plane 12,11
00  // 52 x40y47 INMUX plane 2,1
00  // 53 x40y47 INMUX plane 4,3
00  // 54 x40y47 INMUX plane 6,5
00  // 55 x40y47 INMUX plane 8,7
00  // 56 x40y47 INMUX plane 10,9
01  // 57 x40y47 INMUX plane 12,11
00  // 58 x40y48 INMUX plane 2,1
00  // 59 x40y48 INMUX plane 4,3
00  // 60 x40y48 INMUX plane 6,5
00  // 61 x40y48 INMUX plane 8,7
00  // 62 x40y48 INMUX plane 10,9
00  // 63 x40y48 INMUX plane 12,11
00  // 64 x39y47 SB_BIG plane 1
00  // 65 x39y47 SB_BIG plane 1
00  // 66 x39y47 SB_DRIVE plane 2,1
00  // 67 x39y47 SB_BIG plane 2
00  // 68 x39y47 SB_BIG plane 2
00  // 69 x39y47 SB_BIG plane 3
00  // 70 x39y47 SB_BIG plane 3
00  // 71 x39y47 SB_DRIVE plane 4,3
00  // 72 x39y47 SB_BIG plane 4
00  // 73 x39y47 SB_BIG plane 4
00  // 74 x39y47 SB_BIG plane 5
00  // 75 x39y47 SB_BIG plane 5
00  // 76 x39y47 SB_DRIVE plane 6,5
00  // 77 x39y47 SB_BIG plane 6
00  // 78 x39y47 SB_BIG plane 6
00  // 79 x39y47 SB_BIG plane 7
00  // 80 x39y47 SB_BIG plane 7
00  // 81 x39y47 SB_DRIVE plane 8,7
00  // 82 x39y47 SB_BIG plane 8
00  // 83 x39y47 SB_BIG plane 8
00  // 84 x39y47 SB_BIG plane 9
00  // 85 x39y47 SB_BIG plane 9
00  // 86 x39y47 SB_DRIVE plane 10,9
00  // 87 x39y47 SB_BIG plane 10
00  // 88 x39y47 SB_BIG plane 10
39  // 89 x39y47 SB_BIG plane 11
00  // 90 x39y47 SB_BIG plane 11
04  // 91 x39y47 SB_DRIVE plane 12,11
7F // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x41y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
18 // y_sel: 47
3E // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5FAC
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x41y47 CPE[0]
00  //  1 x41y47 CPE[1]
00  //  2 x41y47 CPE[2]
00  //  3 x41y47 CPE[3]
00  //  4 x41y47 CPE[4]
00  //  5 x41y47 CPE[5]
00  //  6 x41y47 CPE[6]
00  //  7 x41y47 CPE[7]
00  //  8 x41y47 CPE[8]
00  //  9 x41y47 CPE[9]
00  // 10 x41y48 CPE[0]
00  // 11 x41y48 CPE[1]
00  // 12 x41y48 CPE[2]
00  // 13 x41y48 CPE[3]
00  // 14 x41y48 CPE[4]
00  // 15 x41y48 CPE[5]
00  // 16 x41y48 CPE[6]
00  // 17 x41y48 CPE[7]
00  // 18 x41y48 CPE[8]
00  // 19 x41y48 CPE[9]
00  // 20 x42y47 CPE[0]
00  // 21 x42y47 CPE[1]
00  // 22 x42y47 CPE[2]
00  // 23 x42y47 CPE[3]
00  // 24 x42y47 CPE[4]
00  // 25 x42y47 CPE[5]
00  // 26 x42y47 CPE[6]
00  // 27 x42y47 CPE[7]
00  // 28 x42y47 CPE[8]
00  // 29 x42y47 CPE[9]
00  // 30 x42y48 CPE[0]  _a281  C_///AND/
00  // 31 x42y48 CPE[1]
00  // 32 x42y48 CPE[2]
00  // 33 x42y48 CPE[3]
00  // 34 x42y48 CPE[4]
00  // 35 x42y48 CPE[5]
00  // 36 x42y48 CPE[6]
00  // 37 x42y48 CPE[7]
00  // 38 x42y48 CPE[8]
00  // 39 x42y48 CPE[9]
00  // 40 x41y47 INMUX plane 2,1
00  // 41 x41y47 INMUX plane 4,3
00  // 42 x41y47 INMUX plane 6,5
00  // 43 x41y47 INMUX plane 8,7
00  // 44 x41y47 INMUX plane 10,9
01  // 45 x41y47 INMUX plane 12,11
00  // 46 x41y48 INMUX plane 2,1
00  // 47 x41y48 INMUX plane 4,3
00  // 48 x41y48 INMUX plane 6,5
00  // 49 x41y48 INMUX plane 8,7
00  // 50 x41y48 INMUX plane 10,9
00  // 51 x41y48 INMUX plane 12,11
00  // 52 x42y47 INMUX plane 2,1
00  // 53 x42y47 INMUX plane 4,3
00  // 54 x42y47 INMUX plane 6,5
00  // 55 x42y47 INMUX plane 8,7
18  // 56 x42y47 INMUX plane 10,9
01  // 57 x42y47 INMUX plane 12,11
05  // 58 x42y48 INMUX plane 2,1
28  // 59 x42y48 INMUX plane 4,3
00  // 60 x42y48 INMUX plane 6,5
00  // 61 x42y48 INMUX plane 8,7
00  // 62 x42y48 INMUX plane 10,9
00  // 63 x42y48 INMUX plane 12,11
00  // 64 x42y48 SB_BIG plane 1
00  // 65 x42y48 SB_BIG plane 1
00  // 66 x42y48 SB_DRIVE plane 2,1
00  // 67 x42y48 SB_BIG plane 2
00  // 68 x42y48 SB_BIG plane 2
00  // 69 x42y48 SB_BIG plane 3
00  // 70 x42y48 SB_BIG plane 3
00  // 71 x42y48 SB_DRIVE plane 4,3
41  // 72 x42y48 SB_BIG plane 4
12  // 73 x42y48 SB_BIG plane 4
00  // 74 x42y48 SB_BIG plane 5
00  // 75 x42y48 SB_BIG plane 5
00  // 76 x42y48 SB_DRIVE plane 6,5
00  // 77 x42y48 SB_BIG plane 6
00  // 78 x42y48 SB_BIG plane 6
00  // 79 x42y48 SB_BIG plane 7
00  // 80 x42y48 SB_BIG plane 7
00  // 81 x42y48 SB_DRIVE plane 8,7
48  // 82 x42y48 SB_BIG plane 8
12  // 83 x42y48 SB_BIG plane 8
00  // 84 x42y48 SB_BIG plane 9
00  // 85 x42y48 SB_BIG plane 9
00  // 86 x42y48 SB_DRIVE plane 10,9
00  // 87 x42y48 SB_BIG plane 10
30  // 88 x42y48 SB_BIG plane 10
00  // 89 x42y48 SB_BIG plane 11
00  // 90 x42y48 SB_BIG plane 11
00  // 91 x42y48 SB_DRIVE plane 12,11
00  // 92 x42y48 SB_BIG plane 12
00  // 93 x42y48 SB_BIG plane 12
00  // 94 x41y47 SB_SML plane 1
00  // 95 x41y47 SB_SML plane 2,1
00  // 96 x41y47 SB_SML plane 2
00  // 97 x41y47 SB_SML plane 3
80  // 98 x41y47 SB_SML plane 4,3
2A  // 99 x41y47 SB_SML plane 4
00  // 100 x41y47 SB_SML plane 5
00  // 101 x41y47 SB_SML plane 6,5
00  // 102 x41y47 SB_SML plane 6
00  // 103 x41y47 SB_SML plane 7
80  // 104 x41y47 SB_SML plane 8,7
2A  // 105 x41y47 SB_SML plane 8
00  // 106 x41y47 SB_SML plane 9
00  // 107 x41y47 SB_SML plane 10,9
00  // 108 x41y47 SB_SML plane 10
11  // 109 x41y47 SB_SML plane 11
FB // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x43y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6020     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
18 // y_sel: 47
56 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6028
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y47 CPE[0]
00  //  1 x43y47 CPE[1]
00  //  2 x43y47 CPE[2]
00  //  3 x43y47 CPE[3]
00  //  4 x43y47 CPE[4]
00  //  5 x43y47 CPE[5]
00  //  6 x43y47 CPE[6]
00  //  7 x43y47 CPE[7]
00  //  8 x43y47 CPE[8]
00  //  9 x43y47 CPE[9]
00  // 10 x43y48 CPE[0]  _a283  C_AND////    
00  // 11 x43y48 CPE[1]
00  // 12 x43y48 CPE[2]
00  // 13 x43y48 CPE[3]
00  // 14 x43y48 CPE[4]
00  // 15 x43y48 CPE[5]
00  // 16 x43y48 CPE[6]
00  // 17 x43y48 CPE[7]
00  // 18 x43y48 CPE[8]
00  // 19 x43y48 CPE[9]
00  // 20 x44y47 CPE[0]  _a67  C_ORAND/D///    
00  // 21 x44y47 CPE[1]
00  // 22 x44y47 CPE[2]
00  // 23 x44y47 CPE[3]
00  // 24 x44y47 CPE[4]
00  // 25 x44y47 CPE[5]
00  // 26 x44y47 CPE[6]
00  // 27 x44y47 CPE[7]
00  // 28 x44y47 CPE[8]
00  // 29 x44y47 CPE[9]
00  // 30 x44y48 CPE[0]  _a106  C_ORAND////    
00  // 31 x44y48 CPE[1]
00  // 32 x44y48 CPE[2]
00  // 33 x44y48 CPE[3]
00  // 34 x44y48 CPE[4]
00  // 35 x44y48 CPE[5]
00  // 36 x44y48 CPE[6]
00  // 37 x44y48 CPE[7]
00  // 38 x44y48 CPE[8]
00  // 39 x44y48 CPE[9]
00  // 40 x43y47 INMUX plane 2,1
04  // 41 x43y47 INMUX plane 4,3
00  // 42 x43y47 INMUX plane 6,5
00  // 43 x43y47 INMUX plane 8,7
00  // 44 x43y47 INMUX plane 10,9
00  // 45 x43y47 INMUX plane 12,11
00  // 46 x43y48 INMUX plane 2,1
08  // 47 x43y48 INMUX plane 4,3
28  // 48 x43y48 INMUX plane 6,5
28  // 49 x43y48 INMUX plane 8,7
20  // 50 x43y48 INMUX plane 10,9
01  // 51 x43y48 INMUX plane 12,11
08  // 52 x44y47 INMUX plane 2,1
03  // 53 x44y47 INMUX plane 4,3
3B  // 54 x44y47 INMUX plane 6,5
26  // 55 x44y47 INMUX plane 8,7
AB  // 56 x44y47 INMUX plane 10,9
00  // 57 x44y47 INMUX plane 12,11
28  // 58 x44y48 INMUX plane 2,1
0C  // 59 x44y48 INMUX plane 4,3
12  // 60 x44y48 INMUX plane 6,5
C0  // 61 x44y48 INMUX plane 8,7
00  // 62 x44y48 INMUX plane 10,9
04  // 63 x44y48 INMUX plane 12,11
00  // 64 x43y47 SB_BIG plane 1
00  // 65 x43y47 SB_BIG plane 1
00  // 66 x43y47 SB_DRIVE plane 2,1
41  // 67 x43y47 SB_BIG plane 2
12  // 68 x43y47 SB_BIG plane 2
48  // 69 x43y47 SB_BIG plane 3
12  // 70 x43y47 SB_BIG plane 3
00  // 71 x43y47 SB_DRIVE plane 4,3
48  // 72 x43y47 SB_BIG plane 4
12  // 73 x43y47 SB_BIG plane 4
00  // 74 x43y47 SB_BIG plane 5
00  // 75 x43y47 SB_BIG plane 5
00  // 76 x43y47 SB_DRIVE plane 6,5
48  // 77 x43y47 SB_BIG plane 6
12  // 78 x43y47 SB_BIG plane 6
48  // 79 x43y47 SB_BIG plane 7
12  // 80 x43y47 SB_BIG plane 7
00  // 81 x43y47 SB_DRIVE plane 8,7
48  // 82 x43y47 SB_BIG plane 8
12  // 83 x43y47 SB_BIG plane 8
00  // 84 x43y47 SB_BIG plane 9
00  // 85 x43y47 SB_BIG plane 9
00  // 86 x43y47 SB_DRIVE plane 10,9
00  // 87 x43y47 SB_BIG plane 10
00  // 88 x43y47 SB_BIG plane 10
68  // 89 x43y47 SB_BIG plane 11
00  // 90 x43y47 SB_BIG plane 11
00  // 91 x43y47 SB_DRIVE plane 12,11
00  // 92 x43y47 SB_BIG plane 12
00  // 93 x43y47 SB_BIG plane 12
00  // 94 x44y48 SB_SML plane 1
80  // 95 x44y48 SB_SML plane 2,1
2A  // 96 x44y48 SB_SML plane 2
A1  // 97 x44y48 SB_SML plane 3
80  // 98 x44y48 SB_SML plane 4,3
2A  // 99 x44y48 SB_SML plane 4
00  // 100 x44y48 SB_SML plane 5
86  // 101 x44y48 SB_SML plane 6,5
2A  // 102 x44y48 SB_SML plane 6
A8  // 103 x44y48 SB_SML plane 7
82  // 104 x44y48 SB_SML plane 8,7
2A  // 105 x44y48 SB_SML plane 8
00  // 106 x44y48 SB_SML plane 9
16  // 107 x44y48 SB_SML plane 10,9
00  // 108 x44y48 SB_SML plane 10
0E  // 109 x44y48 SB_SML plane 11
DC // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x45y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 609C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
18 // y_sel: 47
8E // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y47 CPE[0]  _a330  C_////Bridge
00  //  1 x45y47 CPE[1]
00  //  2 x45y47 CPE[2]
00  //  3 x45y47 CPE[3]
00  //  4 x45y47 CPE[4]
00  //  5 x45y47 CPE[5]
00  //  6 x45y47 CPE[6]
00  //  7 x45y47 CPE[7]
00  //  8 x45y47 CPE[8]
00  //  9 x45y47 CPE[9]
00  // 10 x45y48 CPE[0]  _a105  C_OR////    
00  // 11 x45y48 CPE[1]
00  // 12 x45y48 CPE[2]
00  // 13 x45y48 CPE[3]
00  // 14 x45y48 CPE[4]
00  // 15 x45y48 CPE[5]
00  // 16 x45y48 CPE[6]
00  // 17 x45y48 CPE[7]
00  // 18 x45y48 CPE[8]
00  // 19 x45y48 CPE[9]
00  // 20 x46y47 CPE[0]  _a319  C_////Bridge
00  // 21 x46y47 CPE[1]
00  // 22 x46y47 CPE[2]
00  // 23 x46y47 CPE[3]
00  // 24 x46y47 CPE[4]
00  // 25 x46y47 CPE[5]
00  // 26 x46y47 CPE[6]
00  // 27 x46y47 CPE[7]
00  // 28 x46y47 CPE[8]
00  // 29 x46y47 CPE[9]
00  // 30 x46y48 CPE[0]  net1 = net2: _a220  C_AND/D//AND/D
00  // 31 x46y48 CPE[1]
00  // 32 x46y48 CPE[2]
00  // 33 x46y48 CPE[3]
00  // 34 x46y48 CPE[4]
00  // 35 x46y48 CPE[5]
00  // 36 x46y48 CPE[6]
00  // 37 x46y48 CPE[7]
00  // 38 x46y48 CPE[8]
00  // 39 x46y48 CPE[9]
08  // 40 x45y47 INMUX plane 2,1
00  // 41 x45y47 INMUX plane 4,3
03  // 42 x45y47 INMUX plane 6,5
05  // 43 x45y47 INMUX plane 8,7
00  // 44 x45y47 INMUX plane 10,9
00  // 45 x45y47 INMUX plane 12,11
37  // 46 x45y48 INMUX plane 2,1
0B  // 47 x45y48 INMUX plane 4,3
2C  // 48 x45y48 INMUX plane 6,5
0A  // 49 x45y48 INMUX plane 8,7
2A  // 50 x45y48 INMUX plane 10,9
00  // 51 x45y48 INMUX plane 12,11
0F  // 52 x46y47 INMUX plane 2,1
01  // 53 x46y47 INMUX plane 4,3
45  // 54 x46y47 INMUX plane 6,5
00  // 55 x46y47 INMUX plane 8,7
42  // 56 x46y47 INMUX plane 10,9
C0  // 57 x46y47 INMUX plane 12,11
10  // 58 x46y48 INMUX plane 2,1
00  // 59 x46y48 INMUX plane 4,3
68  // 60 x46y48 INMUX plane 6,5
1D  // 61 x46y48 INMUX plane 8,7
69  // 62 x46y48 INMUX plane 10,9
C4  // 63 x46y48 INMUX plane 12,11
52  // 64 x46y48 SB_BIG plane 1
38  // 65 x46y48 SB_BIG plane 1
00  // 66 x46y48 SB_DRIVE plane 2,1
48  // 67 x46y48 SB_BIG plane 2
12  // 68 x46y48 SB_BIG plane 2
56  // 69 x46y48 SB_BIG plane 3
24  // 70 x46y48 SB_BIG plane 3
40  // 71 x46y48 SB_DRIVE plane 4,3
8A  // 72 x46y48 SB_BIG plane 4
24  // 73 x46y48 SB_BIG plane 4
14  // 74 x46y48 SB_BIG plane 5
22  // 75 x46y48 SB_BIG plane 5
00  // 76 x46y48 SB_DRIVE plane 6,5
48  // 77 x46y48 SB_BIG plane 6
10  // 78 x46y48 SB_BIG plane 6
88  // 79 x46y48 SB_BIG plane 7
1E  // 80 x46y48 SB_BIG plane 7
00  // 81 x46y48 SB_DRIVE plane 8,7
02  // 82 x46y48 SB_BIG plane 8
12  // 83 x46y48 SB_BIG plane 8
C8  // 84 x46y48 SB_BIG plane 9
14  // 85 x46y48 SB_BIG plane 9
00  // 86 x46y48 SB_DRIVE plane 10,9
51  // 87 x46y48 SB_BIG plane 10
12  // 88 x46y48 SB_BIG plane 10
48  // 89 x46y48 SB_BIG plane 11
12  // 90 x46y48 SB_BIG plane 11
00  // 91 x46y48 SB_DRIVE plane 12,11
41  // 92 x46y48 SB_BIG plane 12
12  // 93 x46y48 SB_BIG plane 12
A8  // 94 x45y47 SB_SML plane 1
12  // 95 x45y47 SB_SML plane 2,1
2B  // 96 x45y47 SB_SML plane 2
40  // 97 x45y47 SB_SML plane 3
87  // 98 x45y47 SB_SML plane 4,3
28  // 99 x45y47 SB_SML plane 4
A8  // 100 x45y47 SB_SML plane 5
82  // 101 x45y47 SB_SML plane 6,5
2A  // 102 x45y47 SB_SML plane 6
A8  // 103 x45y47 SB_SML plane 7
82  // 104 x45y47 SB_SML plane 8,7
28  // 105 x45y47 SB_SML plane 8
A8  // 106 x45y47 SB_SML plane 9
82  // 107 x45y47 SB_SML plane 10,9
2A  // 108 x45y47 SB_SML plane 10
B1  // 109 x45y47 SB_SML plane 11
82  // 110 x45y47 SB_SML plane 12,11
28  // 111 x45y47 SB_SML plane 12
D9 // -- CRC low byte
AC // -- CRC high byte


// Config Latches on x47y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 611A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
18 // y_sel: 47
46 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6122
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y47 CPE[0]  net1 = net2: _a145  C_ADDF2///ADDF2/
00  //  1 x47y47 CPE[1]
00  //  2 x47y47 CPE[2]
00  //  3 x47y47 CPE[3]
00  //  4 x47y47 CPE[4]
00  //  5 x47y47 CPE[5]
00  //  6 x47y47 CPE[6]
00  //  7 x47y47 CPE[7]
00  //  8 x47y47 CPE[8]
00  //  9 x47y47 CPE[9]
00  // 10 x47y48 CPE[0]  _a147  C_ADDF////    
00  // 11 x47y48 CPE[1]
00  // 12 x47y48 CPE[2]
00  // 13 x47y48 CPE[3]
00  // 14 x47y48 CPE[4]
00  // 15 x47y48 CPE[5]
00  // 16 x47y48 CPE[6]
00  // 17 x47y48 CPE[7]
00  // 18 x47y48 CPE[8]
00  // 19 x47y48 CPE[9]
00  // 20 x48y47 CPE[0]  net1 = net2: _a134  C_ADDF2/D//ADDF2/D
00  // 21 x48y47 CPE[1]
00  // 22 x48y47 CPE[2]
00  // 23 x48y47 CPE[3]
00  // 24 x48y47 CPE[4]
00  // 25 x48y47 CPE[5]
00  // 26 x48y47 CPE[6]
00  // 27 x48y47 CPE[7]
00  // 28 x48y47 CPE[8]
00  // 29 x48y47 CPE[9]
00  // 30 x48y48 CPE[0]  net1 = net2: _a136  C_ADDF2/D//ADDF2/D
00  // 31 x48y48 CPE[1]
00  // 32 x48y48 CPE[2]
00  // 33 x48y48 CPE[3]
00  // 34 x48y48 CPE[4]
00  // 35 x48y48 CPE[5]
00  // 36 x48y48 CPE[6]
00  // 37 x48y48 CPE[7]
00  // 38 x48y48 CPE[8]
00  // 39 x48y48 CPE[9]
3B  // 40 x47y47 INMUX plane 2,1
25  // 41 x47y47 INMUX plane 4,3
0E  // 42 x47y47 INMUX plane 6,5
30  // 43 x47y47 INMUX plane 8,7
10  // 44 x47y47 INMUX plane 10,9
00  // 45 x47y47 INMUX plane 12,11
05  // 46 x47y48 INMUX plane 2,1
09  // 47 x47y48 INMUX plane 4,3
03  // 48 x47y48 INMUX plane 6,5
08  // 49 x47y48 INMUX plane 8,7
08  // 50 x47y48 INMUX plane 10,9
08  // 51 x47y48 INMUX plane 12,11
18  // 52 x48y47 INMUX plane 2,1
00  // 53 x48y47 INMUX plane 4,3
41  // 54 x48y47 INMUX plane 6,5
10  // 55 x48y47 INMUX plane 8,7
48  // 56 x48y47 INMUX plane 10,9
05  // 57 x48y47 INMUX plane 12,11
00  // 58 x48y48 INMUX plane 2,1
00  // 59 x48y48 INMUX plane 4,3
43  // 60 x48y48 INMUX plane 6,5
08  // 61 x48y48 INMUX plane 8,7
61  // 62 x48y48 INMUX plane 10,9
04  // 63 x48y48 INMUX plane 12,11
48  // 64 x47y47 SB_BIG plane 1
12  // 65 x47y47 SB_BIG plane 1
00  // 66 x47y47 SB_DRIVE plane 2,1
48  // 67 x47y47 SB_BIG plane 2
12  // 68 x47y47 SB_BIG plane 2
41  // 69 x47y47 SB_BIG plane 3
12  // 70 x47y47 SB_BIG plane 3
00  // 71 x47y47 SB_DRIVE plane 4,3
48  // 72 x47y47 SB_BIG plane 4
12  // 73 x47y47 SB_BIG plane 4
41  // 74 x47y47 SB_BIG plane 5
22  // 75 x47y47 SB_BIG plane 5
00  // 76 x47y47 SB_DRIVE plane 6,5
48  // 77 x47y47 SB_BIG plane 6
12  // 78 x47y47 SB_BIG plane 6
C1  // 79 x47y47 SB_BIG plane 7
24  // 80 x47y47 SB_BIG plane 7
00  // 81 x47y47 SB_DRIVE plane 8,7
48  // 82 x47y47 SB_BIG plane 8
12  // 83 x47y47 SB_BIG plane 8
8E  // 84 x47y47 SB_BIG plane 9
46  // 85 x47y47 SB_BIG plane 9
00  // 86 x47y47 SB_DRIVE plane 10,9
8B  // 87 x47y47 SB_BIG plane 10
3A  // 88 x47y47 SB_BIG plane 10
71  // 89 x47y47 SB_BIG plane 11
12  // 90 x47y47 SB_BIG plane 11
00  // 91 x47y47 SB_DRIVE plane 12,11
48  // 92 x47y47 SB_BIG plane 12
12  // 93 x47y47 SB_BIG plane 12
B2  // 94 x48y48 SB_SML plane 1
41  // 95 x48y48 SB_SML plane 2,1
35  // 96 x48y48 SB_SML plane 2
A8  // 97 x48y48 SB_SML plane 3
82  // 98 x48y48 SB_SML plane 4,3
24  // 99 x48y48 SB_SML plane 4
88  // 100 x48y48 SB_SML plane 5
12  // 101 x48y48 SB_SML plane 6,5
2A  // 102 x48y48 SB_SML plane 6
CE  // 103 x48y48 SB_SML plane 7
05  // 104 x48y48 SB_SML plane 8,7
13  // 105 x48y48 SB_SML plane 8
F3  // 106 x48y48 SB_SML plane 9
86  // 107 x48y48 SB_SML plane 10,9
2A  // 108 x48y48 SB_SML plane 10
A8  // 109 x48y48 SB_SML plane 11
82  // 110 x48y48 SB_SML plane 12,11
2A  // 111 x48y48 SB_SML plane 12
A0 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x49y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6198     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
18 // y_sel: 47
9E // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 61A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y47 CPE[0]  _a47  C_AND////    _a24  C_///XOR/
00  //  1 x49y47 CPE[1]
00  //  2 x49y47 CPE[2]
00  //  3 x49y47 CPE[3]
00  //  4 x49y47 CPE[4]
00  //  5 x49y47 CPE[5]
00  //  6 x49y47 CPE[6]
00  //  7 x49y47 CPE[7]
00  //  8 x49y47 CPE[8]
00  //  9 x49y47 CPE[9]
00  // 10 x49y48 CPE[0]  _a289  C_ORAND////    _a28  C_///AND/
00  // 11 x49y48 CPE[1]
00  // 12 x49y48 CPE[2]
00  // 13 x49y48 CPE[3]
00  // 14 x49y48 CPE[4]
00  // 15 x49y48 CPE[5]
00  // 16 x49y48 CPE[6]
00  // 17 x49y48 CPE[7]
00  // 18 x49y48 CPE[8]
00  // 19 x49y48 CPE[9]
00  // 20 x50y47 CPE[0]  _a33  C_OR/DST///    
00  // 21 x50y47 CPE[1]
00  // 22 x50y47 CPE[2]
00  // 23 x50y47 CPE[3]
00  // 24 x50y47 CPE[4]
00  // 25 x50y47 CPE[5]
00  // 26 x50y47 CPE[6]
00  // 27 x50y47 CPE[7]
00  // 28 x50y47 CPE[8]
00  // 29 x50y47 CPE[9]
00  // 30 x50y48 CPE[0]  _a292  C_AND////    
00  // 31 x50y48 CPE[1]
00  // 32 x50y48 CPE[2]
00  // 33 x50y48 CPE[3]
00  // 34 x50y48 CPE[4]
00  // 35 x50y48 CPE[5]
00  // 36 x50y48 CPE[6]
00  // 37 x50y48 CPE[7]
00  // 38 x50y48 CPE[8]
00  // 39 x50y48 CPE[9]
11  // 40 x49y47 INMUX plane 2,1
09  // 41 x49y47 INMUX plane 4,3
01  // 42 x49y47 INMUX plane 6,5
1B  // 43 x49y47 INMUX plane 8,7
01  // 44 x49y47 INMUX plane 10,9
08  // 45 x49y47 INMUX plane 12,11
3A  // 46 x49y48 INMUX plane 2,1
1A  // 47 x49y48 INMUX plane 4,3
0D  // 48 x49y48 INMUX plane 6,5
20  // 49 x49y48 INMUX plane 8,7
28  // 50 x49y48 INMUX plane 10,9
05  // 51 x49y48 INMUX plane 12,11
03  // 52 x50y47 INMUX plane 2,1
1D  // 53 x50y47 INMUX plane 4,3
AD  // 54 x50y47 INMUX plane 6,5
04  // 55 x50y47 INMUX plane 8,7
A8  // 56 x50y47 INMUX plane 10,9
25  // 57 x50y47 INMUX plane 12,11
1C  // 58 x50y48 INMUX plane 2,1
2B  // 59 x50y48 INMUX plane 4,3
B8  // 60 x50y48 INMUX plane 6,5
26  // 61 x50y48 INMUX plane 8,7
A0  // 62 x50y48 INMUX plane 10,9
00  // 63 x50y48 INMUX plane 12,11
92  // 64 x50y48 SB_BIG plane 1
26  // 65 x50y48 SB_BIG plane 1
01  // 66 x50y48 SB_DRIVE plane 2,1
89  // 67 x50y48 SB_BIG plane 2
30  // 68 x50y48 SB_BIG plane 2
08  // 69 x50y48 SB_BIG plane 3
16  // 70 x50y48 SB_BIG plane 3
00  // 71 x50y48 SB_DRIVE plane 4,3
A0  // 72 x50y48 SB_BIG plane 4
14  // 73 x50y48 SB_BIG plane 4
C2  // 74 x50y48 SB_BIG plane 5
12  // 75 x50y48 SB_BIG plane 5
00  // 76 x50y48 SB_DRIVE plane 6,5
50  // 77 x50y48 SB_BIG plane 6
24  // 78 x50y48 SB_BIG plane 6
8B  // 79 x50y48 SB_BIG plane 7
24  // 80 x50y48 SB_BIG plane 7
00  // 81 x50y48 SB_DRIVE plane 8,7
48  // 82 x50y48 SB_BIG plane 8
12  // 83 x50y48 SB_BIG plane 8
48  // 84 x50y48 SB_BIG plane 9
12  // 85 x50y48 SB_BIG plane 9
00  // 86 x50y48 SB_DRIVE plane 10,9
59  // 87 x50y48 SB_BIG plane 10
12  // 88 x50y48 SB_BIG plane 10
48  // 89 x50y48 SB_BIG plane 11
12  // 90 x50y48 SB_BIG plane 11
00  // 91 x50y48 SB_DRIVE plane 12,11
48  // 92 x50y48 SB_BIG plane 12
12  // 93 x50y48 SB_BIG plane 12
F4  // 94 x49y47 SB_SML plane 1
93  // 95 x49y47 SB_SML plane 2,1
0B  // 96 x49y47 SB_SML plane 2
A8  // 97 x49y47 SB_SML plane 3
82  // 98 x49y47 SB_SML plane 4,3
0A  // 99 x49y47 SB_SML plane 4
B1  // 100 x49y47 SB_SML plane 5
80  // 101 x49y47 SB_SML plane 6,5
2A  // 102 x49y47 SB_SML plane 6
C8  // 103 x49y47 SB_SML plane 7
82  // 104 x49y47 SB_SML plane 8,7
32  // 105 x49y47 SB_SML plane 8
CE  // 106 x49y47 SB_SML plane 9
87  // 107 x49y47 SB_SML plane 10,9
32  // 108 x49y47 SB_SML plane 10
A8  // 109 x49y47 SB_SML plane 11
82  // 110 x49y47 SB_SML plane 12,11
2A  // 111 x49y47 SB_SML plane 12
13 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x51y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6216     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
18 // y_sel: 47
F6 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 621E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y47 CPE[0]  _a31  C_OR/D///    
00  //  1 x51y47 CPE[1]
00  //  2 x51y47 CPE[2]
00  //  3 x51y47 CPE[3]
00  //  4 x51y47 CPE[4]
00  //  5 x51y47 CPE[5]
00  //  6 x51y47 CPE[6]
00  //  7 x51y47 CPE[7]
00  //  8 x51y47 CPE[8]
00  //  9 x51y47 CPE[9]
00  // 10 x51y48 CPE[0]  _a103  C_ORAND/D///    
00  // 11 x51y48 CPE[1]
00  // 12 x51y48 CPE[2]
00  // 13 x51y48 CPE[3]
00  // 14 x51y48 CPE[4]
00  // 15 x51y48 CPE[5]
00  // 16 x51y48 CPE[6]
00  // 17 x51y48 CPE[7]
00  // 18 x51y48 CPE[8]
00  // 19 x51y48 CPE[9]
00  // 20 x52y47 CPE[0]  _a21  C_AND////    
00  // 21 x52y47 CPE[1]
00  // 22 x52y47 CPE[2]
00  // 23 x52y47 CPE[3]
00  // 24 x52y47 CPE[4]
00  // 25 x52y47 CPE[5]
00  // 26 x52y47 CPE[6]
00  // 27 x52y47 CPE[7]
00  // 28 x52y47 CPE[8]
00  // 29 x52y47 CPE[9]
00  // 30 x52y48 CPE[0]  _a333  C_////Bridge
00  // 31 x52y48 CPE[1]
00  // 32 x52y48 CPE[2]
00  // 33 x52y48 CPE[3]
00  // 34 x52y48 CPE[4]
00  // 35 x52y48 CPE[5]
00  // 36 x52y48 CPE[6]
00  // 37 x52y48 CPE[7]
00  // 38 x52y48 CPE[8]
00  // 39 x52y48 CPE[9]
08  // 40 x51y47 INMUX plane 2,1
00  // 41 x51y47 INMUX plane 4,3
38  // 42 x51y47 INMUX plane 6,5
2C  // 43 x51y47 INMUX plane 8,7
28  // 44 x51y47 INMUX plane 10,9
05  // 45 x51y47 INMUX plane 12,11
01  // 46 x51y48 INMUX plane 2,1
3A  // 47 x51y48 INMUX plane 4,3
1D  // 48 x51y48 INMUX plane 6,5
00  // 49 x51y48 INMUX plane 8,7
01  // 50 x51y48 INMUX plane 10,9
21  // 51 x51y48 INMUX plane 12,11
08  // 52 x52y47 INMUX plane 2,1
0D  // 53 x52y47 INMUX plane 4,3
0D  // 54 x52y47 INMUX plane 6,5
53  // 55 x52y47 INMUX plane 8,7
11  // 56 x52y47 INMUX plane 10,9
C0  // 57 x52y47 INMUX plane 12,11
11  // 58 x52y48 INMUX plane 2,1
10  // 59 x52y48 INMUX plane 4,3
0E  // 60 x52y48 INMUX plane 6,5
D9  // 61 x52y48 INMUX plane 8,7
08  // 62 x52y48 INMUX plane 10,9
C5  // 63 x52y48 INMUX plane 12,11
53  // 64 x51y47 SB_BIG plane 1
44  // 65 x51y47 SB_BIG plane 1
00  // 66 x51y47 SB_DRIVE plane 2,1
C1  // 67 x51y47 SB_BIG plane 2
22  // 68 x51y47 SB_BIG plane 2
48  // 69 x51y47 SB_BIG plane 3
12  // 70 x51y47 SB_BIG plane 3
00  // 71 x51y47 SB_DRIVE plane 4,3
48  // 72 x51y47 SB_BIG plane 4
12  // 73 x51y47 SB_BIG plane 4
41  // 74 x51y47 SB_BIG plane 5
12  // 75 x51y47 SB_BIG plane 5
00  // 76 x51y47 SB_DRIVE plane 6,5
48  // 77 x51y47 SB_BIG plane 6
12  // 78 x51y47 SB_BIG plane 6
48  // 79 x51y47 SB_BIG plane 7
12  // 80 x51y47 SB_BIG plane 7
00  // 81 x51y47 SB_DRIVE plane 8,7
48  // 82 x51y47 SB_BIG plane 8
10  // 83 x51y47 SB_BIG plane 8
93  // 84 x51y47 SB_BIG plane 9
23  // 85 x51y47 SB_BIG plane 9
00  // 86 x51y47 SB_DRIVE plane 10,9
48  // 87 x51y47 SB_BIG plane 10
10  // 88 x51y47 SB_BIG plane 10
70  // 89 x51y47 SB_BIG plane 11
24  // 90 x51y47 SB_BIG plane 11
00  // 91 x51y47 SB_DRIVE plane 12,11
48  // 92 x51y47 SB_BIG plane 12
12  // 93 x51y47 SB_BIG plane 12
81  // 94 x52y48 SB_SML plane 1
85  // 95 x52y48 SB_SML plane 2,1
2A  // 96 x52y48 SB_SML plane 2
28  // 97 x52y48 SB_SML plane 3
82  // 98 x52y48 SB_SML plane 4,3
2A  // 99 x52y48 SB_SML plane 4
A8  // 100 x52y48 SB_SML plane 5
22  // 101 x52y48 SB_SML plane 6,5
4C  // 102 x52y48 SB_SML plane 6
A8  // 103 x52y48 SB_SML plane 7
86  // 104 x52y48 SB_SML plane 8,7
2A  // 105 x52y48 SB_SML plane 8
A8  // 106 x52y48 SB_SML plane 9
82  // 107 x52y48 SB_SML plane 10,9
2A  // 108 x52y48 SB_SML plane 10
A8  // 109 x52y48 SB_SML plane 11
82  // 110 x52y48 SB_SML plane 12,11
2A  // 111 x52y48 SB_SML plane 12
78 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x53y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6294     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
18 // y_sel: 47
2E // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 629C
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x53y47 CPE[0]  _a179  C_///AND/D
00  //  1 x53y47 CPE[1]
00  //  2 x53y47 CPE[2]
00  //  3 x53y47 CPE[3]
00  //  4 x53y47 CPE[4]
00  //  5 x53y47 CPE[5]
00  //  6 x53y47 CPE[6]
00  //  7 x53y47 CPE[7]
00  //  8 x53y47 CPE[8]
00  //  9 x53y47 CPE[9]
00  // 10 x53y48 CPE[0]
00  // 11 x53y48 CPE[1]
00  // 12 x53y48 CPE[2]
00  // 13 x53y48 CPE[3]
00  // 14 x53y48 CPE[4]
00  // 15 x53y48 CPE[5]
00  // 16 x53y48 CPE[6]
00  // 17 x53y48 CPE[7]
00  // 18 x53y48 CPE[8]
00  // 19 x53y48 CPE[9]
00  // 20 x54y47 CPE[0]  _a19  C_AND////    
00  // 21 x54y47 CPE[1]
00  // 22 x54y47 CPE[2]
00  // 23 x54y47 CPE[3]
00  // 24 x54y47 CPE[4]
00  // 25 x54y47 CPE[5]
00  // 26 x54y47 CPE[6]
00  // 27 x54y47 CPE[7]
00  // 28 x54y47 CPE[8]
00  // 29 x54y47 CPE[9]
00  // 30 x54y48 CPE[0]  _a328  C_////Bridge
00  // 31 x54y48 CPE[1]
00  // 32 x54y48 CPE[2]
00  // 33 x54y48 CPE[3]
00  // 34 x54y48 CPE[4]
00  // 35 x54y48 CPE[5]
00  // 36 x54y48 CPE[6]
00  // 37 x54y48 CPE[7]
00  // 38 x54y48 CPE[8]
00  // 39 x54y48 CPE[9]
30  // 40 x53y47 INMUX plane 2,1
00  // 41 x53y47 INMUX plane 4,3
21  // 42 x53y47 INMUX plane 6,5
00  // 43 x53y47 INMUX plane 8,7
10  // 44 x53y47 INMUX plane 10,9
00  // 45 x53y47 INMUX plane 12,11
21  // 46 x53y48 INMUX plane 2,1
05  // 47 x53y48 INMUX plane 4,3
0D  // 48 x53y48 INMUX plane 6,5
00  // 49 x53y48 INMUX plane 8,7
20  // 50 x53y48 INMUX plane 10,9
04  // 51 x53y48 INMUX plane 12,11
00  // 52 x54y47 INMUX plane 2,1
00  // 53 x54y47 INMUX plane 4,3
20  // 54 x54y47 INMUX plane 6,5
27  // 55 x54y47 INMUX plane 8,7
40  // 56 x54y47 INMUX plane 10,9
05  // 57 x54y47 INMUX plane 12,11
01  // 58 x54y48 INMUX plane 2,1
00  // 59 x54y48 INMUX plane 4,3
78  // 60 x54y48 INMUX plane 6,5
00  // 61 x54y48 INMUX plane 8,7
68  // 62 x54y48 INMUX plane 10,9
00  // 63 x54y48 INMUX plane 12,11
51  // 64 x54y48 SB_BIG plane 1
14  // 65 x54y48 SB_BIG plane 1
00  // 66 x54y48 SB_DRIVE plane 2,1
00  // 67 x54y48 SB_BIG plane 2
00  // 68 x54y48 SB_BIG plane 2
48  // 69 x54y48 SB_BIG plane 3
10  // 70 x54y48 SB_BIG plane 3
00  // 71 x54y48 SB_DRIVE plane 4,3
48  // 72 x54y48 SB_BIG plane 4
12  // 73 x54y48 SB_BIG plane 4
18  // 74 x54y48 SB_BIG plane 5
14  // 75 x54y48 SB_BIG plane 5
00  // 76 x54y48 SB_DRIVE plane 6,5
11  // 77 x54y48 SB_BIG plane 6
00  // 78 x54y48 SB_BIG plane 6
48  // 79 x54y48 SB_BIG plane 7
22  // 80 x54y48 SB_BIG plane 7
00  // 81 x54y48 SB_DRIVE plane 8,7
48  // 82 x54y48 SB_BIG plane 8
12  // 83 x54y48 SB_BIG plane 8
00  // 84 x54y48 SB_BIG plane 9
01  // 85 x54y48 SB_BIG plane 9
00  // 86 x54y48 SB_DRIVE plane 10,9
00  // 87 x54y48 SB_BIG plane 10
00  // 88 x54y48 SB_BIG plane 10
00  // 89 x54y48 SB_BIG plane 11
00  // 90 x54y48 SB_BIG plane 11
00  // 91 x54y48 SB_DRIVE plane 12,11
00  // 92 x54y48 SB_BIG plane 12
00  // 93 x54y48 SB_BIG plane 12
A8  // 94 x53y47 SB_SML plane 1
02  // 95 x53y47 SB_SML plane 2,1
00  // 96 x53y47 SB_SML plane 2
A8  // 97 x53y47 SB_SML plane 3
82  // 98 x53y47 SB_SML plane 4,3
2A  // 99 x53y47 SB_SML plane 4
A8  // 100 x53y47 SB_SML plane 5
02  // 101 x53y47 SB_SML plane 6,5
00  // 102 x53y47 SB_SML plane 6
A1  // 103 x53y47 SB_SML plane 7
82  // 104 x53y47 SB_SML plane 8,7
22  // 105 x53y47 SB_SML plane 8
00  // 106 x53y47 SB_SML plane 9
20  // 107 x53y47 SB_SML plane 10,9
12  // 108 x53y47 SB_SML plane 10
30  // 109 x53y47 SB_SML plane 11
02  // 110 x53y47 SB_SML plane 12,11
12 // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x55y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6311     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
18 // y_sel: 47
26 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6319
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x55y47 CPE[0]  _a13  C_AND////    
00  //  1 x55y47 CPE[1]
00  //  2 x55y47 CPE[2]
00  //  3 x55y47 CPE[3]
00  //  4 x55y47 CPE[4]
00  //  5 x55y47 CPE[5]
00  //  6 x55y47 CPE[6]
00  //  7 x55y47 CPE[7]
00  //  8 x55y47 CPE[8]
00  //  9 x55y47 CPE[9]
00  // 10 x55y48 CPE[0]
00  // 11 x55y48 CPE[1]
00  // 12 x55y48 CPE[2]
00  // 13 x55y48 CPE[3]
00  // 14 x55y48 CPE[4]
00  // 15 x55y48 CPE[5]
00  // 16 x55y48 CPE[6]
00  // 17 x55y48 CPE[7]
00  // 18 x55y48 CPE[8]
00  // 19 x55y48 CPE[9]
00  // 20 x56y47 CPE[0]
00  // 21 x56y47 CPE[1]
00  // 22 x56y47 CPE[2]
00  // 23 x56y47 CPE[3]
00  // 24 x56y47 CPE[4]
00  // 25 x56y47 CPE[5]
00  // 26 x56y47 CPE[6]
00  // 27 x56y47 CPE[7]
00  // 28 x56y47 CPE[8]
00  // 29 x56y47 CPE[9]
00  // 30 x56y48 CPE[0]
00  // 31 x56y48 CPE[1]
00  // 32 x56y48 CPE[2]
00  // 33 x56y48 CPE[3]
00  // 34 x56y48 CPE[4]
00  // 35 x56y48 CPE[5]
00  // 36 x56y48 CPE[6]
00  // 37 x56y48 CPE[7]
00  // 38 x56y48 CPE[8]
00  // 39 x56y48 CPE[9]
3D  // 40 x55y47 INMUX plane 2,1
08  // 41 x55y47 INMUX plane 4,3
2D  // 42 x55y47 INMUX plane 6,5
39  // 43 x55y47 INMUX plane 8,7
20  // 44 x55y47 INMUX plane 10,9
28  // 45 x55y47 INMUX plane 12,11
01  // 46 x55y48 INMUX plane 2,1
00  // 47 x55y48 INMUX plane 4,3
09  // 48 x55y48 INMUX plane 6,5
00  // 49 x55y48 INMUX plane 8,7
00  // 50 x55y48 INMUX plane 10,9
03  // 51 x55y48 INMUX plane 12,11
08  // 52 x56y47 INMUX plane 2,1
00  // 53 x56y47 INMUX plane 4,3
01  // 54 x56y47 INMUX plane 6,5
01  // 55 x56y47 INMUX plane 8,7
00  // 56 x56y47 INMUX plane 10,9
40  // 57 x56y47 INMUX plane 12,11
00  // 58 x56y48 INMUX plane 2,1
00  // 59 x56y48 INMUX plane 4,3
03  // 60 x56y48 INMUX plane 6,5
40  // 61 x56y48 INMUX plane 8,7
00  // 62 x56y48 INMUX plane 10,9
48  // 63 x56y48 INMUX plane 12,11
48  // 64 x55y47 SB_BIG plane 1
12  // 65 x55y47 SB_BIG plane 1
00  // 66 x55y47 SB_DRIVE plane 2,1
19  // 67 x55y47 SB_BIG plane 2
00  // 68 x55y47 SB_BIG plane 2
00  // 69 x55y47 SB_BIG plane 3
00  // 70 x55y47 SB_BIG plane 3
00  // 71 x55y47 SB_DRIVE plane 4,3
00  // 72 x55y47 SB_BIG plane 4
00  // 73 x55y47 SB_BIG plane 4
59  // 74 x55y47 SB_BIG plane 5
12  // 75 x55y47 SB_BIG plane 5
00  // 76 x55y47 SB_DRIVE plane 6,5
00  // 77 x55y47 SB_BIG plane 6
00  // 78 x55y47 SB_BIG plane 6
11  // 79 x55y47 SB_BIG plane 7
00  // 80 x55y47 SB_BIG plane 7
00  // 81 x55y47 SB_DRIVE plane 8,7
00  // 82 x55y47 SB_BIG plane 8
00  // 83 x55y47 SB_BIG plane 8
00  // 84 x55y47 SB_BIG plane 9
00  // 85 x55y47 SB_BIG plane 9
00  // 86 x55y47 SB_DRIVE plane 10,9
00  // 87 x55y47 SB_BIG plane 10
00  // 88 x55y47 SB_BIG plane 10
00  // 89 x55y47 SB_BIG plane 11
00  // 90 x55y47 SB_BIG plane 11
00  // 91 x55y47 SB_DRIVE plane 12,11
00  // 92 x55y47 SB_BIG plane 12
00  // 93 x55y47 SB_BIG plane 12
08  // 94 x56y48 SB_SML plane 1
02  // 95 x56y48 SB_SML plane 2,1
00  // 96 x56y48 SB_SML plane 2
00  // 97 x56y48 SB_SML plane 3
00  // 98 x56y48 SB_SML plane 4,3
00  // 99 x56y48 SB_SML plane 4
A8  // 100 x56y48 SB_SML plane 5
02  // 101 x56y48 SB_SML plane 6,5
4E // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x57y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6385     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
18 // y_sel: 47
FE // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 638D
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y47 CPE[0]
00  //  1 x57y47 CPE[1]
00  //  2 x57y47 CPE[2]
00  //  3 x57y47 CPE[3]
00  //  4 x57y47 CPE[4]
00  //  5 x57y47 CPE[5]
00  //  6 x57y47 CPE[6]
00  //  7 x57y47 CPE[7]
00  //  8 x57y47 CPE[8]
00  //  9 x57y47 CPE[9]
00  // 10 x57y48 CPE[0]
00  // 11 x57y48 CPE[1]
00  // 12 x57y48 CPE[2]
00  // 13 x57y48 CPE[3]
00  // 14 x57y48 CPE[4]
00  // 15 x57y48 CPE[5]
00  // 16 x57y48 CPE[6]
00  // 17 x57y48 CPE[7]
00  // 18 x57y48 CPE[8]
00  // 19 x57y48 CPE[9]
00  // 20 x58y47 CPE[0]
00  // 21 x58y47 CPE[1]
00  // 22 x58y47 CPE[2]
00  // 23 x58y47 CPE[3]
00  // 24 x58y47 CPE[4]
00  // 25 x58y47 CPE[5]
00  // 26 x58y47 CPE[6]
00  // 27 x58y47 CPE[7]
00  // 28 x58y47 CPE[8]
00  // 29 x58y47 CPE[9]
00  // 30 x58y48 CPE[0]
00  // 31 x58y48 CPE[1]
00  // 32 x58y48 CPE[2]
00  // 33 x58y48 CPE[3]
00  // 34 x58y48 CPE[4]
00  // 35 x58y48 CPE[5]
00  // 36 x58y48 CPE[6]
00  // 37 x58y48 CPE[7]
00  // 38 x58y48 CPE[8]
00  // 39 x58y48 CPE[9]
03  // 40 x57y47 INMUX plane 2,1
00  // 41 x57y47 INMUX plane 4,3
00  // 42 x57y47 INMUX plane 6,5
00  // 43 x57y47 INMUX plane 8,7
00  // 44 x57y47 INMUX plane 10,9
18  // 45 x57y47 INMUX plane 12,11
B0 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x59y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
18 // y_sel: 47
96 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63C9
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x59y47 CPE[0]
00  //  1 x59y47 CPE[1]
00  //  2 x59y47 CPE[2]
00  //  3 x59y47 CPE[3]
00  //  4 x59y47 CPE[4]
00  //  5 x59y47 CPE[5]
00  //  6 x59y47 CPE[6]
00  //  7 x59y47 CPE[7]
00  //  8 x59y47 CPE[8]
00  //  9 x59y47 CPE[9]
00  // 10 x59y48 CPE[0]
00  // 11 x59y48 CPE[1]
00  // 12 x59y48 CPE[2]
00  // 13 x59y48 CPE[3]
00  // 14 x59y48 CPE[4]
00  // 15 x59y48 CPE[5]
00  // 16 x59y48 CPE[6]
00  // 17 x59y48 CPE[7]
00  // 18 x59y48 CPE[8]
00  // 19 x59y48 CPE[9]
00  // 20 x60y47 CPE[0]
00  // 21 x60y47 CPE[1]
00  // 22 x60y47 CPE[2]
00  // 23 x60y47 CPE[3]
00  // 24 x60y47 CPE[4]
00  // 25 x60y47 CPE[5]
00  // 26 x60y47 CPE[6]
00  // 27 x60y47 CPE[7]
00  // 28 x60y47 CPE[8]
00  // 29 x60y47 CPE[9]
00  // 30 x60y48 CPE[0]
00  // 31 x60y48 CPE[1]
00  // 32 x60y48 CPE[2]
00  // 33 x60y48 CPE[3]
00  // 34 x60y48 CPE[4]
00  // 35 x60y48 CPE[5]
00  // 36 x60y48 CPE[6]
00  // 37 x60y48 CPE[7]
00  // 38 x60y48 CPE[8]
00  // 39 x60y48 CPE[9]
00  // 40 x59y47 INMUX plane 2,1
00  // 41 x59y47 INMUX plane 4,3
00  // 42 x59y47 INMUX plane 6,5
00  // 43 x59y47 INMUX plane 8,7
00  // 44 x59y47 INMUX plane 10,9
00  // 45 x59y47 INMUX plane 12,11
00  // 46 x59y48 INMUX plane 2,1
00  // 47 x59y48 INMUX plane 4,3
00  // 48 x59y48 INMUX plane 6,5
00  // 49 x59y48 INMUX plane 8,7
00  // 50 x59y48 INMUX plane 10,9
00  // 51 x59y48 INMUX plane 12,11
00  // 52 x60y47 INMUX plane 2,1
00  // 53 x60y47 INMUX plane 4,3
00  // 54 x60y47 INMUX plane 6,5
00  // 55 x60y47 INMUX plane 8,7
00  // 56 x60y47 INMUX plane 10,9
00  // 57 x60y47 INMUX plane 12,11
00  // 58 x60y48 INMUX plane 2,1
00  // 59 x60y48 INMUX plane 4,3
00  // 60 x60y48 INMUX plane 6,5
00  // 61 x60y48 INMUX plane 8,7
00  // 62 x60y48 INMUX plane 10,9
00  // 63 x60y48 INMUX plane 12,11
00  // 64 x59y47 SB_BIG plane 1
00  // 65 x59y47 SB_BIG plane 1
00  // 66 x59y47 SB_DRIVE plane 2,1
00  // 67 x59y47 SB_BIG plane 2
00  // 68 x59y47 SB_BIG plane 2
00  // 69 x59y47 SB_BIG plane 3
00  // 70 x59y47 SB_BIG plane 3
00  // 71 x59y47 SB_DRIVE plane 4,3
00  // 72 x59y47 SB_BIG plane 4
70  // 73 x59y47 SB_BIG plane 4
F3 // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x65y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6419     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
18 // y_sel: 47
FC // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6421
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x65y47 CPE[0]
00  //  1 x65y47 CPE[1]
00  //  2 x65y47 CPE[2]
00  //  3 x65y47 CPE[3]
00  //  4 x65y47 CPE[4]
00  //  5 x65y47 CPE[5]
00  //  6 x65y47 CPE[6]
00  //  7 x65y47 CPE[7]
00  //  8 x65y47 CPE[8]
00  //  9 x65y47 CPE[9]
00  // 10 x65y48 CPE[0]
00  // 11 x65y48 CPE[1]
00  // 12 x65y48 CPE[2]
00  // 13 x65y48 CPE[3]
00  // 14 x65y48 CPE[4]
00  // 15 x65y48 CPE[5]
00  // 16 x65y48 CPE[6]
00  // 17 x65y48 CPE[7]
00  // 18 x65y48 CPE[8]
00  // 19 x65y48 CPE[9]
00  // 20 x66y47 CPE[0]
00  // 21 x66y47 CPE[1]
00  // 22 x66y47 CPE[2]
00  // 23 x66y47 CPE[3]
00  // 24 x66y47 CPE[4]
00  // 25 x66y47 CPE[5]
00  // 26 x66y47 CPE[6]
00  // 27 x66y47 CPE[7]
00  // 28 x66y47 CPE[8]
00  // 29 x66y47 CPE[9]
00  // 30 x66y48 CPE[0]
00  // 31 x66y48 CPE[1]
00  // 32 x66y48 CPE[2]
00  // 33 x66y48 CPE[3]
00  // 34 x66y48 CPE[4]
00  // 35 x66y48 CPE[5]
00  // 36 x66y48 CPE[6]
00  // 37 x66y48 CPE[7]
00  // 38 x66y48 CPE[8]
00  // 39 x66y48 CPE[9]
00  // 40 x65y47 INMUX plane 2,1
00  // 41 x65y47 INMUX plane 4,3
00  // 42 x65y47 INMUX plane 6,5
00  // 43 x65y47 INMUX plane 8,7
00  // 44 x65y47 INMUX plane 10,9
00  // 45 x65y47 INMUX plane 12,11
00  // 46 x65y48 INMUX plane 2,1
00  // 47 x65y48 INMUX plane 4,3
00  // 48 x65y48 INMUX plane 6,5
00  // 49 x65y48 INMUX plane 8,7
00  // 50 x65y48 INMUX plane 10,9
00  // 51 x65y48 INMUX plane 12,11
00  // 52 x66y47 INMUX plane 2,1
00  // 53 x66y47 INMUX plane 4,3
00  // 54 x66y47 INMUX plane 6,5
00  // 55 x66y47 INMUX plane 8,7
00  // 56 x66y47 INMUX plane 10,9
00  // 57 x66y47 INMUX plane 12,11
00  // 58 x66y48 INMUX plane 2,1
00  // 59 x66y48 INMUX plane 4,3
00  // 60 x66y48 INMUX plane 6,5
00  // 61 x66y48 INMUX plane 8,7
00  // 62 x66y48 INMUX plane 10,9
00  // 63 x66y48 INMUX plane 12,11
00  // 64 x66y48 SB_BIG plane 1
00  // 65 x66y48 SB_BIG plane 1
00  // 66 x66y48 SB_DRIVE plane 2,1
00  // 67 x66y48 SB_BIG plane 2
00  // 68 x66y48 SB_BIG plane 2
00  // 69 x66y48 SB_BIG plane 3
00  // 70 x66y48 SB_BIG plane 3
00  // 71 x66y48 SB_DRIVE plane 4,3
00  // 72 x66y48 SB_BIG plane 4
00  // 73 x66y48 SB_BIG plane 4
00  // 74 x66y48 SB_BIG plane 5
00  // 75 x66y48 SB_BIG plane 5
00  // 76 x66y48 SB_DRIVE plane 6,5
00  // 77 x66y48 SB_BIG plane 6
00  // 78 x66y48 SB_BIG plane 6
03  // 79 x66y48 SB_BIG plane 7
32  // 80 x66y48 SB_BIG plane 7
04  // 81 x66y48 SB_DRIVE plane 8,7
D7 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6479     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6481
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 64F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 64FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_W1_A[6]  _a266  IBF  at x0y49
00  //  1 GPIO_W1_A[6]
00  //  2 GPIO_W1_A[6]
00  //  3 GPIO_W1_A[6]
00  //  4 GPIO_W1_A[6]
00  //  5 GPIO_W1_A[6]
01  //  6 GPIO_W1_A[6]
00  //  7 GPIO_W1_A[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y49
00  // 10 edge_io_EN1 at x-2y49
00  // 11 edge_io_EN0 at x-2y50
00  // 12 edge_io_EN1 at x-2y50
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
48  // 84 x0y50 SB_BIG plane 9
12  // 85 x0y50 SB_BIG plane 9
00  // 86 x0y50 SB_DRIVE plane 10,9
48  // 87 x0y50 SB_BIG plane 10
12  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
22  // 98 x-1y49 SB_SML plane 4,3
28  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
82  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
2A  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
12  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
74 // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6575     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
19 // y_sel: 49
46 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 657D
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x1y49 CPE[0]
00  //  1 x1y49 CPE[1]
00  //  2 x1y49 CPE[2]
00  //  3 x1y49 CPE[3]
00  //  4 x1y49 CPE[4]
00  //  5 x1y49 CPE[5]
00  //  6 x1y49 CPE[6]
00  //  7 x1y49 CPE[7]
00  //  8 x1y49 CPE[8]
00  //  9 x1y49 CPE[9]
00  // 10 x1y50 CPE[0]
00  // 11 x1y50 CPE[1]
00  // 12 x1y50 CPE[2]
00  // 13 x1y50 CPE[3]
00  // 14 x1y50 CPE[4]
00  // 15 x1y50 CPE[5]
00  // 16 x1y50 CPE[6]
00  // 17 x1y50 CPE[7]
00  // 18 x1y50 CPE[8]
00  // 19 x1y50 CPE[9]
00  // 20 x2y49 CPE[0]
00  // 21 x2y49 CPE[1]
00  // 22 x2y49 CPE[2]
00  // 23 x2y49 CPE[3]
00  // 24 x2y49 CPE[4]
00  // 25 x2y49 CPE[5]
00  // 26 x2y49 CPE[6]
00  // 27 x2y49 CPE[7]
00  // 28 x2y49 CPE[8]
00  // 29 x2y49 CPE[9]
00  // 30 x2y50 CPE[0]
00  // 31 x2y50 CPE[1]
00  // 32 x2y50 CPE[2]
00  // 33 x2y50 CPE[3]
00  // 34 x2y50 CPE[4]
00  // 35 x2y50 CPE[5]
00  // 36 x2y50 CPE[6]
00  // 37 x2y50 CPE[7]
00  // 38 x2y50 CPE[8]
00  // 39 x2y50 CPE[9]
00  // 40 x1y49 INMUX plane 2,1
08  // 41 x1y49 INMUX plane 4,3
00  // 42 x1y49 INMUX plane 6,5
00  // 43 x1y49 INMUX plane 8,7
00  // 44 x1y49 INMUX plane 10,9
08  // 45 x1y49 INMUX plane 12,11
00  // 46 x1y50 INMUX plane 2,1
00  // 47 x1y50 INMUX plane 4,3
00  // 48 x1y50 INMUX plane 6,5
00  // 49 x1y50 INMUX plane 8,7
00  // 50 x1y50 INMUX plane 10,9
00  // 51 x1y50 INMUX plane 12,11
00  // 52 x2y49 INMUX plane 2,1
08  // 53 x2y49 INMUX plane 4,3
00  // 54 x2y49 INMUX plane 6,5
00  // 55 x2y49 INMUX plane 8,7
01  // 56 x2y49 INMUX plane 10,9
08  // 57 x2y49 INMUX plane 12,11
00  // 58 x2y50 INMUX plane 2,1
00  // 59 x2y50 INMUX plane 4,3
00  // 60 x2y50 INMUX plane 6,5
00  // 61 x2y50 INMUX plane 8,7
00  // 62 x2y50 INMUX plane 10,9
00  // 63 x2y50 INMUX plane 12,11
00  // 64 x1y49 SB_BIG plane 1
00  // 65 x1y49 SB_BIG plane 1
00  // 66 x1y49 SB_DRIVE plane 2,1
00  // 67 x1y49 SB_BIG plane 2
00  // 68 x1y49 SB_BIG plane 2
00  // 69 x1y49 SB_BIG plane 3
00  // 70 x1y49 SB_BIG plane 3
00  // 71 x1y49 SB_DRIVE plane 4,3
11  // 72 x1y49 SB_BIG plane 4
00  // 73 x1y49 SB_BIG plane 4
00  // 74 x1y49 SB_BIG plane 5
00  // 75 x1y49 SB_BIG plane 5
00  // 76 x1y49 SB_DRIVE plane 6,5
00  // 77 x1y49 SB_BIG plane 6
00  // 78 x1y49 SB_BIG plane 6
00  // 79 x1y49 SB_BIG plane 7
00  // 80 x1y49 SB_BIG plane 7
00  // 81 x1y49 SB_DRIVE plane 8,7
00  // 82 x1y49 SB_BIG plane 8
00  // 83 x1y49 SB_BIG plane 8
39  // 84 x1y49 SB_BIG plane 9
00  // 85 x1y49 SB_BIG plane 9
00  // 86 x1y49 SB_DRIVE plane 10,9
00  // 87 x1y49 SB_BIG plane 10
00  // 88 x1y49 SB_BIG plane 10
00  // 89 x1y49 SB_BIG plane 11
00  // 90 x1y49 SB_BIG plane 11
00  // 91 x1y49 SB_DRIVE plane 12,11
11  // 92 x1y49 SB_BIG plane 12
E4 // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x3y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 65E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
19 // y_sel: 49
2E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65E8
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x3y49 CPE[0]
00  //  1 x3y49 CPE[1]
00  //  2 x3y49 CPE[2]
00  //  3 x3y49 CPE[3]
00  //  4 x3y49 CPE[4]
00  //  5 x3y49 CPE[5]
00  //  6 x3y49 CPE[6]
00  //  7 x3y49 CPE[7]
00  //  8 x3y49 CPE[8]
00  //  9 x3y49 CPE[9]
00  // 10 x3y50 CPE[0]
00  // 11 x3y50 CPE[1]
00  // 12 x3y50 CPE[2]
00  // 13 x3y50 CPE[3]
00  // 14 x3y50 CPE[4]
00  // 15 x3y50 CPE[5]
00  // 16 x3y50 CPE[6]
00  // 17 x3y50 CPE[7]
00  // 18 x3y50 CPE[8]
00  // 19 x3y50 CPE[9]
00  // 20 x4y49 CPE[0]
00  // 21 x4y49 CPE[1]
00  // 22 x4y49 CPE[2]
00  // 23 x4y49 CPE[3]
00  // 24 x4y49 CPE[4]
00  // 25 x4y49 CPE[5]
00  // 26 x4y49 CPE[6]
00  // 27 x4y49 CPE[7]
00  // 28 x4y49 CPE[8]
00  // 29 x4y49 CPE[9]
00  // 30 x4y50 CPE[0]
00  // 31 x4y50 CPE[1]
00  // 32 x4y50 CPE[2]
00  // 33 x4y50 CPE[3]
00  // 34 x4y50 CPE[4]
00  // 35 x4y50 CPE[5]
00  // 36 x4y50 CPE[6]
00  // 37 x4y50 CPE[7]
00  // 38 x4y50 CPE[8]
00  // 39 x4y50 CPE[9]
00  // 40 x3y49 INMUX plane 2,1
08  // 41 x3y49 INMUX plane 4,3
00  // 42 x3y49 INMUX plane 6,5
00  // 43 x3y49 INMUX plane 8,7
01  // 44 x3y49 INMUX plane 10,9
08  // 45 x3y49 INMUX plane 12,11
B4 // -- CRC low byte
89 // -- CRC high byte


// Config Latches on x5y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 661C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
19 // y_sel: 49
F6 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6624
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y49 CPE[0]
00  //  1 x5y49 CPE[1]
00  //  2 x5y49 CPE[2]
00  //  3 x5y49 CPE[3]
00  //  4 x5y49 CPE[4]
00  //  5 x5y49 CPE[5]
00  //  6 x5y49 CPE[6]
00  //  7 x5y49 CPE[7]
00  //  8 x5y49 CPE[8]
00  //  9 x5y49 CPE[9]
00  // 10 x5y50 CPE[0]
00  // 11 x5y50 CPE[1]
00  // 12 x5y50 CPE[2]
00  // 13 x5y50 CPE[3]
00  // 14 x5y50 CPE[4]
00  // 15 x5y50 CPE[5]
00  // 16 x5y50 CPE[6]
00  // 17 x5y50 CPE[7]
00  // 18 x5y50 CPE[8]
00  // 19 x5y50 CPE[9]
00  // 20 x6y49 CPE[0]
00  // 21 x6y49 CPE[1]
00  // 22 x6y49 CPE[2]
00  // 23 x6y49 CPE[3]
00  // 24 x6y49 CPE[4]
00  // 25 x6y49 CPE[5]
00  // 26 x6y49 CPE[6]
00  // 27 x6y49 CPE[7]
00  // 28 x6y49 CPE[8]
00  // 29 x6y49 CPE[9]
00  // 30 x6y50 CPE[0]
00  // 31 x6y50 CPE[1]
00  // 32 x6y50 CPE[2]
00  // 33 x6y50 CPE[3]
00  // 34 x6y50 CPE[4]
00  // 35 x6y50 CPE[5]
00  // 36 x6y50 CPE[6]
00  // 37 x6y50 CPE[7]
00  // 38 x6y50 CPE[8]
00  // 39 x6y50 CPE[9]
00  // 40 x5y49 INMUX plane 2,1
00  // 41 x5y49 INMUX plane 4,3
00  // 42 x5y49 INMUX plane 6,5
00  // 43 x5y49 INMUX plane 8,7
00  // 44 x5y49 INMUX plane 10,9
00  // 45 x5y49 INMUX plane 12,11
00  // 46 x5y50 INMUX plane 2,1
00  // 47 x5y50 INMUX plane 4,3
00  // 48 x5y50 INMUX plane 6,5
00  // 49 x5y50 INMUX plane 8,7
00  // 50 x5y50 INMUX plane 10,9
00  // 51 x5y50 INMUX plane 12,11
00  // 52 x6y49 INMUX plane 2,1
00  // 53 x6y49 INMUX plane 4,3
00  // 54 x6y49 INMUX plane 6,5
00  // 55 x6y49 INMUX plane 8,7
00  // 56 x6y49 INMUX plane 10,9
00  // 57 x6y49 INMUX plane 12,11
00  // 58 x6y50 INMUX plane 2,1
00  // 59 x6y50 INMUX plane 4,3
00  // 60 x6y50 INMUX plane 6,5
00  // 61 x6y50 INMUX plane 8,7
00  // 62 x6y50 INMUX plane 10,9
00  // 63 x6y50 INMUX plane 12,11
00  // 64 x5y49 SB_BIG plane 1
00  // 65 x5y49 SB_BIG plane 1
00  // 66 x5y49 SB_DRIVE plane 2,1
00  // 67 x5y49 SB_BIG plane 2
00  // 68 x5y49 SB_BIG plane 2
00  // 69 x5y49 SB_BIG plane 3
00  // 70 x5y49 SB_BIG plane 3
40  // 71 x5y49 SB_DRIVE plane 4,3
00  // 72 x5y49 SB_BIG plane 4
00  // 73 x5y49 SB_BIG plane 4
00  // 74 x5y49 SB_BIG plane 5
00  // 75 x5y49 SB_BIG plane 5
00  // 76 x5y49 SB_DRIVE plane 6,5
00  // 77 x5y49 SB_BIG plane 6
00  // 78 x5y49 SB_BIG plane 6
00  // 79 x5y49 SB_BIG plane 7
00  // 80 x5y49 SB_BIG plane 7
00  // 81 x5y49 SB_DRIVE plane 8,7
00  // 82 x5y49 SB_BIG plane 8
00  // 83 x5y49 SB_BIG plane 8
00  // 84 x5y49 SB_BIG plane 9
00  // 85 x5y49 SB_BIG plane 9
04  // 86 x5y49 SB_DRIVE plane 10,9
00  // 87 x5y49 SB_BIG plane 10
00  // 88 x5y49 SB_BIG plane 10
00  // 89 x5y49 SB_BIG plane 11
00  // 90 x5y49 SB_BIG plane 11
40  // 91 x5y49 SB_DRIVE plane 12,11
A7 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x17y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6686     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
19 // y_sel: 49
86 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 668E
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x17y49 CPE[0]
00  //  1 x17y49 CPE[1]
00  //  2 x17y49 CPE[2]
00  //  3 x17y49 CPE[3]
00  //  4 x17y49 CPE[4]
00  //  5 x17y49 CPE[5]
00  //  6 x17y49 CPE[6]
00  //  7 x17y49 CPE[7]
00  //  8 x17y49 CPE[8]
00  //  9 x17y49 CPE[9]
00  // 10 x17y50 CPE[0]
00  // 11 x17y50 CPE[1]
00  // 12 x17y50 CPE[2]
00  // 13 x17y50 CPE[3]
00  // 14 x17y50 CPE[4]
00  // 15 x17y50 CPE[5]
00  // 16 x17y50 CPE[6]
00  // 17 x17y50 CPE[7]
00  // 18 x17y50 CPE[8]
00  // 19 x17y50 CPE[9]
00  // 20 x18y49 CPE[0]
00  // 21 x18y49 CPE[1]
00  // 22 x18y49 CPE[2]
00  // 23 x18y49 CPE[3]
00  // 24 x18y49 CPE[4]
00  // 25 x18y49 CPE[5]
00  // 26 x18y49 CPE[6]
00  // 27 x18y49 CPE[7]
00  // 28 x18y49 CPE[8]
00  // 29 x18y49 CPE[9]
00  // 30 x18y50 CPE[0]
00  // 31 x18y50 CPE[1]
00  // 32 x18y50 CPE[2]
00  // 33 x18y50 CPE[3]
00  // 34 x18y50 CPE[4]
00  // 35 x18y50 CPE[5]
00  // 36 x18y50 CPE[6]
00  // 37 x18y50 CPE[7]
00  // 38 x18y50 CPE[8]
00  // 39 x18y50 CPE[9]
00  // 40 x17y49 INMUX plane 2,1
00  // 41 x17y49 INMUX plane 4,3
00  // 42 x17y49 INMUX plane 6,5
00  // 43 x17y49 INMUX plane 8,7
00  // 44 x17y49 INMUX plane 10,9
00  // 45 x17y49 INMUX plane 12,11
00  // 46 x17y50 INMUX plane 2,1
00  // 47 x17y50 INMUX plane 4,3
00  // 48 x17y50 INMUX plane 6,5
00  // 49 x17y50 INMUX plane 8,7
00  // 50 x17y50 INMUX plane 10,9
00  // 51 x17y50 INMUX plane 12,11
00  // 52 x18y49 INMUX plane 2,1
00  // 53 x18y49 INMUX plane 4,3
00  // 54 x18y49 INMUX plane 6,5
00  // 55 x18y49 INMUX plane 8,7
01  // 56 x18y49 INMUX plane 10,9
08  // 57 x18y49 INMUX plane 12,11
00  // 58 x18y50 INMUX plane 2,1
00  // 59 x18y50 INMUX plane 4,3
00  // 60 x18y50 INMUX plane 6,5
00  // 61 x18y50 INMUX plane 8,7
00  // 62 x18y50 INMUX plane 10,9
00  // 63 x18y50 INMUX plane 12,11
00  // 64 x17y49 SB_BIG plane 1
00  // 65 x17y49 SB_BIG plane 1
00  // 66 x17y49 SB_DRIVE plane 2,1
00  // 67 x17y49 SB_BIG plane 2
00  // 68 x17y49 SB_BIG plane 2
00  // 69 x17y49 SB_BIG plane 3
00  // 70 x17y49 SB_BIG plane 3
00  // 71 x17y49 SB_DRIVE plane 4,3
00  // 72 x17y49 SB_BIG plane 4
00  // 73 x17y49 SB_BIG plane 4
00  // 74 x17y49 SB_BIG plane 5
00  // 75 x17y49 SB_BIG plane 5
00  // 76 x17y49 SB_DRIVE plane 6,5
00  // 77 x17y49 SB_BIG plane 6
00  // 78 x17y49 SB_BIG plane 6
00  // 79 x17y49 SB_BIG plane 7
00  // 80 x17y49 SB_BIG plane 7
00  // 81 x17y49 SB_DRIVE plane 8,7
00  // 82 x17y49 SB_BIG plane 8
00  // 83 x17y49 SB_BIG plane 8
31  // 84 x17y49 SB_BIG plane 9
00  // 85 x17y49 SB_BIG plane 9
00  // 86 x17y49 SB_DRIVE plane 10,9
00  // 87 x17y49 SB_BIG plane 10
00  // 88 x17y49 SB_BIG plane 10
00  // 89 x17y49 SB_BIG plane 11
00  // 90 x17y49 SB_BIG plane 11
00  // 91 x17y49 SB_DRIVE plane 12,11
31  // 92 x17y49 SB_BIG plane 12
B2 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x19y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
19 // y_sel: 49
EE // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66F9
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x19y49 CPE[0]
00  //  1 x19y49 CPE[1]
00  //  2 x19y49 CPE[2]
00  //  3 x19y49 CPE[3]
00  //  4 x19y49 CPE[4]
00  //  5 x19y49 CPE[5]
00  //  6 x19y49 CPE[6]
00  //  7 x19y49 CPE[7]
00  //  8 x19y49 CPE[8]
00  //  9 x19y49 CPE[9]
00  // 10 x19y50 CPE[0]
00  // 11 x19y50 CPE[1]
00  // 12 x19y50 CPE[2]
00  // 13 x19y50 CPE[3]
00  // 14 x19y50 CPE[4]
00  // 15 x19y50 CPE[5]
00  // 16 x19y50 CPE[6]
00  // 17 x19y50 CPE[7]
00  // 18 x19y50 CPE[8]
00  // 19 x19y50 CPE[9]
00  // 20 x20y49 CPE[0]
00  // 21 x20y49 CPE[1]
00  // 22 x20y49 CPE[2]
00  // 23 x20y49 CPE[3]
00  // 24 x20y49 CPE[4]
00  // 25 x20y49 CPE[5]
00  // 26 x20y49 CPE[6]
00  // 27 x20y49 CPE[7]
00  // 28 x20y49 CPE[8]
00  // 29 x20y49 CPE[9]
00  // 30 x20y50 CPE[0]
00  // 31 x20y50 CPE[1]
00  // 32 x20y50 CPE[2]
00  // 33 x20y50 CPE[3]
00  // 34 x20y50 CPE[4]
00  // 35 x20y50 CPE[5]
00  // 36 x20y50 CPE[6]
00  // 37 x20y50 CPE[7]
00  // 38 x20y50 CPE[8]
00  // 39 x20y50 CPE[9]
00  // 40 x19y49 INMUX plane 2,1
00  // 41 x19y49 INMUX plane 4,3
00  // 42 x19y49 INMUX plane 6,5
00  // 43 x19y49 INMUX plane 8,7
01  // 44 x19y49 INMUX plane 10,9
08  // 45 x19y49 INMUX plane 12,11
94 // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x21y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 672D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
19 // y_sel: 49
36 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6735
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x21y49 CPE[0]
00  //  1 x21y49 CPE[1]
00  //  2 x21y49 CPE[2]
00  //  3 x21y49 CPE[3]
00  //  4 x21y49 CPE[4]
00  //  5 x21y49 CPE[5]
00  //  6 x21y49 CPE[6]
00  //  7 x21y49 CPE[7]
00  //  8 x21y49 CPE[8]
00  //  9 x21y49 CPE[9]
00  // 10 x21y50 CPE[0]
00  // 11 x21y50 CPE[1]
00  // 12 x21y50 CPE[2]
00  // 13 x21y50 CPE[3]
00  // 14 x21y50 CPE[4]
00  // 15 x21y50 CPE[5]
00  // 16 x21y50 CPE[6]
00  // 17 x21y50 CPE[7]
00  // 18 x21y50 CPE[8]
00  // 19 x21y50 CPE[9]
00  // 20 x22y49 CPE[0]
00  // 21 x22y49 CPE[1]
00  // 22 x22y49 CPE[2]
00  // 23 x22y49 CPE[3]
00  // 24 x22y49 CPE[4]
00  // 25 x22y49 CPE[5]
00  // 26 x22y49 CPE[6]
00  // 27 x22y49 CPE[7]
00  // 28 x22y49 CPE[8]
00  // 29 x22y49 CPE[9]
00  // 30 x22y50 CPE[0]
00  // 31 x22y50 CPE[1]
00  // 32 x22y50 CPE[2]
00  // 33 x22y50 CPE[3]
00  // 34 x22y50 CPE[4]
00  // 35 x22y50 CPE[5]
00  // 36 x22y50 CPE[6]
00  // 37 x22y50 CPE[7]
00  // 38 x22y50 CPE[8]
00  // 39 x22y50 CPE[9]
00  // 40 x21y49 INMUX plane 2,1
00  // 41 x21y49 INMUX plane 4,3
00  // 42 x21y49 INMUX plane 6,5
00  // 43 x21y49 INMUX plane 8,7
00  // 44 x21y49 INMUX plane 10,9
00  // 45 x21y49 INMUX plane 12,11
00  // 46 x21y50 INMUX plane 2,1
00  // 47 x21y50 INMUX plane 4,3
00  // 48 x21y50 INMUX plane 6,5
00  // 49 x21y50 INMUX plane 8,7
00  // 50 x21y50 INMUX plane 10,9
00  // 51 x21y50 INMUX plane 12,11
00  // 52 x22y49 INMUX plane 2,1
08  // 53 x22y49 INMUX plane 4,3
00  // 54 x22y49 INMUX plane 6,5
00  // 55 x22y49 INMUX plane 8,7
00  // 56 x22y49 INMUX plane 10,9
00  // 57 x22y49 INMUX plane 12,11
00  // 58 x22y50 INMUX plane 2,1
00  // 59 x22y50 INMUX plane 4,3
00  // 60 x22y50 INMUX plane 6,5
00  // 61 x22y50 INMUX plane 8,7
00  // 62 x22y50 INMUX plane 10,9
00  // 63 x22y50 INMUX plane 12,11
00  // 64 x21y49 SB_BIG plane 1
00  // 65 x21y49 SB_BIG plane 1
00  // 66 x21y49 SB_DRIVE plane 2,1
00  // 67 x21y49 SB_BIG plane 2
00  // 68 x21y49 SB_BIG plane 2
00  // 69 x21y49 SB_BIG plane 3
00  // 70 x21y49 SB_BIG plane 3
10  // 71 x21y49 SB_DRIVE plane 4,3
39  // 72 x21y49 SB_BIG plane 4
00  // 73 x21y49 SB_BIG plane 4
00  // 74 x21y49 SB_BIG plane 5
00  // 75 x21y49 SB_BIG plane 5
00  // 76 x21y49 SB_DRIVE plane 6,5
00  // 77 x21y49 SB_BIG plane 6
00  // 78 x21y49 SB_BIG plane 6
00  // 79 x21y49 SB_BIG plane 7
00  // 80 x21y49 SB_BIG plane 7
00  // 81 x21y49 SB_DRIVE plane 8,7
00  // 82 x21y49 SB_BIG plane 8
00  // 83 x21y49 SB_BIG plane 8
00  // 84 x21y49 SB_BIG plane 9
00  // 85 x21y49 SB_BIG plane 9
04  // 86 x21y49 SB_DRIVE plane 10,9
00  // 87 x21y49 SB_BIG plane 10
00  // 88 x21y49 SB_BIG plane 10
00  // 89 x21y49 SB_BIG plane 11
00  // 90 x21y49 SB_BIG plane 11
40  // 91 x21y49 SB_DRIVE plane 12,11
8D // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x23y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6797     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
19 // y_sel: 49
3E // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 679F
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x23y49 CPE[0]
00  //  1 x23y49 CPE[1]
00  //  2 x23y49 CPE[2]
00  //  3 x23y49 CPE[3]
00  //  4 x23y49 CPE[4]
00  //  5 x23y49 CPE[5]
00  //  6 x23y49 CPE[6]
00  //  7 x23y49 CPE[7]
00  //  8 x23y49 CPE[8]
00  //  9 x23y49 CPE[9]
00  // 10 x23y50 CPE[0]
00  // 11 x23y50 CPE[1]
00  // 12 x23y50 CPE[2]
00  // 13 x23y50 CPE[3]
00  // 14 x23y50 CPE[4]
00  // 15 x23y50 CPE[5]
00  // 16 x23y50 CPE[6]
00  // 17 x23y50 CPE[7]
00  // 18 x23y50 CPE[8]
00  // 19 x23y50 CPE[9]
00  // 20 x24y49 CPE[0]
00  // 21 x24y49 CPE[1]
00  // 22 x24y49 CPE[2]
00  // 23 x24y49 CPE[3]
00  // 24 x24y49 CPE[4]
00  // 25 x24y49 CPE[5]
00  // 26 x24y49 CPE[6]
00  // 27 x24y49 CPE[7]
00  // 28 x24y49 CPE[8]
00  // 29 x24y49 CPE[9]
00  // 30 x24y50 CPE[0]
00  // 31 x24y50 CPE[1]
00  // 32 x24y50 CPE[2]
00  // 33 x24y50 CPE[3]
00  // 34 x24y50 CPE[4]
00  // 35 x24y50 CPE[5]
00  // 36 x24y50 CPE[6]
00  // 37 x24y50 CPE[7]
00  // 38 x24y50 CPE[8]
00  // 39 x24y50 CPE[9]
00  // 40 x23y49 INMUX plane 2,1
08  // 41 x23y49 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x33y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 67CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
19 // y_sel: 49
D7 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67D7
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x33y49 CPE[0]
00  //  1 x33y49 CPE[1]
00  //  2 x33y49 CPE[2]
00  //  3 x33y49 CPE[3]
00  //  4 x33y49 CPE[4]
00  //  5 x33y49 CPE[5]
00  //  6 x33y49 CPE[6]
00  //  7 x33y49 CPE[7]
00  //  8 x33y49 CPE[8]
00  //  9 x33y49 CPE[9]
00  // 10 x33y50 CPE[0]
00  // 11 x33y50 CPE[1]
00  // 12 x33y50 CPE[2]
00  // 13 x33y50 CPE[3]
00  // 14 x33y50 CPE[4]
00  // 15 x33y50 CPE[5]
00  // 16 x33y50 CPE[6]
00  // 17 x33y50 CPE[7]
00  // 18 x33y50 CPE[8]
00  // 19 x33y50 CPE[9]
00  // 20 x34y49 CPE[0]
00  // 21 x34y49 CPE[1]
00  // 22 x34y49 CPE[2]
00  // 23 x34y49 CPE[3]
00  // 24 x34y49 CPE[4]
00  // 25 x34y49 CPE[5]
00  // 26 x34y49 CPE[6]
00  // 27 x34y49 CPE[7]
00  // 28 x34y49 CPE[8]
00  // 29 x34y49 CPE[9]
00  // 30 x34y50 CPE[0]
00  // 31 x34y50 CPE[1]
00  // 32 x34y50 CPE[2]
00  // 33 x34y50 CPE[3]
00  // 34 x34y50 CPE[4]
00  // 35 x34y50 CPE[5]
00  // 36 x34y50 CPE[6]
00  // 37 x34y50 CPE[7]
00  // 38 x34y50 CPE[8]
00  // 39 x34y50 CPE[9]
00  // 40 x33y49 INMUX plane 2,1
00  // 41 x33y49 INMUX plane 4,3
00  // 42 x33y49 INMUX plane 6,5
00  // 43 x33y49 INMUX plane 8,7
00  // 44 x33y49 INMUX plane 10,9
00  // 45 x33y49 INMUX plane 12,11
00  // 46 x33y50 INMUX plane 2,1
00  // 47 x33y50 INMUX plane 4,3
00  // 48 x33y50 INMUX plane 6,5
00  // 49 x33y50 INMUX plane 8,7
00  // 50 x33y50 INMUX plane 10,9
00  // 51 x33y50 INMUX plane 12,11
00  // 52 x34y49 INMUX plane 2,1
00  // 53 x34y49 INMUX plane 4,3
00  // 54 x34y49 INMUX plane 6,5
00  // 55 x34y49 INMUX plane 8,7
01  // 56 x34y49 INMUX plane 10,9
08  // 57 x34y49 INMUX plane 12,11
00  // 58 x34y50 INMUX plane 2,1
00  // 59 x34y50 INMUX plane 4,3
00  // 60 x34y50 INMUX plane 6,5
00  // 61 x34y50 INMUX plane 8,7
00  // 62 x34y50 INMUX plane 10,9
00  // 63 x34y50 INMUX plane 12,11
00  // 64 x33y49 SB_BIG plane 1
00  // 65 x33y49 SB_BIG plane 1
00  // 66 x33y49 SB_DRIVE plane 2,1
00  // 67 x33y49 SB_BIG plane 2
00  // 68 x33y49 SB_BIG plane 2
00  // 69 x33y49 SB_BIG plane 3
00  // 70 x33y49 SB_BIG plane 3
00  // 71 x33y49 SB_DRIVE plane 4,3
00  // 72 x33y49 SB_BIG plane 4
00  // 73 x33y49 SB_BIG plane 4
00  // 74 x33y49 SB_BIG plane 5
00  // 75 x33y49 SB_BIG plane 5
00  // 76 x33y49 SB_DRIVE plane 6,5
00  // 77 x33y49 SB_BIG plane 6
00  // 78 x33y49 SB_BIG plane 6
00  // 79 x33y49 SB_BIG plane 7
00  // 80 x33y49 SB_BIG plane 7
00  // 81 x33y49 SB_DRIVE plane 8,7
00  // 82 x33y49 SB_BIG plane 8
00  // 83 x33y49 SB_BIG plane 8
31  // 84 x33y49 SB_BIG plane 9
00  // 85 x33y49 SB_BIG plane 9
00  // 86 x33y49 SB_DRIVE plane 10,9
00  // 87 x33y49 SB_BIG plane 10
00  // 88 x33y49 SB_BIG plane 10
00  // 89 x33y49 SB_BIG plane 11
00  // 90 x33y49 SB_BIG plane 11
00  // 91 x33y49 SB_DRIVE plane 12,11
31  // 92 x33y49 SB_BIG plane 12
B2 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x35y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 683A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
19 // y_sel: 49
BF // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6842
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x35y49 CPE[0]
00  //  1 x35y49 CPE[1]
00  //  2 x35y49 CPE[2]
00  //  3 x35y49 CPE[3]
00  //  4 x35y49 CPE[4]
00  //  5 x35y49 CPE[5]
00  //  6 x35y49 CPE[6]
00  //  7 x35y49 CPE[7]
00  //  8 x35y49 CPE[8]
00  //  9 x35y49 CPE[9]
00  // 10 x35y50 CPE[0]
00  // 11 x35y50 CPE[1]
00  // 12 x35y50 CPE[2]
00  // 13 x35y50 CPE[3]
00  // 14 x35y50 CPE[4]
00  // 15 x35y50 CPE[5]
00  // 16 x35y50 CPE[6]
00  // 17 x35y50 CPE[7]
00  // 18 x35y50 CPE[8]
00  // 19 x35y50 CPE[9]
00  // 20 x36y49 CPE[0]
00  // 21 x36y49 CPE[1]
00  // 22 x36y49 CPE[2]
00  // 23 x36y49 CPE[3]
00  // 24 x36y49 CPE[4]
00  // 25 x36y49 CPE[5]
00  // 26 x36y49 CPE[6]
00  // 27 x36y49 CPE[7]
00  // 28 x36y49 CPE[8]
00  // 29 x36y49 CPE[9]
00  // 30 x36y50 CPE[0]
00  // 31 x36y50 CPE[1]
00  // 32 x36y50 CPE[2]
00  // 33 x36y50 CPE[3]
00  // 34 x36y50 CPE[4]
00  // 35 x36y50 CPE[5]
00  // 36 x36y50 CPE[6]
00  // 37 x36y50 CPE[7]
00  // 38 x36y50 CPE[8]
00  // 39 x36y50 CPE[9]
00  // 40 x35y49 INMUX plane 2,1
00  // 41 x35y49 INMUX plane 4,3
00  // 42 x35y49 INMUX plane 6,5
00  // 43 x35y49 INMUX plane 8,7
01  // 44 x35y49 INMUX plane 10,9
08  // 45 x35y49 INMUX plane 12,11
94 // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x37y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6876     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
19 // y_sel: 49
67 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 687E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x37y49 CPE[0]
00  //  1 x37y49 CPE[1]
00  //  2 x37y49 CPE[2]
00  //  3 x37y49 CPE[3]
00  //  4 x37y49 CPE[4]
00  //  5 x37y49 CPE[5]
00  //  6 x37y49 CPE[6]
00  //  7 x37y49 CPE[7]
00  //  8 x37y49 CPE[8]
00  //  9 x37y49 CPE[9]
00  // 10 x37y50 CPE[0]
00  // 11 x37y50 CPE[1]
00  // 12 x37y50 CPE[2]
00  // 13 x37y50 CPE[3]
00  // 14 x37y50 CPE[4]
00  // 15 x37y50 CPE[5]
00  // 16 x37y50 CPE[6]
00  // 17 x37y50 CPE[7]
00  // 18 x37y50 CPE[8]
00  // 19 x37y50 CPE[9]
00  // 20 x38y49 CPE[0]
00  // 21 x38y49 CPE[1]
00  // 22 x38y49 CPE[2]
00  // 23 x38y49 CPE[3]
00  // 24 x38y49 CPE[4]
00  // 25 x38y49 CPE[5]
00  // 26 x38y49 CPE[6]
00  // 27 x38y49 CPE[7]
00  // 28 x38y49 CPE[8]
00  // 29 x38y49 CPE[9]
00  // 30 x38y50 CPE[0]
00  // 31 x38y50 CPE[1]
00  // 32 x38y50 CPE[2]
00  // 33 x38y50 CPE[3]
00  // 34 x38y50 CPE[4]
00  // 35 x38y50 CPE[5]
00  // 36 x38y50 CPE[6]
00  // 37 x38y50 CPE[7]
00  // 38 x38y50 CPE[8]
00  // 39 x38y50 CPE[9]
00  // 40 x37y49 INMUX plane 2,1
00  // 41 x37y49 INMUX plane 4,3
00  // 42 x37y49 INMUX plane 6,5
00  // 43 x37y49 INMUX plane 8,7
00  // 44 x37y49 INMUX plane 10,9
00  // 45 x37y49 INMUX plane 12,11
00  // 46 x37y50 INMUX plane 2,1
00  // 47 x37y50 INMUX plane 4,3
00  // 48 x37y50 INMUX plane 6,5
00  // 49 x37y50 INMUX plane 8,7
00  // 50 x37y50 INMUX plane 10,9
00  // 51 x37y50 INMUX plane 12,11
00  // 52 x38y49 INMUX plane 2,1
00  // 53 x38y49 INMUX plane 4,3
00  // 54 x38y49 INMUX plane 6,5
00  // 55 x38y49 INMUX plane 8,7
00  // 56 x38y49 INMUX plane 10,9
00  // 57 x38y49 INMUX plane 12,11
00  // 58 x38y50 INMUX plane 2,1
00  // 59 x38y50 INMUX plane 4,3
00  // 60 x38y50 INMUX plane 6,5
00  // 61 x38y50 INMUX plane 8,7
00  // 62 x38y50 INMUX plane 10,9
00  // 63 x38y50 INMUX plane 12,11
00  // 64 x37y49 SB_BIG plane 1
00  // 65 x37y49 SB_BIG plane 1
00  // 66 x37y49 SB_DRIVE plane 2,1
00  // 67 x37y49 SB_BIG plane 2
00  // 68 x37y49 SB_BIG plane 2
00  // 69 x37y49 SB_BIG plane 3
00  // 70 x37y49 SB_BIG plane 3
00  // 71 x37y49 SB_DRIVE plane 4,3
00  // 72 x37y49 SB_BIG plane 4
00  // 73 x37y49 SB_BIG plane 4
00  // 74 x37y49 SB_BIG plane 5
00  // 75 x37y49 SB_BIG plane 5
00  // 76 x37y49 SB_DRIVE plane 6,5
00  // 77 x37y49 SB_BIG plane 6
00  // 78 x37y49 SB_BIG plane 6
00  // 79 x37y49 SB_BIG plane 7
00  // 80 x37y49 SB_BIG plane 7
00  // 81 x37y49 SB_DRIVE plane 8,7
00  // 82 x37y49 SB_BIG plane 8
00  // 83 x37y49 SB_BIG plane 8
00  // 84 x37y49 SB_BIG plane 9
00  // 85 x37y49 SB_BIG plane 9
04  // 86 x37y49 SB_DRIVE plane 10,9
00  // 87 x37y49 SB_BIG plane 10
00  // 88 x37y49 SB_BIG plane 10
00  // 89 x37y49 SB_BIG plane 11
00  // 90 x37y49 SB_BIG plane 11
40  // 91 x37y49 SB_DRIVE plane 12,11
7A // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x41y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
19 // y_sel: 49
B7 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 68E8
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x41y49 CPE[0]
00  //  1 x41y49 CPE[1]
00  //  2 x41y49 CPE[2]
00  //  3 x41y49 CPE[3]
00  //  4 x41y49 CPE[4]
00  //  5 x41y49 CPE[5]
00  //  6 x41y49 CPE[6]
00  //  7 x41y49 CPE[7]
00  //  8 x41y49 CPE[8]
00  //  9 x41y49 CPE[9]
00  // 10 x41y50 CPE[0]
00  // 11 x41y50 CPE[1]
00  // 12 x41y50 CPE[2]
00  // 13 x41y50 CPE[3]
00  // 14 x41y50 CPE[4]
00  // 15 x41y50 CPE[5]
00  // 16 x41y50 CPE[6]
00  // 17 x41y50 CPE[7]
00  // 18 x41y50 CPE[8]
00  // 19 x41y50 CPE[9]
00  // 20 x42y49 CPE[0]
00  // 21 x42y49 CPE[1]
00  // 22 x42y49 CPE[2]
00  // 23 x42y49 CPE[3]
00  // 24 x42y49 CPE[4]
00  // 25 x42y49 CPE[5]
00  // 26 x42y49 CPE[6]
00  // 27 x42y49 CPE[7]
00  // 28 x42y49 CPE[8]
00  // 29 x42y49 CPE[9]
00  // 30 x42y50 CPE[0]
00  // 31 x42y50 CPE[1]
00  // 32 x42y50 CPE[2]
00  // 33 x42y50 CPE[3]
00  // 34 x42y50 CPE[4]
00  // 35 x42y50 CPE[5]
00  // 36 x42y50 CPE[6]
00  // 37 x42y50 CPE[7]
00  // 38 x42y50 CPE[8]
00  // 39 x42y50 CPE[9]
00  // 40 x41y49 INMUX plane 2,1
00  // 41 x41y49 INMUX plane 4,3
00  // 42 x41y49 INMUX plane 6,5
00  // 43 x41y49 INMUX plane 8,7
00  // 44 x41y49 INMUX plane 10,9
00  // 45 x41y49 INMUX plane 12,11
00  // 46 x41y50 INMUX plane 2,1
00  // 47 x41y50 INMUX plane 4,3
00  // 48 x41y50 INMUX plane 6,5
00  // 49 x41y50 INMUX plane 8,7
00  // 50 x41y50 INMUX plane 10,9
00  // 51 x41y50 INMUX plane 12,11
00  // 52 x42y49 INMUX plane 2,1
08  // 53 x42y49 INMUX plane 4,3
00  // 54 x42y49 INMUX plane 6,5
00  // 55 x42y49 INMUX plane 8,7
00  // 56 x42y49 INMUX plane 10,9
00  // 57 x42y49 INMUX plane 12,11
10  // 58 x42y50 INMUX plane 2,1
00  // 59 x42y50 INMUX plane 4,3
18  // 60 x42y50 INMUX plane 6,5
00  // 61 x42y50 INMUX plane 8,7
00  // 62 x42y50 INMUX plane 10,9
00  // 63 x42y50 INMUX plane 12,11
00  // 64 x41y49 SB_BIG plane 1
00  // 65 x41y49 SB_BIG plane 1
00  // 66 x41y49 SB_DRIVE plane 2,1
00  // 67 x41y49 SB_BIG plane 2
00  // 68 x41y49 SB_BIG plane 2
00  // 69 x41y49 SB_BIG plane 3
00  // 70 x41y49 SB_BIG plane 3
00  // 71 x41y49 SB_DRIVE plane 4,3
39  // 72 x41y49 SB_BIG plane 4
C8 // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x43y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6937     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
19 // y_sel: 49
DF // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 693F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y49 CPE[0]
00  //  1 x43y49 CPE[1]
00  //  2 x43y49 CPE[2]
00  //  3 x43y49 CPE[3]
00  //  4 x43y49 CPE[4]
00  //  5 x43y49 CPE[5]
00  //  6 x43y49 CPE[6]
00  //  7 x43y49 CPE[7]
00  //  8 x43y49 CPE[8]
00  //  9 x43y49 CPE[9]
00  // 10 x43y50 CPE[0]  _a332  C_////Bridge
00  // 11 x43y50 CPE[1]
00  // 12 x43y50 CPE[2]
00  // 13 x43y50 CPE[3]
00  // 14 x43y50 CPE[4]
00  // 15 x43y50 CPE[5]
00  // 16 x43y50 CPE[6]
00  // 17 x43y50 CPE[7]
00  // 18 x43y50 CPE[8]
00  // 19 x43y50 CPE[9]
00  // 20 x44y49 CPE[0]  _a236  C_///AND/D
00  // 21 x44y49 CPE[1]
00  // 22 x44y49 CPE[2]
00  // 23 x44y49 CPE[3]
00  // 24 x44y49 CPE[4]
00  // 25 x44y49 CPE[5]
00  // 26 x44y49 CPE[6]
00  // 27 x44y49 CPE[7]
00  // 28 x44y49 CPE[8]
00  // 29 x44y49 CPE[9]
00  // 30 x44y50 CPE[0]  _a212  C_AND/D///    _a213  C_///AND/D
00  // 31 x44y50 CPE[1]
00  // 32 x44y50 CPE[2]
00  // 33 x44y50 CPE[3]
00  // 34 x44y50 CPE[4]
00  // 35 x44y50 CPE[5]
00  // 36 x44y50 CPE[6]
00  // 37 x44y50 CPE[7]
00  // 38 x44y50 CPE[8]
00  // 39 x44y50 CPE[9]
05  // 40 x43y49 INMUX plane 2,1
18  // 41 x43y49 INMUX plane 4,3
00  // 42 x43y49 INMUX plane 6,5
00  // 43 x43y49 INMUX plane 8,7
00  // 44 x43y49 INMUX plane 10,9
01  // 45 x43y49 INMUX plane 12,11
00  // 46 x43y50 INMUX plane 2,1
05  // 47 x43y50 INMUX plane 4,3
00  // 48 x43y50 INMUX plane 6,5
00  // 49 x43y50 INMUX plane 8,7
00  // 50 x43y50 INMUX plane 10,9
01  // 51 x43y50 INMUX plane 12,11
00  // 52 x44y49 INMUX plane 2,1
01  // 53 x44y49 INMUX plane 4,3
10  // 54 x44y49 INMUX plane 6,5
28  // 55 x44y49 INMUX plane 8,7
23  // 56 x44y49 INMUX plane 10,9
04  // 57 x44y49 INMUX plane 12,11
02  // 58 x44y50 INMUX plane 2,1
1B  // 59 x44y50 INMUX plane 4,3
00  // 60 x44y50 INMUX plane 6,5
06  // 61 x44y50 INMUX plane 8,7
33  // 62 x44y50 INMUX plane 10,9
EC  // 63 x44y50 INMUX plane 12,11
00  // 64 x44y50 SB_BIG plane 1
00  // 65 x44y50 SB_BIG plane 1
00  // 66 x44y50 SB_DRIVE plane 2,1
48  // 67 x44y50 SB_BIG plane 2
10  // 68 x44y50 SB_BIG plane 2
48  // 69 x44y50 SB_BIG plane 3
12  // 70 x44y50 SB_BIG plane 3
00  // 71 x44y50 SB_DRIVE plane 4,3
41  // 72 x44y50 SB_BIG plane 4
12  // 73 x44y50 SB_BIG plane 4
00  // 74 x44y50 SB_BIG plane 5
00  // 75 x44y50 SB_BIG plane 5
00  // 76 x44y50 SB_DRIVE plane 6,5
48  // 77 x44y50 SB_BIG plane 6
12  // 78 x44y50 SB_BIG plane 6
48  // 79 x44y50 SB_BIG plane 7
12  // 80 x44y50 SB_BIG plane 7
00  // 81 x44y50 SB_DRIVE plane 8,7
48  // 82 x44y50 SB_BIG plane 8
12  // 83 x44y50 SB_BIG plane 8
00  // 84 x44y50 SB_BIG plane 9
20  // 85 x44y50 SB_BIG plane 9
00  // 86 x44y50 SB_DRIVE plane 10,9
00  // 87 x44y50 SB_BIG plane 10
00  // 88 x44y50 SB_BIG plane 10
00  // 89 x44y50 SB_BIG plane 11
00  // 90 x44y50 SB_BIG plane 11
00  // 91 x44y50 SB_DRIVE plane 12,11
01  // 92 x44y50 SB_BIG plane 12
00  // 93 x44y50 SB_BIG plane 12
00  // 94 x43y49 SB_SML plane 1
80  // 95 x43y49 SB_SML plane 2,1
2A  // 96 x43y49 SB_SML plane 2
82  // 97 x43y49 SB_SML plane 3
12  // 98 x43y49 SB_SML plane 4,3
2B  // 99 x43y49 SB_SML plane 4
00  // 100 x43y49 SB_SML plane 5
80  // 101 x43y49 SB_SML plane 6,5
2A  // 102 x43y49 SB_SML plane 6
A8  // 103 x43y49 SB_SML plane 7
82  // 104 x43y49 SB_SML plane 8,7
2A  // 105 x43y49 SB_SML plane 8
00  // 106 x43y49 SB_SML plane 9
00  // 107 x43y49 SB_SML plane 10,9
00  // 108 x43y49 SB_SML plane 10
40  // 109 x43y49 SB_SML plane 11
B5 // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x45y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
19 // y_sel: 49
07 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y49 CPE[0]  _a282  C_OR////    _a215  C_///AND/D
00  //  1 x45y49 CPE[1]
00  //  2 x45y49 CPE[2]
00  //  3 x45y49 CPE[3]
00  //  4 x45y49 CPE[4]
00  //  5 x45y49 CPE[5]
00  //  6 x45y49 CPE[6]
00  //  7 x45y49 CPE[7]
00  //  8 x45y49 CPE[8]
00  //  9 x45y49 CPE[9]
00  // 10 x45y50 CPE[0]  _a66  C_AND////    _a197  C_///AND/D
00  // 11 x45y50 CPE[1]
00  // 12 x45y50 CPE[2]
00  // 13 x45y50 CPE[3]
00  // 14 x45y50 CPE[4]
00  // 15 x45y50 CPE[5]
00  // 16 x45y50 CPE[6]
00  // 17 x45y50 CPE[7]
00  // 18 x45y50 CPE[8]
00  // 19 x45y50 CPE[9]
00  // 20 x46y49 CPE[0]  _a290  C_MX2b////    
00  // 21 x46y49 CPE[1]
00  // 22 x46y49 CPE[2]
00  // 23 x46y49 CPE[3]
00  // 24 x46y49 CPE[4]
00  // 25 x46y49 CPE[5]
00  // 26 x46y49 CPE[6]
00  // 27 x46y49 CPE[7]
00  // 28 x46y49 CPE[8]
00  // 29 x46y49 CPE[9]
00  // 30 x46y50 CPE[0]  _a26  C_AND////    _a219  C_///AND/D
00  // 31 x46y50 CPE[1]
00  // 32 x46y50 CPE[2]
00  // 33 x46y50 CPE[3]
00  // 34 x46y50 CPE[4]
00  // 35 x46y50 CPE[5]
00  // 36 x46y50 CPE[6]
00  // 37 x46y50 CPE[7]
00  // 38 x46y50 CPE[8]
00  // 39 x46y50 CPE[9]
28  // 40 x45y49 INMUX plane 2,1
10  // 41 x45y49 INMUX plane 4,3
13  // 42 x45y49 INMUX plane 6,5
00  // 43 x45y49 INMUX plane 8,7
33  // 44 x45y49 INMUX plane 10,9
14  // 45 x45y49 INMUX plane 12,11
03  // 46 x45y50 INMUX plane 2,1
00  // 47 x45y50 INMUX plane 4,3
10  // 48 x45y50 INMUX plane 6,5
0D  // 49 x45y50 INMUX plane 8,7
0B  // 50 x45y50 INMUX plane 10,9
04  // 51 x45y50 INMUX plane 12,11
01  // 52 x46y49 INMUX plane 2,1
11  // 53 x46y49 INMUX plane 4,3
92  // 54 x46y49 INMUX plane 6,5
51  // 55 x46y49 INMUX plane 8,7
82  // 56 x46y49 INMUX plane 10,9
C4  // 57 x46y49 INMUX plane 12,11
12  // 58 x46y50 INMUX plane 2,1
15  // 59 x46y50 INMUX plane 4,3
91  // 60 x46y50 INMUX plane 6,5
35  // 61 x46y50 INMUX plane 8,7
A9  // 62 x46y50 INMUX plane 10,9
0C  // 63 x46y50 INMUX plane 12,11
08  // 64 x45y49 SB_BIG plane 1
12  // 65 x45y49 SB_BIG plane 1
00  // 66 x45y49 SB_DRIVE plane 2,1
48  // 67 x45y49 SB_BIG plane 2
12  // 68 x45y49 SB_BIG plane 2
48  // 69 x45y49 SB_BIG plane 3
32  // 70 x45y49 SB_BIG plane 3
00  // 71 x45y49 SB_DRIVE plane 4,3
41  // 72 x45y49 SB_BIG plane 4
12  // 73 x45y49 SB_BIG plane 4
82  // 74 x45y49 SB_BIG plane 5
14  // 75 x45y49 SB_BIG plane 5
00  // 76 x45y49 SB_DRIVE plane 6,5
48  // 77 x45y49 SB_BIG plane 6
10  // 78 x45y49 SB_BIG plane 6
41  // 79 x45y49 SB_BIG plane 7
12  // 80 x45y49 SB_BIG plane 7
02  // 81 x45y49 SB_DRIVE plane 8,7
82  // 82 x45y49 SB_BIG plane 8
12  // 83 x45y49 SB_BIG plane 8
A8  // 84 x45y49 SB_BIG plane 9
48  // 85 x45y49 SB_BIG plane 9
00  // 86 x45y49 SB_DRIVE plane 10,9
02  // 87 x45y49 SB_BIG plane 10
12  // 88 x45y49 SB_BIG plane 10
48  // 89 x45y49 SB_BIG plane 11
12  // 90 x45y49 SB_BIG plane 11
00  // 91 x45y49 SB_DRIVE plane 12,11
48  // 92 x45y49 SB_BIG plane 12
02  // 93 x45y49 SB_BIG plane 12
28  // 94 x46y50 SB_SML plane 1
83  // 95 x46y50 SB_SML plane 2,1
2A  // 96 x46y50 SB_SML plane 2
A8  // 97 x46y50 SB_SML plane 3
82  // 98 x46y50 SB_SML plane 4,3
28  // 99 x46y50 SB_SML plane 4
A8  // 100 x46y50 SB_SML plane 5
42  // 101 x46y50 SB_SML plane 6,5
6D  // 102 x46y50 SB_SML plane 6
E8  // 103 x46y50 SB_SML plane 7
22  // 104 x46y50 SB_SML plane 8,7
37  // 105 x46y50 SB_SML plane 8
2E  // 106 x46y50 SB_SML plane 9
86  // 107 x46y50 SB_SML plane 10,9
2A  // 108 x46y50 SB_SML plane 10
A8  // 109 x46y50 SB_SML plane 11
82  // 110 x46y50 SB_SML plane 12,11
2A  // 111 x46y50 SB_SML plane 12
A3 // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x47y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A31     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
19 // y_sel: 49
CF // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A39
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y49 CPE[0]  _a27  C_///ORAND/D
00  //  1 x47y49 CPE[1]
00  //  2 x47y49 CPE[2]
00  //  3 x47y49 CPE[3]
00  //  4 x47y49 CPE[4]
00  //  5 x47y49 CPE[5]
00  //  6 x47y49 CPE[6]
00  //  7 x47y49 CPE[7]
00  //  8 x47y49 CPE[8]
00  //  9 x47y49 CPE[9]
00  // 10 x47y50 CPE[0]  net1 = net2: _a12  C_AND////D
00  // 11 x47y50 CPE[1]
00  // 12 x47y50 CPE[2]
00  // 13 x47y50 CPE[3]
00  // 14 x47y50 CPE[4]
00  // 15 x47y50 CPE[5]
00  // 16 x47y50 CPE[6]
00  // 17 x47y50 CPE[7]
00  // 18 x47y50 CPE[8]
00  // 19 x47y50 CPE[9]
00  // 20 x48y49 CPE[0]  net1 = net2: _a138  C_ADDF2/D//ADDF2/D
00  // 21 x48y49 CPE[1]
00  // 22 x48y49 CPE[2]
00  // 23 x48y49 CPE[3]
00  // 24 x48y49 CPE[4]
00  // 25 x48y49 CPE[5]
00  // 26 x48y49 CPE[6]
00  // 27 x48y49 CPE[7]
00  // 28 x48y49 CPE[8]
00  // 29 x48y49 CPE[9]
00  // 30 x48y50 CPE[0]  net1 = net2: _a140  C_ADDF2/D//ADDF2/D
00  // 31 x48y50 CPE[1]
00  // 32 x48y50 CPE[2]
00  // 33 x48y50 CPE[3]
00  // 34 x48y50 CPE[4]
00  // 35 x48y50 CPE[5]
00  // 36 x48y50 CPE[6]
00  // 37 x48y50 CPE[7]
00  // 38 x48y50 CPE[8]
00  // 39 x48y50 CPE[9]
20  // 40 x47y49 INMUX plane 2,1
3D  // 41 x47y49 INMUX plane 4,3
29  // 42 x47y49 INMUX plane 6,5
23  // 43 x47y49 INMUX plane 8,7
10  // 44 x47y49 INMUX plane 10,9
2C  // 45 x47y49 INMUX plane 12,11
04  // 46 x47y50 INMUX plane 2,1
10  // 47 x47y50 INMUX plane 4,3
08  // 48 x47y50 INMUX plane 6,5
00  // 49 x47y50 INMUX plane 8,7
01  // 50 x47y50 INMUX plane 10,9
04  // 51 x47y50 INMUX plane 12,11
02  // 52 x48y49 INMUX plane 2,1
10  // 53 x48y49 INMUX plane 4,3
02  // 54 x48y49 INMUX plane 6,5
08  // 55 x48y49 INMUX plane 8,7
10  // 56 x48y49 INMUX plane 10,9
45  // 57 x48y49 INMUX plane 12,11
01  // 58 x48y50 INMUX plane 2,1
0D  // 59 x48y50 INMUX plane 4,3
18  // 60 x48y50 INMUX plane 6,5
20  // 61 x48y50 INMUX plane 8,7
00  // 62 x48y50 INMUX plane 10,9
14  // 63 x48y50 INMUX plane 12,11
D3  // 64 x48y50 SB_BIG plane 1
22  // 65 x48y50 SB_BIG plane 1
00  // 66 x48y50 SB_DRIVE plane 2,1
94  // 67 x48y50 SB_BIG plane 2
22  // 68 x48y50 SB_BIG plane 2
48  // 69 x48y50 SB_BIG plane 3
12  // 70 x48y50 SB_BIG plane 3
00  // 71 x48y50 SB_DRIVE plane 4,3
12  // 72 x48y50 SB_BIG plane 4
16  // 73 x48y50 SB_BIG plane 4
81  // 74 x48y50 SB_BIG plane 5
14  // 75 x48y50 SB_BIG plane 5
01  // 76 x48y50 SB_DRIVE plane 6,5
93  // 77 x48y50 SB_BIG plane 6
36  // 78 x48y50 SB_BIG plane 6
48  // 79 x48y50 SB_BIG plane 7
12  // 80 x48y50 SB_BIG plane 7
00  // 81 x48y50 SB_DRIVE plane 8,7
48  // 82 x48y50 SB_BIG plane 8
10  // 83 x48y50 SB_BIG plane 8
5E  // 84 x48y50 SB_BIG plane 9
36  // 85 x48y50 SB_BIG plane 9
00  // 86 x48y50 SB_DRIVE plane 10,9
48  // 87 x48y50 SB_BIG plane 10
12  // 88 x48y50 SB_BIG plane 10
48  // 89 x48y50 SB_BIG plane 11
12  // 90 x48y50 SB_BIG plane 11
00  // 91 x48y50 SB_DRIVE plane 12,11
8E  // 92 x48y50 SB_BIG plane 12
26  // 93 x48y50 SB_BIG plane 12
A1  // 94 x47y49 SB_SML plane 1
80  // 95 x47y49 SB_SML plane 2,1
2A  // 96 x47y49 SB_SML plane 2
A1  // 97 x47y49 SB_SML plane 3
12  // 98 x47y49 SB_SML plane 4,3
2B  // 99 x47y49 SB_SML plane 4
D2  // 100 x47y49 SB_SML plane 5
43  // 101 x47y49 SB_SML plane 6,5
09  // 102 x47y49 SB_SML plane 6
A1  // 103 x47y49 SB_SML plane 7
02  // 104 x47y49 SB_SML plane 8,7
53  // 105 x47y49 SB_SML plane 8
B0  // 106 x47y49 SB_SML plane 9
A7  // 107 x47y49 SB_SML plane 10,9
7B  // 108 x47y49 SB_SML plane 10
A8  // 109 x47y49 SB_SML plane 11
12  // 110 x47y49 SB_SML plane 12,11
61  // 111 x47y49 SB_SML plane 12
98 // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x49y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6AAF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
19 // y_sel: 49
17 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AB7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y49 CPE[0]  _a102  C_MX2b////    
00  //  1 x49y49 CPE[1]
00  //  2 x49y49 CPE[2]
00  //  3 x49y49 CPE[3]
00  //  4 x49y49 CPE[4]
00  //  5 x49y49 CPE[5]
00  //  6 x49y49 CPE[6]
00  //  7 x49y49 CPE[7]
00  //  8 x49y49 CPE[8]
00  //  9 x49y49 CPE[9]
00  // 10 x49y50 CPE[0]  _a218  C_AND/D///    
00  // 11 x49y50 CPE[1]
00  // 12 x49y50 CPE[2]
00  // 13 x49y50 CPE[3]
00  // 14 x49y50 CPE[4]
00  // 15 x49y50 CPE[5]
00  // 16 x49y50 CPE[6]
00  // 17 x49y50 CPE[7]
00  // 18 x49y50 CPE[8]
00  // 19 x49y50 CPE[9]
00  // 20 x50y49 CPE[0]  _a87  C_///ORAND/DST
00  // 21 x50y49 CPE[1]
00  // 22 x50y49 CPE[2]
00  // 23 x50y49 CPE[3]
00  // 24 x50y49 CPE[4]
00  // 25 x50y49 CPE[5]
00  // 26 x50y49 CPE[6]
00  // 27 x50y49 CPE[7]
00  // 28 x50y49 CPE[8]
00  // 29 x50y49 CPE[9]
00  // 30 x50y50 CPE[0]  net1 = net2: _a40  C_AND///AND/
00  // 31 x50y50 CPE[1]
00  // 32 x50y50 CPE[2]
00  // 33 x50y50 CPE[3]
00  // 34 x50y50 CPE[4]
00  // 35 x50y50 CPE[5]
00  // 36 x50y50 CPE[6]
00  // 37 x50y50 CPE[7]
00  // 38 x50y50 CPE[8]
00  // 39 x50y50 CPE[9]
29  // 40 x49y49 INMUX plane 2,1
0C  // 41 x49y49 INMUX plane 4,3
3C  // 42 x49y49 INMUX plane 6,5
02  // 43 x49y49 INMUX plane 8,7
21  // 44 x49y49 INMUX plane 10,9
20  // 45 x49y49 INMUX plane 12,11
00  // 46 x49y50 INMUX plane 2,1
05  // 47 x49y50 INMUX plane 4,3
01  // 48 x49y50 INMUX plane 6,5
26  // 49 x49y50 INMUX plane 8,7
21  // 50 x49y50 INMUX plane 10,9
05  // 51 x49y50 INMUX plane 12,11
2C  // 52 x50y49 INMUX plane 2,1
1E  // 53 x50y49 INMUX plane 4,3
01  // 54 x50y49 INMUX plane 6,5
83  // 55 x50y49 INMUX plane 8,7
28  // 56 x50y49 INMUX plane 10,9
85  // 57 x50y49 INMUX plane 12,11
2F  // 58 x50y50 INMUX plane 2,1
3C  // 59 x50y50 INMUX plane 4,3
0B  // 60 x50y50 INMUX plane 6,5
A0  // 61 x50y50 INMUX plane 8,7
05  // 62 x50y50 INMUX plane 10,9
A0  // 63 x50y50 INMUX plane 12,11
51  // 64 x49y49 SB_BIG plane 1
16  // 65 x49y49 SB_BIG plane 1
00  // 66 x49y49 SB_DRIVE plane 2,1
92  // 67 x49y49 SB_BIG plane 2
30  // 68 x49y49 SB_BIG plane 2
48  // 69 x49y49 SB_BIG plane 3
12  // 70 x49y49 SB_BIG plane 3
00  // 71 x49y49 SB_DRIVE plane 4,3
04  // 72 x49y49 SB_BIG plane 4
14  // 73 x49y49 SB_BIG plane 4
48  // 74 x49y49 SB_BIG plane 5
12  // 75 x49y49 SB_BIG plane 5
00  // 76 x49y49 SB_DRIVE plane 6,5
48  // 77 x49y49 SB_BIG plane 6
12  // 78 x49y49 SB_BIG plane 6
18  // 79 x49y49 SB_BIG plane 7
15  // 80 x49y49 SB_BIG plane 7
00  // 81 x49y49 SB_DRIVE plane 8,7
08  // 82 x49y49 SB_BIG plane 8
02  // 83 x49y49 SB_BIG plane 8
70  // 84 x49y49 SB_BIG plane 9
24  // 85 x49y49 SB_BIG plane 9
00  // 86 x49y49 SB_DRIVE plane 10,9
59  // 87 x49y49 SB_BIG plane 10
14  // 88 x49y49 SB_BIG plane 10
48  // 89 x49y49 SB_BIG plane 11
12  // 90 x49y49 SB_BIG plane 11
00  // 91 x49y49 SB_DRIVE plane 12,11
70  // 92 x49y49 SB_BIG plane 12
24  // 93 x49y49 SB_BIG plane 12
14  // 94 x50y50 SB_SML plane 1
63  // 95 x50y50 SB_SML plane 2,1
39  // 96 x50y50 SB_SML plane 2
C8  // 97 x50y50 SB_SML plane 3
24  // 98 x50y50 SB_SML plane 4,3
7D  // 99 x50y50 SB_SML plane 4
A8  // 100 x50y50 SB_SML plane 5
82  // 101 x50y50 SB_SML plane 6,5
2A  // 102 x50y50 SB_SML plane 6
82  // 103 x50y50 SB_SML plane 7
10  // 104 x50y50 SB_SML plane 8,7
51  // 105 x50y50 SB_SML plane 8
2E  // 106 x50y50 SB_SML plane 9
87  // 107 x50y50 SB_SML plane 10,9
2A  // 108 x50y50 SB_SML plane 10
A8  // 109 x50y50 SB_SML plane 11
92  // 110 x50y50 SB_SML plane 12,11
6F  // 111 x50y50 SB_SML plane 12
2D // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x51y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B2D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
19 // y_sel: 49
7F // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B35
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x51y49 CPE[0]  net1 = net2: _a49  C_AND///AND/
00  //  1 x51y49 CPE[1]
00  //  2 x51y49 CPE[2]
00  //  3 x51y49 CPE[3]
00  //  4 x51y49 CPE[4]
00  //  5 x51y49 CPE[5]
00  //  6 x51y49 CPE[6]
00  //  7 x51y49 CPE[7]
00  //  8 x51y49 CPE[8]
00  //  9 x51y49 CPE[9]
00  // 10 x51y50 CPE[0]  _a68  C_ORAND/D///    _a327  C_////Bridge
00  // 11 x51y50 CPE[1]
00  // 12 x51y50 CPE[2]
00  // 13 x51y50 CPE[3]
00  // 14 x51y50 CPE[4]
00  // 15 x51y50 CPE[5]
00  // 16 x51y50 CPE[6]
00  // 17 x51y50 CPE[7]
00  // 18 x51y50 CPE[8]
00  // 19 x51y50 CPE[9]
00  // 20 x52y49 CPE[0]  _a274  C_OR////    
00  // 21 x52y49 CPE[1]
00  // 22 x52y49 CPE[2]
00  // 23 x52y49 CPE[3]
00  // 24 x52y49 CPE[4]
00  // 25 x52y49 CPE[5]
00  // 26 x52y49 CPE[6]
00  // 27 x52y49 CPE[7]
00  // 28 x52y49 CPE[8]
00  // 29 x52y49 CPE[9]
00  // 30 x52y50 CPE[0]
00  // 31 x52y50 CPE[1]
00  // 32 x52y50 CPE[2]
00  // 33 x52y50 CPE[3]
00  // 34 x52y50 CPE[4]
00  // 35 x52y50 CPE[5]
00  // 36 x52y50 CPE[6]
00  // 37 x52y50 CPE[7]
00  // 38 x52y50 CPE[8]
00  // 39 x52y50 CPE[9]
2C  // 40 x51y49 INMUX plane 2,1
04  // 41 x51y49 INMUX plane 4,3
16  // 42 x51y49 INMUX plane 6,5
01  // 43 x51y49 INMUX plane 8,7
02  // 44 x51y49 INMUX plane 10,9
09  // 45 x51y49 INMUX plane 12,11
14  // 46 x51y50 INMUX plane 2,1
12  // 47 x51y50 INMUX plane 4,3
16  // 48 x51y50 INMUX plane 6,5
38  // 49 x51y50 INMUX plane 8,7
10  // 50 x51y50 INMUX plane 10,9
21  // 51 x51y50 INMUX plane 12,11
3F  // 52 x52y49 INMUX plane 2,1
02  // 53 x52y49 INMUX plane 4,3
08  // 54 x52y49 INMUX plane 6,5
07  // 55 x52y49 INMUX plane 8,7
85  // 56 x52y49 INMUX plane 10,9
C2  // 57 x52y49 INMUX plane 12,11
28  // 58 x52y50 INMUX plane 2,1
00  // 59 x52y50 INMUX plane 4,3
80  // 60 x52y50 INMUX plane 6,5
C1  // 61 x52y50 INMUX plane 8,7
A1  // 62 x52y50 INMUX plane 10,9
C4  // 63 x52y50 INMUX plane 12,11
88  // 64 x52y50 SB_BIG plane 1
12  // 65 x52y50 SB_BIG plane 1
00  // 66 x52y50 SB_DRIVE plane 2,1
48  // 67 x52y50 SB_BIG plane 2
10  // 68 x52y50 SB_BIG plane 2
48  // 69 x52y50 SB_BIG plane 3
24  // 70 x52y50 SB_BIG plane 3
00  // 71 x52y50 SB_DRIVE plane 4,3
00  // 72 x52y50 SB_BIG plane 4
04  // 73 x52y50 SB_BIG plane 4
48  // 74 x52y50 SB_BIG plane 5
12  // 75 x52y50 SB_BIG plane 5
00  // 76 x52y50 SB_DRIVE plane 6,5
48  // 77 x52y50 SB_BIG plane 6
00  // 78 x52y50 SB_BIG plane 6
51  // 79 x52y50 SB_BIG plane 7
12  // 80 x52y50 SB_BIG plane 7
00  // 81 x52y50 SB_DRIVE plane 8,7
00  // 82 x52y50 SB_BIG plane 8
20  // 83 x52y50 SB_BIG plane 8
00  // 84 x52y50 SB_BIG plane 9
00  // 85 x52y50 SB_BIG plane 9
00  // 86 x52y50 SB_DRIVE plane 10,9
00  // 87 x52y50 SB_BIG plane 10
04  // 88 x52y50 SB_BIG plane 10
00  // 89 x52y50 SB_BIG plane 11
00  // 90 x52y50 SB_BIG plane 11
00  // 91 x52y50 SB_DRIVE plane 12,11
00  // 92 x52y50 SB_BIG plane 12
00  // 93 x52y50 SB_BIG plane 12
F8  // 94 x51y49 SB_SML plane 1
83  // 95 x51y49 SB_SML plane 2,1
2E  // 96 x51y49 SB_SML plane 2
A8  // 97 x51y49 SB_SML plane 3
94  // 98 x51y49 SB_SML plane 4,3
01  // 99 x51y49 SB_SML plane 4
39  // 100 x51y49 SB_SML plane 5
82  // 101 x51y49 SB_SML plane 6,5
6A  // 102 x51y49 SB_SML plane 6
A8  // 103 x51y49 SB_SML plane 7
00  // 104 x51y49 SB_SML plane 8,7
00  // 105 x51y49 SB_SML plane 8
00  // 106 x51y49 SB_SML plane 9
90  // 107 x51y49 SB_SML plane 10,9
06  // 108 x51y49 SB_SML plane 10
40  // 109 x51y49 SB_SML plane 11
EB // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x53y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BA9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
19 // y_sel: 49
A7 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BB1
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x53y49 CPE[0]
00  //  1 x53y49 CPE[1]
00  //  2 x53y49 CPE[2]
00  //  3 x53y49 CPE[3]
00  //  4 x53y49 CPE[4]
00  //  5 x53y49 CPE[5]
00  //  6 x53y49 CPE[6]
00  //  7 x53y49 CPE[7]
00  //  8 x53y49 CPE[8]
00  //  9 x53y49 CPE[9]
00  // 10 x53y50 CPE[0]  _a324  C_////Bridge
00  // 11 x53y50 CPE[1]
00  // 12 x53y50 CPE[2]
00  // 13 x53y50 CPE[3]
00  // 14 x53y50 CPE[4]
00  // 15 x53y50 CPE[5]
00  // 16 x53y50 CPE[6]
00  // 17 x53y50 CPE[7]
00  // 18 x53y50 CPE[8]
00  // 19 x53y50 CPE[9]
00  // 20 x54y49 CPE[0]  net1 = net2: _a177  C_AND/D//AND/D
00  // 21 x54y49 CPE[1]
00  // 22 x54y49 CPE[2]
00  // 23 x54y49 CPE[3]
00  // 24 x54y49 CPE[4]
00  // 25 x54y49 CPE[5]
00  // 26 x54y49 CPE[6]
00  // 27 x54y49 CPE[7]
00  // 28 x54y49 CPE[8]
00  // 29 x54y49 CPE[9]
00  // 30 x54y50 CPE[0]  _a175  C_///AND/D
00  // 31 x54y50 CPE[1]
00  // 32 x54y50 CPE[2]
00  // 33 x54y50 CPE[3]
00  // 34 x54y50 CPE[4]
00  // 35 x54y50 CPE[5]
00  // 36 x54y50 CPE[6]
00  // 37 x54y50 CPE[7]
00  // 38 x54y50 CPE[8]
00  // 39 x54y50 CPE[9]
01  // 40 x53y49 INMUX plane 2,1
08  // 41 x53y49 INMUX plane 4,3
21  // 42 x53y49 INMUX plane 6,5
00  // 43 x53y49 INMUX plane 8,7
08  // 44 x53y49 INMUX plane 10,9
01  // 45 x53y49 INMUX plane 12,11
00  // 46 x53y50 INMUX plane 2,1
06  // 47 x53y50 INMUX plane 4,3
00  // 48 x53y50 INMUX plane 6,5
00  // 49 x53y50 INMUX plane 8,7
01  // 50 x53y50 INMUX plane 10,9
00  // 51 x53y50 INMUX plane 12,11
20  // 52 x54y49 INMUX plane 2,1
03  // 53 x54y49 INMUX plane 4,3
01  // 54 x54y49 INMUX plane 6,5
00  // 55 x54y49 INMUX plane 8,7
A1  // 56 x54y49 INMUX plane 10,9
CC  // 57 x54y49 INMUX plane 12,11
30  // 58 x54y50 INMUX plane 2,1
00  // 59 x54y50 INMUX plane 4,3
20  // 60 x54y50 INMUX plane 6,5
41  // 61 x54y50 INMUX plane 8,7
A1  // 62 x54y50 INMUX plane 10,9
04  // 63 x54y50 INMUX plane 12,11
06  // 64 x53y49 SB_BIG plane 1
02  // 65 x53y49 SB_BIG plane 1
04  // 66 x53y49 SB_DRIVE plane 2,1
48  // 67 x53y49 SB_BIG plane 2
12  // 68 x53y49 SB_BIG plane 2
48  // 69 x53y49 SB_BIG plane 3
10  // 70 x53y49 SB_BIG plane 3
00  // 71 x53y49 SB_DRIVE plane 4,3
48  // 72 x53y49 SB_BIG plane 4
12  // 73 x53y49 SB_BIG plane 4
00  // 74 x53y49 SB_BIG plane 5
00  // 75 x53y49 SB_BIG plane 5
00  // 76 x53y49 SB_DRIVE plane 6,5
11  // 77 x53y49 SB_BIG plane 6
23  // 78 x53y49 SB_BIG plane 6
48  // 79 x53y49 SB_BIG plane 7
12  // 80 x53y49 SB_BIG plane 7
00  // 81 x53y49 SB_DRIVE plane 8,7
48  // 82 x53y49 SB_BIG plane 8
12  // 83 x53y49 SB_BIG plane 8
80  // 84 x53y49 SB_BIG plane 9
00  // 85 x53y49 SB_BIG plane 9
00  // 86 x53y49 SB_DRIVE plane 10,9
11  // 87 x53y49 SB_BIG plane 10
00  // 88 x53y49 SB_BIG plane 10
00  // 89 x53y49 SB_BIG plane 11
00  // 90 x53y49 SB_BIG plane 11
00  // 91 x53y49 SB_DRIVE plane 12,11
02  // 92 x53y49 SB_BIG plane 12
00  // 93 x53y49 SB_BIG plane 12
00  // 94 x54y50 SB_SML plane 1
80  // 95 x54y50 SB_SML plane 2,1
28  // 96 x54y50 SB_SML plane 2
28  // 97 x54y50 SB_SML plane 3
80  // 98 x54y50 SB_SML plane 4,3
20  // 99 x54y50 SB_SML plane 4
00  // 100 x54y50 SB_SML plane 5
80  // 101 x54y50 SB_SML plane 6,5
2A  // 102 x54y50 SB_SML plane 6
18  // 103 x54y50 SB_SML plane 7
83  // 104 x54y50 SB_SML plane 8,7
2A  // 105 x54y50 SB_SML plane 8
D8 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x55y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
19 // y_sel: 49
AF // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C29
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x55y49 CPE[0]
00  //  1 x55y49 CPE[1]
00  //  2 x55y49 CPE[2]
00  //  3 x55y49 CPE[3]
00  //  4 x55y49 CPE[4]
00  //  5 x55y49 CPE[5]
00  //  6 x55y49 CPE[6]
00  //  7 x55y49 CPE[7]
00  //  8 x55y49 CPE[8]
00  //  9 x55y49 CPE[9]
00  // 10 x55y50 CPE[0]
00  // 11 x55y50 CPE[1]
00  // 12 x55y50 CPE[2]
00  // 13 x55y50 CPE[3]
00  // 14 x55y50 CPE[4]
00  // 15 x55y50 CPE[5]
00  // 16 x55y50 CPE[6]
00  // 17 x55y50 CPE[7]
00  // 18 x55y50 CPE[8]
00  // 19 x55y50 CPE[9]
00  // 20 x56y49 CPE[0]
00  // 21 x56y49 CPE[1]
00  // 22 x56y49 CPE[2]
00  // 23 x56y49 CPE[3]
00  // 24 x56y49 CPE[4]
00  // 25 x56y49 CPE[5]
00  // 26 x56y49 CPE[6]
00  // 27 x56y49 CPE[7]
00  // 28 x56y49 CPE[8]
00  // 29 x56y49 CPE[9]
00  // 30 x56y50 CPE[0]
00  // 31 x56y50 CPE[1]
00  // 32 x56y50 CPE[2]
00  // 33 x56y50 CPE[3]
00  // 34 x56y50 CPE[4]
00  // 35 x56y50 CPE[5]
00  // 36 x56y50 CPE[6]
00  // 37 x56y50 CPE[7]
00  // 38 x56y50 CPE[8]
00  // 39 x56y50 CPE[9]
00  // 40 x55y49 INMUX plane 2,1
00  // 41 x55y49 INMUX plane 4,3
00  // 42 x55y49 INMUX plane 6,5
00  // 43 x55y49 INMUX plane 8,7
00  // 44 x55y49 INMUX plane 10,9
08  // 45 x55y49 INMUX plane 12,11
00  // 46 x55y50 INMUX plane 2,1
00  // 47 x55y50 INMUX plane 4,3
00  // 48 x55y50 INMUX plane 6,5
01  // 49 x55y50 INMUX plane 8,7
00  // 50 x55y50 INMUX plane 10,9
00  // 51 x55y50 INMUX plane 12,11
00  // 52 x56y49 INMUX plane 2,1
00  // 53 x56y49 INMUX plane 4,3
00  // 54 x56y49 INMUX plane 6,5
00  // 55 x56y49 INMUX plane 8,7
00  // 56 x56y49 INMUX plane 10,9
00  // 57 x56y49 INMUX plane 12,11
00  // 58 x56y50 INMUX plane 2,1
00  // 59 x56y50 INMUX plane 4,3
00  // 60 x56y50 INMUX plane 6,5
01  // 61 x56y50 INMUX plane 8,7
00  // 62 x56y50 INMUX plane 10,9
00  // 63 x56y50 INMUX plane 12,11
00  // 64 x56y50 SB_BIG plane 1
00  // 65 x56y50 SB_BIG plane 1
00  // 66 x56y50 SB_DRIVE plane 2,1
00  // 67 x56y50 SB_BIG plane 2
00  // 68 x56y50 SB_BIG plane 2
00  // 69 x56y50 SB_BIG plane 3
00  // 70 x56y50 SB_BIG plane 3
00  // 71 x56y50 SB_DRIVE plane 4,3
00  // 72 x56y50 SB_BIG plane 4
00  // 73 x56y50 SB_BIG plane 4
20  // 74 x56y50 SB_BIG plane 5
10  // 75 x56y50 SB_BIG plane 5
00  // 76 x56y50 SB_DRIVE plane 6,5
00  // 77 x56y50 SB_BIG plane 6
00  // 78 x56y50 SB_BIG plane 6
00  // 79 x56y50 SB_BIG plane 7
00  // 80 x56y50 SB_BIG plane 7
00  // 81 x56y50 SB_DRIVE plane 8,7
00  // 82 x56y50 SB_BIG plane 8
00  // 83 x56y50 SB_BIG plane 8
00  // 84 x56y50 SB_BIG plane 9
00  // 85 x56y50 SB_BIG plane 9
00  // 86 x56y50 SB_DRIVE plane 10,9
00  // 87 x56y50 SB_BIG plane 10
00  // 88 x56y50 SB_BIG plane 10
00  // 89 x56y50 SB_BIG plane 11
00  // 90 x56y50 SB_BIG plane 11
00  // 91 x56y50 SB_DRIVE plane 12,11
00  // 92 x56y50 SB_BIG plane 12
00  // 93 x56y50 SB_BIG plane 12
00  // 94 x55y49 SB_SML plane 1
00  // 95 x55y49 SB_SML plane 2,1
00  // 96 x55y49 SB_SML plane 2
00  // 97 x55y49 SB_SML plane 3
00  // 98 x55y49 SB_SML plane 4,3
06  // 99 x55y49 SB_SML plane 4
00  // 100 x55y49 SB_SML plane 5
00  // 101 x55y49 SB_SML plane 6,5
00  // 102 x55y49 SB_SML plane 6
00  // 103 x55y49 SB_SML plane 7
00  // 104 x55y49 SB_SML plane 8,7
00  // 105 x55y49 SB_SML plane 8
00  // 106 x55y49 SB_SML plane 9
00  // 107 x55y49 SB_SML plane 10,9
00  // 108 x55y49 SB_SML plane 10
00  // 109 x55y49 SB_SML plane 11
04  // 110 x55y49 SB_SML plane 12,11
1E // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x57y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
19 // y_sel: 49
77 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CA6
5E // Length: 94
66 // -- CRC low byte
83 // -- CRC high byte
00  //  0 x57y49 CPE[0]
00  //  1 x57y49 CPE[1]
00  //  2 x57y49 CPE[2]
00  //  3 x57y49 CPE[3]
00  //  4 x57y49 CPE[4]
00  //  5 x57y49 CPE[5]
00  //  6 x57y49 CPE[6]
00  //  7 x57y49 CPE[7]
00  //  8 x57y49 CPE[8]
00  //  9 x57y49 CPE[9]
00  // 10 x57y50 CPE[0]
00  // 11 x57y50 CPE[1]
00  // 12 x57y50 CPE[2]
00  // 13 x57y50 CPE[3]
00  // 14 x57y50 CPE[4]
00  // 15 x57y50 CPE[5]
00  // 16 x57y50 CPE[6]
00  // 17 x57y50 CPE[7]
00  // 18 x57y50 CPE[8]
00  // 19 x57y50 CPE[9]
00  // 20 x58y49 CPE[0]
00  // 21 x58y49 CPE[1]
00  // 22 x58y49 CPE[2]
00  // 23 x58y49 CPE[3]
00  // 24 x58y49 CPE[4]
00  // 25 x58y49 CPE[5]
00  // 26 x58y49 CPE[6]
00  // 27 x58y49 CPE[7]
00  // 28 x58y49 CPE[8]
00  // 29 x58y49 CPE[9]
00  // 30 x58y50 CPE[0]
00  // 31 x58y50 CPE[1]
00  // 32 x58y50 CPE[2]
00  // 33 x58y50 CPE[3]
00  // 34 x58y50 CPE[4]
00  // 35 x58y50 CPE[5]
00  // 36 x58y50 CPE[6]
00  // 37 x58y50 CPE[7]
00  // 38 x58y50 CPE[8]
00  // 39 x58y50 CPE[9]
00  // 40 x57y49 INMUX plane 2,1
00  // 41 x57y49 INMUX plane 4,3
00  // 42 x57y49 INMUX plane 6,5
00  // 43 x57y49 INMUX plane 8,7
00  // 44 x57y49 INMUX plane 10,9
00  // 45 x57y49 INMUX plane 12,11
00  // 46 x57y50 INMUX plane 2,1
00  // 47 x57y50 INMUX plane 4,3
01  // 48 x57y50 INMUX plane 6,5
00  // 49 x57y50 INMUX plane 8,7
00  // 50 x57y50 INMUX plane 10,9
00  // 51 x57y50 INMUX plane 12,11
01  // 52 x58y49 INMUX plane 2,1
00  // 53 x58y49 INMUX plane 4,3
00  // 54 x58y49 INMUX plane 6,5
00  // 55 x58y49 INMUX plane 8,7
00  // 56 x58y49 INMUX plane 10,9
08  // 57 x58y49 INMUX plane 12,11
00  // 58 x58y50 INMUX plane 2,1
00  // 59 x58y50 INMUX plane 4,3
01  // 60 x58y50 INMUX plane 6,5
00  // 61 x58y50 INMUX plane 8,7
00  // 62 x58y50 INMUX plane 10,9
00  // 63 x58y50 INMUX plane 12,11
20  // 64 x57y49 SB_BIG plane 1
10  // 65 x57y49 SB_BIG plane 1
00  // 66 x57y49 SB_DRIVE plane 2,1
00  // 67 x57y49 SB_BIG plane 2
00  // 68 x57y49 SB_BIG plane 2
00  // 69 x57y49 SB_BIG plane 3
00  // 70 x57y49 SB_BIG plane 3
00  // 71 x57y49 SB_DRIVE plane 4,3
00  // 72 x57y49 SB_BIG plane 4
00  // 73 x57y49 SB_BIG plane 4
00  // 74 x57y49 SB_BIG plane 5
00  // 75 x57y49 SB_BIG plane 5
00  // 76 x57y49 SB_DRIVE plane 6,5
00  // 77 x57y49 SB_BIG plane 6
00  // 78 x57y49 SB_BIG plane 6
00  // 79 x57y49 SB_BIG plane 7
00  // 80 x57y49 SB_BIG plane 7
00  // 81 x57y49 SB_DRIVE plane 8,7
00  // 82 x57y49 SB_BIG plane 8
00  // 83 x57y49 SB_BIG plane 8
00  // 84 x57y49 SB_BIG plane 9
00  // 85 x57y49 SB_BIG plane 9
00  // 86 x57y49 SB_DRIVE plane 10,9
00  // 87 x57y49 SB_BIG plane 10
00  // 88 x57y49 SB_BIG plane 10
00  // 89 x57y49 SB_BIG plane 11
00  // 90 x57y49 SB_BIG plane 11
00  // 91 x57y49 SB_DRIVE plane 12,11
18  // 92 x57y49 SB_BIG plane 12
10  // 93 x57y49 SB_BIG plane 12
0F // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x59y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
19 // y_sel: 49
1F // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D12
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x59y49 CPE[0]
00  //  1 x59y49 CPE[1]
00  //  2 x59y49 CPE[2]
00  //  3 x59y49 CPE[3]
00  //  4 x59y49 CPE[4]
00  //  5 x59y49 CPE[5]
00  //  6 x59y49 CPE[6]
00  //  7 x59y49 CPE[7]
00  //  8 x59y49 CPE[8]
00  //  9 x59y49 CPE[9]
00  // 10 x59y50 CPE[0]
00  // 11 x59y50 CPE[1]
00  // 12 x59y50 CPE[2]
00  // 13 x59y50 CPE[3]
00  // 14 x59y50 CPE[4]
00  // 15 x59y50 CPE[5]
00  // 16 x59y50 CPE[6]
00  // 17 x59y50 CPE[7]
00  // 18 x59y50 CPE[8]
00  // 19 x59y50 CPE[9]
00  // 20 x60y49 CPE[0]
00  // 21 x60y49 CPE[1]
00  // 22 x60y49 CPE[2]
00  // 23 x60y49 CPE[3]
00  // 24 x60y49 CPE[4]
00  // 25 x60y49 CPE[5]
00  // 26 x60y49 CPE[6]
00  // 27 x60y49 CPE[7]
00  // 28 x60y49 CPE[8]
00  // 29 x60y49 CPE[9]
00  // 30 x60y50 CPE[0]
00  // 31 x60y50 CPE[1]
00  // 32 x60y50 CPE[2]
00  // 33 x60y50 CPE[3]
00  // 34 x60y50 CPE[4]
00  // 35 x60y50 CPE[5]
00  // 36 x60y50 CPE[6]
00  // 37 x60y50 CPE[7]
00  // 38 x60y50 CPE[8]
00  // 39 x60y50 CPE[9]
01  // 40 x59y49 INMUX plane 2,1
00  // 41 x59y49 INMUX plane 4,3
00  // 42 x59y49 INMUX plane 6,5
00  // 43 x59y49 INMUX plane 8,7
00  // 44 x59y49 INMUX plane 10,9
08  // 45 x59y49 INMUX plane 12,11
67 // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W1_B[6]  _a267  OBF  at x0y51
09  //  1 GPIO_W1_B[6]
01  //  2 GPIO_W1_B[6]
00  //  3 GPIO_W1_B[6]
01  //  4 GPIO_W1_B[6]
00  //  5 GPIO_W1_B[6]
00  //  6 GPIO_W1_B[6]
00  //  7 GPIO_W1_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y51
00  // 10 edge_io_EN1 at x-2y51
00  // 11 edge_io_EN0 at x-2y52
00  // 12 edge_io_EN1 at x-2y52
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
20  // 71 x-1y51 SB_DRIVE plane 4,3
88  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
00  // 81 x-1y51 SB_DRIVE plane 8,7
48  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
48  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
00  // 86 x-1y51 SB_DRIVE plane 10,9
48  // 87 x-1y51 SB_BIG plane 10
12  // 88 x-1y51 SB_BIG plane 10
48  // 89 x-1y51 SB_BIG plane 11
12  // 90 x-1y51 SB_BIG plane 11
00  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
62 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E4A
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y51 CPE[0]  _a309  C_///AND/
00  //  1 x1y51 CPE[1]
00  //  2 x1y51 CPE[2]
00  //  3 x1y51 CPE[3]
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
00  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
00  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
00  // 40 x1y51 INMUX plane 2,1
05  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
05  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
48  // 64 x2y52 SB_BIG plane 1
12  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
39  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
7D // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x3y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6EB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1A // y_sel: 51
B5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6EBE
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y51 CPE[0]
00  //  1 x3y51 CPE[1]
00  //  2 x3y51 CPE[2]
00  //  3 x3y51 CPE[3]
00  //  4 x3y51 CPE[4]
00  //  5 x3y51 CPE[5]
00  //  6 x3y51 CPE[6]
00  //  7 x3y51 CPE[7]
00  //  8 x3y51 CPE[8]
00  //  9 x3y51 CPE[9]
00  // 10 x3y52 CPE[0]
00  // 11 x3y52 CPE[1]
00  // 12 x3y52 CPE[2]
00  // 13 x3y52 CPE[3]
00  // 14 x3y52 CPE[4]
00  // 15 x3y52 CPE[5]
00  // 16 x3y52 CPE[6]
00  // 17 x3y52 CPE[7]
00  // 18 x3y52 CPE[8]
00  // 19 x3y52 CPE[9]
00  // 20 x4y51 CPE[0]
00  // 21 x4y51 CPE[1]
00  // 22 x4y51 CPE[2]
00  // 23 x4y51 CPE[3]
00  // 24 x4y51 CPE[4]
00  // 25 x4y51 CPE[5]
00  // 26 x4y51 CPE[6]
00  // 27 x4y51 CPE[7]
00  // 28 x4y51 CPE[8]
00  // 29 x4y51 CPE[9]
00  // 30 x4y52 CPE[0]
00  // 31 x4y52 CPE[1]
00  // 32 x4y52 CPE[2]
00  // 33 x4y52 CPE[3]
00  // 34 x4y52 CPE[4]
00  // 35 x4y52 CPE[5]
00  // 36 x4y52 CPE[6]
00  // 37 x4y52 CPE[7]
00  // 38 x4y52 CPE[8]
00  // 39 x4y52 CPE[9]
00  // 40 x3y51 INMUX plane 2,1
00  // 41 x3y51 INMUX plane 4,3
00  // 42 x3y51 INMUX plane 6,5
00  // 43 x3y51 INMUX plane 8,7
00  // 44 x3y51 INMUX plane 10,9
00  // 45 x3y51 INMUX plane 12,11
00  // 46 x3y52 INMUX plane 2,1
00  // 47 x3y52 INMUX plane 4,3
00  // 48 x3y52 INMUX plane 6,5
00  // 49 x3y52 INMUX plane 8,7
01  // 50 x3y52 INMUX plane 10,9
00  // 51 x3y52 INMUX plane 12,11
00  // 52 x4y51 INMUX plane 2,1
00  // 53 x4y51 INMUX plane 4,3
00  // 54 x4y51 INMUX plane 6,5
00  // 55 x4y51 INMUX plane 8,7
00  // 56 x4y51 INMUX plane 10,9
00  // 57 x4y51 INMUX plane 12,11
00  // 58 x4y52 INMUX plane 2,1
00  // 59 x4y52 INMUX plane 4,3
00  // 60 x4y52 INMUX plane 6,5
00  // 61 x4y52 INMUX plane 8,7
01  // 62 x4y52 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x5y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1A // y_sel: 51
6D // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F0B
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y51 CPE[0]
00  //  1 x5y51 CPE[1]
00  //  2 x5y51 CPE[2]
00  //  3 x5y51 CPE[3]
00  //  4 x5y51 CPE[4]
00  //  5 x5y51 CPE[5]
00  //  6 x5y51 CPE[6]
00  //  7 x5y51 CPE[7]
00  //  8 x5y51 CPE[8]
00  //  9 x5y51 CPE[9]
00  // 10 x5y52 CPE[0]
00  // 11 x5y52 CPE[1]
00  // 12 x5y52 CPE[2]
00  // 13 x5y52 CPE[3]
00  // 14 x5y52 CPE[4]
00  // 15 x5y52 CPE[5]
00  // 16 x5y52 CPE[6]
00  // 17 x5y52 CPE[7]
00  // 18 x5y52 CPE[8]
00  // 19 x5y52 CPE[9]
00  // 20 x6y51 CPE[0]
00  // 21 x6y51 CPE[1]
00  // 22 x6y51 CPE[2]
00  // 23 x6y51 CPE[3]
00  // 24 x6y51 CPE[4]
00  // 25 x6y51 CPE[5]
00  // 26 x6y51 CPE[6]
00  // 27 x6y51 CPE[7]
00  // 28 x6y51 CPE[8]
00  // 29 x6y51 CPE[9]
00  // 30 x6y52 CPE[0]
00  // 31 x6y52 CPE[1]
00  // 32 x6y52 CPE[2]
00  // 33 x6y52 CPE[3]
00  // 34 x6y52 CPE[4]
00  // 35 x6y52 CPE[5]
00  // 36 x6y52 CPE[6]
00  // 37 x6y52 CPE[7]
00  // 38 x6y52 CPE[8]
00  // 39 x6y52 CPE[9]
00  // 40 x5y51 INMUX plane 2,1
00  // 41 x5y51 INMUX plane 4,3
00  // 42 x5y51 INMUX plane 6,5
00  // 43 x5y51 INMUX plane 8,7
00  // 44 x5y51 INMUX plane 10,9
00  // 45 x5y51 INMUX plane 12,11
00  // 46 x5y52 INMUX plane 2,1
00  // 47 x5y52 INMUX plane 4,3
00  // 48 x5y52 INMUX plane 6,5
00  // 49 x5y52 INMUX plane 8,7
00  // 50 x5y52 INMUX plane 10,9
00  // 51 x5y52 INMUX plane 12,11
00  // 52 x6y51 INMUX plane 2,1
00  // 53 x6y51 INMUX plane 4,3
00  // 54 x6y51 INMUX plane 6,5
00  // 55 x6y51 INMUX plane 8,7
00  // 56 x6y51 INMUX plane 10,9
00  // 57 x6y51 INMUX plane 12,11
00  // 58 x6y52 INMUX plane 2,1
00  // 59 x6y52 INMUX plane 4,3
00  // 60 x6y52 INMUX plane 6,5
00  // 61 x6y52 INMUX plane 8,7
00  // 62 x6y52 INMUX plane 10,9
00  // 63 x6y52 INMUX plane 12,11
00  // 64 x6y52 SB_BIG plane 1
00  // 65 x6y52 SB_BIG plane 1
00  // 66 x6y52 SB_DRIVE plane 2,1
00  // 67 x6y52 SB_BIG plane 2
00  // 68 x6y52 SB_BIG plane 2
00  // 69 x6y52 SB_BIG plane 3
00  // 70 x6y52 SB_BIG plane 3
00  // 71 x6y52 SB_DRIVE plane 4,3
00  // 72 x6y52 SB_BIG plane 4
00  // 73 x6y52 SB_BIG plane 4
00  // 74 x6y52 SB_BIG plane 5
00  // 75 x6y52 SB_BIG plane 5
00  // 76 x6y52 SB_DRIVE plane 6,5
00  // 77 x6y52 SB_BIG plane 6
00  // 78 x6y52 SB_BIG plane 6
00  // 79 x6y52 SB_BIG plane 7
00  // 80 x6y52 SB_BIG plane 7
00  // 81 x6y52 SB_DRIVE plane 8,7
00  // 82 x6y52 SB_BIG plane 8
00  // 83 x6y52 SB_BIG plane 8
00  // 84 x6y52 SB_BIG plane 9
00  // 85 x6y52 SB_BIG plane 9
04  // 86 x6y52 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x17y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F68     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1A // y_sel: 51
1D // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F70
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y51 CPE[0]
00  //  1 x17y51 CPE[1]
00  //  2 x17y51 CPE[2]
00  //  3 x17y51 CPE[3]
00  //  4 x17y51 CPE[4]
00  //  5 x17y51 CPE[5]
00  //  6 x17y51 CPE[6]
00  //  7 x17y51 CPE[7]
00  //  8 x17y51 CPE[8]
00  //  9 x17y51 CPE[9]
00  // 10 x17y52 CPE[0]
00  // 11 x17y52 CPE[1]
00  // 12 x17y52 CPE[2]
00  // 13 x17y52 CPE[3]
00  // 14 x17y52 CPE[4]
00  // 15 x17y52 CPE[5]
00  // 16 x17y52 CPE[6]
00  // 17 x17y52 CPE[7]
00  // 18 x17y52 CPE[8]
00  // 19 x17y52 CPE[9]
00  // 20 x18y51 CPE[0]
00  // 21 x18y51 CPE[1]
00  // 22 x18y51 CPE[2]
00  // 23 x18y51 CPE[3]
00  // 24 x18y51 CPE[4]
00  // 25 x18y51 CPE[5]
00  // 26 x18y51 CPE[6]
00  // 27 x18y51 CPE[7]
00  // 28 x18y51 CPE[8]
00  // 29 x18y51 CPE[9]
00  // 30 x18y52 CPE[0]
00  // 31 x18y52 CPE[1]
00  // 32 x18y52 CPE[2]
00  // 33 x18y52 CPE[3]
00  // 34 x18y52 CPE[4]
00  // 35 x18y52 CPE[5]
00  // 36 x18y52 CPE[6]
00  // 37 x18y52 CPE[7]
00  // 38 x18y52 CPE[8]
00  // 39 x18y52 CPE[9]
00  // 40 x17y51 INMUX plane 2,1
00  // 41 x17y51 INMUX plane 4,3
00  // 42 x17y51 INMUX plane 6,5
00  // 43 x17y51 INMUX plane 8,7
00  // 44 x17y51 INMUX plane 10,9
00  // 45 x17y51 INMUX plane 12,11
00  // 46 x17y52 INMUX plane 2,1
00  // 47 x17y52 INMUX plane 4,3
00  // 48 x17y52 INMUX plane 6,5
00  // 49 x17y52 INMUX plane 8,7
00  // 50 x17y52 INMUX plane 10,9
00  // 51 x17y52 INMUX plane 12,11
00  // 52 x18y51 INMUX plane 2,1
00  // 53 x18y51 INMUX plane 4,3
00  // 54 x18y51 INMUX plane 6,5
00  // 55 x18y51 INMUX plane 8,7
00  // 56 x18y51 INMUX plane 10,9
00  // 57 x18y51 INMUX plane 12,11
00  // 58 x18y52 INMUX plane 2,1
00  // 59 x18y52 INMUX plane 4,3
00  // 60 x18y52 INMUX plane 6,5
00  // 61 x18y52 INMUX plane 8,7
00  // 62 x18y52 INMUX plane 10,9
00  // 63 x18y52 INMUX plane 12,11
00  // 64 x18y52 SB_BIG plane 1
00  // 65 x18y52 SB_BIG plane 1
00  // 66 x18y52 SB_DRIVE plane 2,1
00  // 67 x18y52 SB_BIG plane 2
00  // 68 x18y52 SB_BIG plane 2
00  // 69 x18y52 SB_BIG plane 3
00  // 70 x18y52 SB_BIG plane 3
00  // 71 x18y52 SB_DRIVE plane 4,3
00  // 72 x18y52 SB_BIG plane 4
00  // 73 x18y52 SB_BIG plane 4
00  // 74 x18y52 SB_BIG plane 5
00  // 75 x18y52 SB_BIG plane 5
00  // 76 x18y52 SB_DRIVE plane 6,5
00  // 77 x18y52 SB_BIG plane 6
00  // 78 x18y52 SB_BIG plane 6
00  // 79 x18y52 SB_BIG plane 7
00  // 80 x18y52 SB_BIG plane 7
00  // 81 x18y52 SB_DRIVE plane 8,7
00  // 82 x18y52 SB_BIG plane 8
00  // 83 x18y52 SB_BIG plane 8
31  // 84 x18y52 SB_BIG plane 9
2B // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x19y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FCB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1A // y_sel: 51
75 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FD3
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x19y51 CPE[0]
00  //  1 x19y51 CPE[1]
00  //  2 x19y51 CPE[2]
00  //  3 x19y51 CPE[3]
00  //  4 x19y51 CPE[4]
00  //  5 x19y51 CPE[5]
00  //  6 x19y51 CPE[6]
00  //  7 x19y51 CPE[7]
00  //  8 x19y51 CPE[8]
00  //  9 x19y51 CPE[9]
00  // 10 x19y52 CPE[0]
00  // 11 x19y52 CPE[1]
00  // 12 x19y52 CPE[2]
00  // 13 x19y52 CPE[3]
00  // 14 x19y52 CPE[4]
00  // 15 x19y52 CPE[5]
00  // 16 x19y52 CPE[6]
00  // 17 x19y52 CPE[7]
00  // 18 x19y52 CPE[8]
00  // 19 x19y52 CPE[9]
00  // 20 x20y51 CPE[0]
00  // 21 x20y51 CPE[1]
00  // 22 x20y51 CPE[2]
00  // 23 x20y51 CPE[3]
00  // 24 x20y51 CPE[4]
00  // 25 x20y51 CPE[5]
00  // 26 x20y51 CPE[6]
00  // 27 x20y51 CPE[7]
00  // 28 x20y51 CPE[8]
00  // 29 x20y51 CPE[9]
00  // 30 x20y52 CPE[0]
00  // 31 x20y52 CPE[1]
00  // 32 x20y52 CPE[2]
00  // 33 x20y52 CPE[3]
00  // 34 x20y52 CPE[4]
00  // 35 x20y52 CPE[5]
00  // 36 x20y52 CPE[6]
00  // 37 x20y52 CPE[7]
00  // 38 x20y52 CPE[8]
00  // 39 x20y52 CPE[9]
00  // 40 x19y51 INMUX plane 2,1
00  // 41 x19y51 INMUX plane 4,3
00  // 42 x19y51 INMUX plane 6,5
00  // 43 x19y51 INMUX plane 8,7
00  // 44 x19y51 INMUX plane 10,9
00  // 45 x19y51 INMUX plane 12,11
00  // 46 x19y52 INMUX plane 2,1
00  // 47 x19y52 INMUX plane 4,3
00  // 48 x19y52 INMUX plane 6,5
00  // 49 x19y52 INMUX plane 8,7
01  // 50 x19y52 INMUX plane 10,9
00  // 51 x19y52 INMUX plane 12,11
00  // 52 x20y51 INMUX plane 2,1
00  // 53 x20y51 INMUX plane 4,3
00  // 54 x20y51 INMUX plane 6,5
00  // 55 x20y51 INMUX plane 8,7
00  // 56 x20y51 INMUX plane 10,9
00  // 57 x20y51 INMUX plane 12,11
00  // 58 x20y52 INMUX plane 2,1
00  // 59 x20y52 INMUX plane 4,3
00  // 60 x20y52 INMUX plane 6,5
00  // 61 x20y52 INMUX plane 8,7
01  // 62 x20y52 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x21y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7018     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1A // y_sel: 51
AD // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7020
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y51 CPE[0]
00  //  1 x21y51 CPE[1]
00  //  2 x21y51 CPE[2]
00  //  3 x21y51 CPE[3]
00  //  4 x21y51 CPE[4]
00  //  5 x21y51 CPE[5]
00  //  6 x21y51 CPE[6]
00  //  7 x21y51 CPE[7]
00  //  8 x21y51 CPE[8]
00  //  9 x21y51 CPE[9]
00  // 10 x21y52 CPE[0]
00  // 11 x21y52 CPE[1]
00  // 12 x21y52 CPE[2]
00  // 13 x21y52 CPE[3]
00  // 14 x21y52 CPE[4]
00  // 15 x21y52 CPE[5]
00  // 16 x21y52 CPE[6]
00  // 17 x21y52 CPE[7]
00  // 18 x21y52 CPE[8]
00  // 19 x21y52 CPE[9]
00  // 20 x22y51 CPE[0]
00  // 21 x22y51 CPE[1]
00  // 22 x22y51 CPE[2]
00  // 23 x22y51 CPE[3]
00  // 24 x22y51 CPE[4]
00  // 25 x22y51 CPE[5]
00  // 26 x22y51 CPE[6]
00  // 27 x22y51 CPE[7]
00  // 28 x22y51 CPE[8]
00  // 29 x22y51 CPE[9]
00  // 30 x22y52 CPE[0]
00  // 31 x22y52 CPE[1]
00  // 32 x22y52 CPE[2]
00  // 33 x22y52 CPE[3]
00  // 34 x22y52 CPE[4]
00  // 35 x22y52 CPE[5]
00  // 36 x22y52 CPE[6]
00  // 37 x22y52 CPE[7]
00  // 38 x22y52 CPE[8]
00  // 39 x22y52 CPE[9]
00  // 40 x21y51 INMUX plane 2,1
00  // 41 x21y51 INMUX plane 4,3
00  // 42 x21y51 INMUX plane 6,5
00  // 43 x21y51 INMUX plane 8,7
00  // 44 x21y51 INMUX plane 10,9
00  // 45 x21y51 INMUX plane 12,11
00  // 46 x21y52 INMUX plane 2,1
00  // 47 x21y52 INMUX plane 4,3
00  // 48 x21y52 INMUX plane 6,5
00  // 49 x21y52 INMUX plane 8,7
00  // 50 x21y52 INMUX plane 10,9
00  // 51 x21y52 INMUX plane 12,11
00  // 52 x22y51 INMUX plane 2,1
00  // 53 x22y51 INMUX plane 4,3
00  // 54 x22y51 INMUX plane 6,5
00  // 55 x22y51 INMUX plane 8,7
00  // 56 x22y51 INMUX plane 10,9
00  // 57 x22y51 INMUX plane 12,11
00  // 58 x22y52 INMUX plane 2,1
00  // 59 x22y52 INMUX plane 4,3
00  // 60 x22y52 INMUX plane 6,5
00  // 61 x22y52 INMUX plane 8,7
00  // 62 x22y52 INMUX plane 10,9
00  // 63 x22y52 INMUX plane 12,11
00  // 64 x22y52 SB_BIG plane 1
00  // 65 x22y52 SB_BIG plane 1
00  // 66 x22y52 SB_DRIVE plane 2,1
00  // 67 x22y52 SB_BIG plane 2
00  // 68 x22y52 SB_BIG plane 2
00  // 69 x22y52 SB_BIG plane 3
00  // 70 x22y52 SB_BIG plane 3
00  // 71 x22y52 SB_DRIVE plane 4,3
00  // 72 x22y52 SB_BIG plane 4
00  // 73 x22y52 SB_BIG plane 4
00  // 74 x22y52 SB_BIG plane 5
00  // 75 x22y52 SB_BIG plane 5
00  // 76 x22y52 SB_DRIVE plane 6,5
00  // 77 x22y52 SB_BIG plane 6
00  // 78 x22y52 SB_BIG plane 6
00  // 79 x22y52 SB_BIG plane 7
00  // 80 x22y52 SB_BIG plane 7
00  // 81 x22y52 SB_DRIVE plane 8,7
00  // 82 x22y52 SB_BIG plane 8
00  // 83 x22y52 SB_BIG plane 8
39  // 84 x22y52 SB_BIG plane 9
00  // 85 x22y52 SB_BIG plane 9
05  // 86 x22y52 SB_DRIVE plane 10,9
AB // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x23y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 707D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1A // y_sel: 51
A5 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7085
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x23y51 CPE[0]
00  //  1 x23y51 CPE[1]
00  //  2 x23y51 CPE[2]
00  //  3 x23y51 CPE[3]
00  //  4 x23y51 CPE[4]
00  //  5 x23y51 CPE[5]
00  //  6 x23y51 CPE[6]
00  //  7 x23y51 CPE[7]
00  //  8 x23y51 CPE[8]
00  //  9 x23y51 CPE[9]
00  // 10 x23y52 CPE[0]
00  // 11 x23y52 CPE[1]
00  // 12 x23y52 CPE[2]
00  // 13 x23y52 CPE[3]
00  // 14 x23y52 CPE[4]
00  // 15 x23y52 CPE[5]
00  // 16 x23y52 CPE[6]
00  // 17 x23y52 CPE[7]
00  // 18 x23y52 CPE[8]
00  // 19 x23y52 CPE[9]
00  // 20 x24y51 CPE[0]
00  // 21 x24y51 CPE[1]
00  // 22 x24y51 CPE[2]
00  // 23 x24y51 CPE[3]
00  // 24 x24y51 CPE[4]
00  // 25 x24y51 CPE[5]
00  // 26 x24y51 CPE[6]
00  // 27 x24y51 CPE[7]
00  // 28 x24y51 CPE[8]
00  // 29 x24y51 CPE[9]
00  // 30 x24y52 CPE[0]
00  // 31 x24y52 CPE[1]
00  // 32 x24y52 CPE[2]
00  // 33 x24y52 CPE[3]
00  // 34 x24y52 CPE[4]
00  // 35 x24y52 CPE[5]
00  // 36 x24y52 CPE[6]
00  // 37 x24y52 CPE[7]
00  // 38 x24y52 CPE[8]
00  // 39 x24y52 CPE[9]
00  // 40 x23y51 INMUX plane 2,1
00  // 41 x23y51 INMUX plane 4,3
00  // 42 x23y51 INMUX plane 6,5
00  // 43 x23y51 INMUX plane 8,7
00  // 44 x23y51 INMUX plane 10,9
00  // 45 x23y51 INMUX plane 12,11
00  // 46 x23y52 INMUX plane 2,1
00  // 47 x23y52 INMUX plane 4,3
00  // 48 x23y52 INMUX plane 6,5
00  // 49 x23y52 INMUX plane 8,7
01  // 50 x23y52 INMUX plane 10,9
00  // 51 x23y52 INMUX plane 12,11
00  // 52 x24y51 INMUX plane 2,1
00  // 53 x24y51 INMUX plane 4,3
00  // 54 x24y51 INMUX plane 6,5
00  // 55 x24y51 INMUX plane 8,7
00  // 56 x24y51 INMUX plane 10,9
00  // 57 x24y51 INMUX plane 12,11
00  // 58 x24y52 INMUX plane 2,1
00  // 59 x24y52 INMUX plane 4,3
00  // 60 x24y52 INMUX plane 6,5
00  // 61 x24y52 INMUX plane 8,7
01  // 62 x24y52 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x33y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1A // y_sel: 51
4C // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70D2
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x33y51 CPE[0]
00  //  1 x33y51 CPE[1]
00  //  2 x33y51 CPE[2]
00  //  3 x33y51 CPE[3]
00  //  4 x33y51 CPE[4]
00  //  5 x33y51 CPE[5]
00  //  6 x33y51 CPE[6]
00  //  7 x33y51 CPE[7]
00  //  8 x33y51 CPE[8]
00  //  9 x33y51 CPE[9]
00  // 10 x33y52 CPE[0]
00  // 11 x33y52 CPE[1]
00  // 12 x33y52 CPE[2]
00  // 13 x33y52 CPE[3]
00  // 14 x33y52 CPE[4]
00  // 15 x33y52 CPE[5]
00  // 16 x33y52 CPE[6]
00  // 17 x33y52 CPE[7]
00  // 18 x33y52 CPE[8]
00  // 19 x33y52 CPE[9]
00  // 20 x34y51 CPE[0]
00  // 21 x34y51 CPE[1]
00  // 22 x34y51 CPE[2]
00  // 23 x34y51 CPE[3]
00  // 24 x34y51 CPE[4]
00  // 25 x34y51 CPE[5]
00  // 26 x34y51 CPE[6]
00  // 27 x34y51 CPE[7]
00  // 28 x34y51 CPE[8]
00  // 29 x34y51 CPE[9]
00  // 30 x34y52 CPE[0]
00  // 31 x34y52 CPE[1]
00  // 32 x34y52 CPE[2]
00  // 33 x34y52 CPE[3]
00  // 34 x34y52 CPE[4]
00  // 35 x34y52 CPE[5]
00  // 36 x34y52 CPE[6]
00  // 37 x34y52 CPE[7]
00  // 38 x34y52 CPE[8]
00  // 39 x34y52 CPE[9]
00  // 40 x33y51 INMUX plane 2,1
00  // 41 x33y51 INMUX plane 4,3
00  // 42 x33y51 INMUX plane 6,5
00  // 43 x33y51 INMUX plane 8,7
00  // 44 x33y51 INMUX plane 10,9
00  // 45 x33y51 INMUX plane 12,11
00  // 46 x33y52 INMUX plane 2,1
00  // 47 x33y52 INMUX plane 4,3
00  // 48 x33y52 INMUX plane 6,5
00  // 49 x33y52 INMUX plane 8,7
00  // 50 x33y52 INMUX plane 10,9
00  // 51 x33y52 INMUX plane 12,11
00  // 52 x34y51 INMUX plane 2,1
00  // 53 x34y51 INMUX plane 4,3
00  // 54 x34y51 INMUX plane 6,5
00  // 55 x34y51 INMUX plane 8,7
00  // 56 x34y51 INMUX plane 10,9
00  // 57 x34y51 INMUX plane 12,11
00  // 58 x34y52 INMUX plane 2,1
00  // 59 x34y52 INMUX plane 4,3
00  // 60 x34y52 INMUX plane 6,5
00  // 61 x34y52 INMUX plane 8,7
00  // 62 x34y52 INMUX plane 10,9
00  // 63 x34y52 INMUX plane 12,11
00  // 64 x34y52 SB_BIG plane 1
00  // 65 x34y52 SB_BIG plane 1
00  // 66 x34y52 SB_DRIVE plane 2,1
00  // 67 x34y52 SB_BIG plane 2
00  // 68 x34y52 SB_BIG plane 2
00  // 69 x34y52 SB_BIG plane 3
00  // 70 x34y52 SB_BIG plane 3
00  // 71 x34y52 SB_DRIVE plane 4,3
00  // 72 x34y52 SB_BIG plane 4
00  // 73 x34y52 SB_BIG plane 4
00  // 74 x34y52 SB_BIG plane 5
00  // 75 x34y52 SB_BIG plane 5
00  // 76 x34y52 SB_DRIVE plane 6,5
00  // 77 x34y52 SB_BIG plane 6
00  // 78 x34y52 SB_BIG plane 6
00  // 79 x34y52 SB_BIG plane 7
00  // 80 x34y52 SB_BIG plane 7
00  // 81 x34y52 SB_DRIVE plane 8,7
00  // 82 x34y52 SB_BIG plane 8
00  // 83 x34y52 SB_BIG plane 8
31  // 84 x34y52 SB_BIG plane 9
2B // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x35y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 712D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1A // y_sel: 51
24 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7135
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x35y51 CPE[0]
00  //  1 x35y51 CPE[1]
00  //  2 x35y51 CPE[2]
00  //  3 x35y51 CPE[3]
00  //  4 x35y51 CPE[4]
00  //  5 x35y51 CPE[5]
00  //  6 x35y51 CPE[6]
00  //  7 x35y51 CPE[7]
00  //  8 x35y51 CPE[8]
00  //  9 x35y51 CPE[9]
00  // 10 x35y52 CPE[0]
00  // 11 x35y52 CPE[1]
00  // 12 x35y52 CPE[2]
00  // 13 x35y52 CPE[3]
00  // 14 x35y52 CPE[4]
00  // 15 x35y52 CPE[5]
00  // 16 x35y52 CPE[6]
00  // 17 x35y52 CPE[7]
00  // 18 x35y52 CPE[8]
00  // 19 x35y52 CPE[9]
00  // 20 x36y51 CPE[0]
00  // 21 x36y51 CPE[1]
00  // 22 x36y51 CPE[2]
00  // 23 x36y51 CPE[3]
00  // 24 x36y51 CPE[4]
00  // 25 x36y51 CPE[5]
00  // 26 x36y51 CPE[6]
00  // 27 x36y51 CPE[7]
00  // 28 x36y51 CPE[8]
00  // 29 x36y51 CPE[9]
00  // 30 x36y52 CPE[0]
00  // 31 x36y52 CPE[1]
00  // 32 x36y52 CPE[2]
00  // 33 x36y52 CPE[3]
00  // 34 x36y52 CPE[4]
00  // 35 x36y52 CPE[5]
00  // 36 x36y52 CPE[6]
00  // 37 x36y52 CPE[7]
00  // 38 x36y52 CPE[8]
00  // 39 x36y52 CPE[9]
00  // 40 x35y51 INMUX plane 2,1
00  // 41 x35y51 INMUX plane 4,3
00  // 42 x35y51 INMUX plane 6,5
00  // 43 x35y51 INMUX plane 8,7
00  // 44 x35y51 INMUX plane 10,9
00  // 45 x35y51 INMUX plane 12,11
00  // 46 x35y52 INMUX plane 2,1
00  // 47 x35y52 INMUX plane 4,3
00  // 48 x35y52 INMUX plane 6,5
00  // 49 x35y52 INMUX plane 8,7
01  // 50 x35y52 INMUX plane 10,9
00  // 51 x35y52 INMUX plane 12,11
00  // 52 x36y51 INMUX plane 2,1
00  // 53 x36y51 INMUX plane 4,3
00  // 54 x36y51 INMUX plane 6,5
00  // 55 x36y51 INMUX plane 8,7
00  // 56 x36y51 INMUX plane 10,9
00  // 57 x36y51 INMUX plane 12,11
00  // 58 x36y52 INMUX plane 2,1
00  // 59 x36y52 INMUX plane 4,3
00  // 60 x36y52 INMUX plane 6,5
00  // 61 x36y52 INMUX plane 8,7
01  // 62 x36y52 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x37y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 717A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1A // y_sel: 51
FC // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7182
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x37y51 CPE[0]
00  //  1 x37y51 CPE[1]
00  //  2 x37y51 CPE[2]
00  //  3 x37y51 CPE[3]
00  //  4 x37y51 CPE[4]
00  //  5 x37y51 CPE[5]
00  //  6 x37y51 CPE[6]
00  //  7 x37y51 CPE[7]
00  //  8 x37y51 CPE[8]
00  //  9 x37y51 CPE[9]
00  // 10 x37y52 CPE[0]
00  // 11 x37y52 CPE[1]
00  // 12 x37y52 CPE[2]
00  // 13 x37y52 CPE[3]
00  // 14 x37y52 CPE[4]
00  // 15 x37y52 CPE[5]
00  // 16 x37y52 CPE[6]
00  // 17 x37y52 CPE[7]
00  // 18 x37y52 CPE[8]
00  // 19 x37y52 CPE[9]
00  // 20 x38y51 CPE[0]
00  // 21 x38y51 CPE[1]
00  // 22 x38y51 CPE[2]
00  // 23 x38y51 CPE[3]
00  // 24 x38y51 CPE[4]
00  // 25 x38y51 CPE[5]
00  // 26 x38y51 CPE[6]
00  // 27 x38y51 CPE[7]
00  // 28 x38y51 CPE[8]
00  // 29 x38y51 CPE[9]
00  // 30 x38y52 CPE[0]
00  // 31 x38y52 CPE[1]
00  // 32 x38y52 CPE[2]
00  // 33 x38y52 CPE[3]
00  // 34 x38y52 CPE[4]
00  // 35 x38y52 CPE[5]
00  // 36 x38y52 CPE[6]
00  // 37 x38y52 CPE[7]
00  // 38 x38y52 CPE[8]
00  // 39 x38y52 CPE[9]
00  // 40 x37y51 INMUX plane 2,1
00  // 41 x37y51 INMUX plane 4,3
00  // 42 x37y51 INMUX plane 6,5
00  // 43 x37y51 INMUX plane 8,7
00  // 44 x37y51 INMUX plane 10,9
00  // 45 x37y51 INMUX plane 12,11
00  // 46 x37y52 INMUX plane 2,1
00  // 47 x37y52 INMUX plane 4,3
00  // 48 x37y52 INMUX plane 6,5
00  // 49 x37y52 INMUX plane 8,7
00  // 50 x37y52 INMUX plane 10,9
00  // 51 x37y52 INMUX plane 12,11
00  // 52 x38y51 INMUX plane 2,1
00  // 53 x38y51 INMUX plane 4,3
00  // 54 x38y51 INMUX plane 6,5
00  // 55 x38y51 INMUX plane 8,7
00  // 56 x38y51 INMUX plane 10,9
00  // 57 x38y51 INMUX plane 12,11
00  // 58 x38y52 INMUX plane 2,1
00  // 59 x38y52 INMUX plane 4,3
00  // 60 x38y52 INMUX plane 6,5
00  // 61 x38y52 INMUX plane 8,7
00  // 62 x38y52 INMUX plane 10,9
00  // 63 x38y52 INMUX plane 12,11
00  // 64 x38y52 SB_BIG plane 1
00  // 65 x38y52 SB_BIG plane 1
00  // 66 x38y52 SB_DRIVE plane 2,1
00  // 67 x38y52 SB_BIG plane 2
00  // 68 x38y52 SB_BIG plane 2
00  // 69 x38y52 SB_BIG plane 3
00  // 70 x38y52 SB_BIG plane 3
00  // 71 x38y52 SB_DRIVE plane 4,3
00  // 72 x38y52 SB_BIG plane 4
00  // 73 x38y52 SB_BIG plane 4
00  // 74 x38y52 SB_BIG plane 5
00  // 75 x38y52 SB_BIG plane 5
00  // 76 x38y52 SB_DRIVE plane 6,5
00  // 77 x38y52 SB_BIG plane 6
00  // 78 x38y52 SB_BIG plane 6
00  // 79 x38y52 SB_BIG plane 7
00  // 80 x38y52 SB_BIG plane 7
00  // 81 x38y52 SB_DRIVE plane 8,7
00  // 82 x38y52 SB_BIG plane 8
00  // 83 x38y52 SB_BIG plane 8
00  // 84 x38y52 SB_BIG plane 9
00  // 85 x38y52 SB_BIG plane 9
04  // 86 x38y52 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x41y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 71DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1A // y_sel: 51
2C // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71E7
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x41y51 CPE[0]
00  //  1 x41y51 CPE[1]
00  //  2 x41y51 CPE[2]
00  //  3 x41y51 CPE[3]
00  //  4 x41y51 CPE[4]
00  //  5 x41y51 CPE[5]
00  //  6 x41y51 CPE[6]
00  //  7 x41y51 CPE[7]
00  //  8 x41y51 CPE[8]
00  //  9 x41y51 CPE[9]
00  // 10 x41y52 CPE[0]
00  // 11 x41y52 CPE[1]
00  // 12 x41y52 CPE[2]
00  // 13 x41y52 CPE[3]
00  // 14 x41y52 CPE[4]
00  // 15 x41y52 CPE[5]
00  // 16 x41y52 CPE[6]
00  // 17 x41y52 CPE[7]
00  // 18 x41y52 CPE[8]
00  // 19 x41y52 CPE[9]
00  // 20 x42y51 CPE[0]
00  // 21 x42y51 CPE[1]
00  // 22 x42y51 CPE[2]
00  // 23 x42y51 CPE[3]
00  // 24 x42y51 CPE[4]
00  // 25 x42y51 CPE[5]
00  // 26 x42y51 CPE[6]
00  // 27 x42y51 CPE[7]
00  // 28 x42y51 CPE[8]
00  // 29 x42y51 CPE[9]
00  // 30 x42y52 CPE[0]
00  // 31 x42y52 CPE[1]
00  // 32 x42y52 CPE[2]
00  // 33 x42y52 CPE[3]
00  // 34 x42y52 CPE[4]
00  // 35 x42y52 CPE[5]
00  // 36 x42y52 CPE[6]
00  // 37 x42y52 CPE[7]
00  // 38 x42y52 CPE[8]
00  // 39 x42y52 CPE[9]
00  // 40 x41y51 INMUX plane 2,1
00  // 41 x41y51 INMUX plane 4,3
00  // 42 x41y51 INMUX plane 6,5
00  // 43 x41y51 INMUX plane 8,7
00  // 44 x41y51 INMUX plane 10,9
00  // 45 x41y51 INMUX plane 12,11
00  // 46 x41y52 INMUX plane 2,1
00  // 47 x41y52 INMUX plane 4,3
00  // 48 x41y52 INMUX plane 6,5
00  // 49 x41y52 INMUX plane 8,7
10  // 50 x41y52 INMUX plane 10,9
00  // 51 x41y52 INMUX plane 12,11
00  // 52 x42y51 INMUX plane 2,1
00  // 53 x42y51 INMUX plane 4,3
00  // 54 x42y51 INMUX plane 6,5
00  // 55 x42y51 INMUX plane 8,7
00  // 56 x42y51 INMUX plane 10,9
00  // 57 x42y51 INMUX plane 12,11
00  // 58 x42y52 INMUX plane 2,1
00  // 59 x42y52 INMUX plane 4,3
00  // 60 x42y52 INMUX plane 6,5
00  // 61 x42y52 INMUX plane 8,7
00  // 62 x42y52 INMUX plane 10,9
00  // 63 x42y52 INMUX plane 12,11
00  // 64 x42y52 SB_BIG plane 1
00  // 65 x42y52 SB_BIG plane 1
00  // 66 x42y52 SB_DRIVE plane 2,1
00  // 67 x42y52 SB_BIG plane 2
00  // 68 x42y52 SB_BIG plane 2
00  // 69 x42y52 SB_BIG plane 3
00  // 70 x42y52 SB_BIG plane 3
00  // 71 x42y52 SB_DRIVE plane 4,3
00  // 72 x42y52 SB_BIG plane 4
00  // 73 x42y52 SB_BIG plane 4
00  // 74 x42y52 SB_BIG plane 5
00  // 75 x42y52 SB_BIG plane 5
00  // 76 x42y52 SB_DRIVE plane 6,5
00  // 77 x42y52 SB_BIG plane 6
20  // 78 x42y52 SB_BIG plane 6
00  // 79 x42y52 SB_BIG plane 7
00  // 80 x42y52 SB_BIG plane 7
00  // 81 x42y52 SB_DRIVE plane 8,7
00  // 82 x42y52 SB_BIG plane 8
00  // 83 x42y52 SB_BIG plane 8
39  // 84 x42y52 SB_BIG plane 9
00  // 85 x42y52 SB_BIG plane 9
00  // 86 x42y52 SB_DRIVE plane 10,9
02  // 87 x42y52 SB_BIG plane 10
18  // 88 x42y52 SB_BIG plane 10
80 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x43y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7246     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1A // y_sel: 51
44 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 724E
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x43y51 CPE[0]  _a214  C_AND/D///    _a285  C_///AND/
00  //  1 x43y51 CPE[1]
00  //  2 x43y51 CPE[2]
00  //  3 x43y51 CPE[3]
00  //  4 x43y51 CPE[4]
00  //  5 x43y51 CPE[5]
00  //  6 x43y51 CPE[6]
00  //  7 x43y51 CPE[7]
00  //  8 x43y51 CPE[8]
00  //  9 x43y51 CPE[9]
00  // 10 x43y52 CPE[0]
00  // 11 x43y52 CPE[1]
00  // 12 x43y52 CPE[2]
00  // 13 x43y52 CPE[3]
00  // 14 x43y52 CPE[4]
00  // 15 x43y52 CPE[5]
00  // 16 x43y52 CPE[6]
00  // 17 x43y52 CPE[7]
00  // 18 x43y52 CPE[8]
00  // 19 x43y52 CPE[9]
00  // 20 x44y51 CPE[0]
00  // 21 x44y51 CPE[1]
00  // 22 x44y51 CPE[2]
00  // 23 x44y51 CPE[3]
00  // 24 x44y51 CPE[4]
00  // 25 x44y51 CPE[5]
00  // 26 x44y51 CPE[6]
00  // 27 x44y51 CPE[7]
00  // 28 x44y51 CPE[8]
00  // 29 x44y51 CPE[9]
00  // 30 x44y52 CPE[0]  _a231  C_AND/D///    _a234  C_///AND/D
00  // 31 x44y52 CPE[1]
00  // 32 x44y52 CPE[2]
00  // 33 x44y52 CPE[3]
00  // 34 x44y52 CPE[4]
00  // 35 x44y52 CPE[5]
00  // 36 x44y52 CPE[6]
00  // 37 x44y52 CPE[7]
00  // 38 x44y52 CPE[8]
00  // 39 x44y52 CPE[9]
20  // 40 x43y51 INMUX plane 2,1
05  // 41 x43y51 INMUX plane 4,3
20  // 42 x43y51 INMUX plane 6,5
00  // 43 x43y51 INMUX plane 8,7
35  // 44 x43y51 INMUX plane 10,9
29  // 45 x43y51 INMUX plane 12,11
00  // 46 x43y52 INMUX plane 2,1
00  // 47 x43y52 INMUX plane 4,3
00  // 48 x43y52 INMUX plane 6,5
00  // 49 x43y52 INMUX plane 8,7
01  // 50 x43y52 INMUX plane 10,9
01  // 51 x43y52 INMUX plane 12,11
01  // 52 x44y51 INMUX plane 2,1
0A  // 53 x44y51 INMUX plane 4,3
41  // 54 x44y51 INMUX plane 6,5
40  // 55 x44y51 INMUX plane 8,7
40  // 56 x44y51 INMUX plane 10,9
44  // 57 x44y51 INMUX plane 12,11
28  // 58 x44y52 INMUX plane 2,1
12  // 59 x44y52 INMUX plane 4,3
58  // 60 x44y52 INMUX plane 6,5
40  // 61 x44y52 INMUX plane 8,7
50  // 62 x44y52 INMUX plane 10,9
6C  // 63 x44y52 INMUX plane 12,11
41  // 64 x43y51 SB_BIG plane 1
12  // 65 x43y51 SB_BIG plane 1
00  // 66 x43y51 SB_DRIVE plane 2,1
00  // 67 x43y51 SB_BIG plane 2
00  // 68 x43y51 SB_BIG plane 2
00  // 69 x43y51 SB_BIG plane 3
00  // 70 x43y51 SB_BIG plane 3
00  // 71 x43y51 SB_DRIVE plane 4,3
82  // 72 x43y51 SB_BIG plane 4
14  // 73 x43y51 SB_BIG plane 4
41  // 74 x43y51 SB_BIG plane 5
12  // 75 x43y51 SB_BIG plane 5
00  // 76 x43y51 SB_DRIVE plane 6,5
00  // 77 x43y51 SB_BIG plane 6
00  // 78 x43y51 SB_BIG plane 6
00  // 79 x43y51 SB_BIG plane 7
00  // 80 x43y51 SB_BIG plane 7
00  // 81 x43y51 SB_DRIVE plane 8,7
48  // 82 x43y51 SB_BIG plane 8
12  // 83 x43y51 SB_BIG plane 8
00  // 84 x43y51 SB_BIG plane 9
00  // 85 x43y51 SB_BIG plane 9
00  // 86 x43y51 SB_DRIVE plane 10,9
00  // 87 x43y51 SB_BIG plane 10
00  // 88 x43y51 SB_BIG plane 10
C0  // 89 x43y51 SB_BIG plane 11
00  // 90 x43y51 SB_BIG plane 11
00  // 91 x43y51 SB_DRIVE plane 12,11
00  // 92 x43y51 SB_BIG plane 12
00  // 93 x43y51 SB_BIG plane 12
A8  // 94 x44y52 SB_SML plane 1
02  // 95 x44y52 SB_SML plane 2,1
00  // 96 x44y52 SB_SML plane 2
82  // 97 x44y52 SB_SML plane 3
85  // 98 x44y52 SB_SML plane 4,3
08  // 99 x44y52 SB_SML plane 4
D2  // 100 x44y52 SB_SML plane 5
03  // 101 x44y52 SB_SML plane 6,5
00  // 102 x44y52 SB_SML plane 6
00  // 103 x44y52 SB_SML plane 7
80  // 104 x44y52 SB_SML plane 8,7
28  // 105 x44y52 SB_SML plane 8
30  // 106 x44y52 SB_SML plane 9
02  // 107 x44y52 SB_SML plane 10,9
10 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x45y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 72C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1A // y_sel: 51
9C // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72C8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y51 CPE[0]  _a198  C_AND/D///    
00  //  1 x45y51 CPE[1]
00  //  2 x45y51 CPE[2]
00  //  3 x45y51 CPE[3]
00  //  4 x45y51 CPE[4]
00  //  5 x45y51 CPE[5]
00  //  6 x45y51 CPE[6]
00  //  7 x45y51 CPE[7]
00  //  8 x45y51 CPE[8]
00  //  9 x45y51 CPE[9]
00  // 10 x45y52 CPE[0]  _a203  C_///AND/D
00  // 11 x45y52 CPE[1]
00  // 12 x45y52 CPE[2]
00  // 13 x45y52 CPE[3]
00  // 14 x45y52 CPE[4]
00  // 15 x45y52 CPE[5]
00  // 16 x45y52 CPE[6]
00  // 17 x45y52 CPE[7]
00  // 18 x45y52 CPE[8]
00  // 19 x45y52 CPE[9]
00  // 20 x46y51 CPE[0]  _a200  C_AND/D///    _a199  C_///AND/D
00  // 21 x46y51 CPE[1]
00  // 22 x46y51 CPE[2]
00  // 23 x46y51 CPE[3]
00  // 24 x46y51 CPE[4]
00  // 25 x46y51 CPE[5]
00  // 26 x46y51 CPE[6]
00  // 27 x46y51 CPE[7]
00  // 28 x46y51 CPE[8]
00  // 29 x46y51 CPE[9]
00  // 30 x46y52 CPE[0]  _a202  C_AND/D///    
00  // 31 x46y52 CPE[1]
00  // 32 x46y52 CPE[2]
00  // 33 x46y52 CPE[3]
00  // 34 x46y52 CPE[4]
00  // 35 x46y52 CPE[5]
00  // 36 x46y52 CPE[6]
00  // 37 x46y52 CPE[7]
00  // 38 x46y52 CPE[8]
00  // 39 x46y52 CPE[9]
02  // 40 x45y51 INMUX plane 2,1
08  // 41 x45y51 INMUX plane 4,3
03  // 42 x45y51 INMUX plane 6,5
00  // 43 x45y51 INMUX plane 8,7
0B  // 44 x45y51 INMUX plane 10,9
14  // 45 x45y51 INMUX plane 12,11
01  // 46 x45y52 INMUX plane 2,1
00  // 47 x45y52 INMUX plane 4,3
0A  // 48 x45y52 INMUX plane 6,5
00  // 49 x45y52 INMUX plane 8,7
08  // 50 x45y52 INMUX plane 10,9
0C  // 51 x45y52 INMUX plane 12,11
30  // 52 x46y51 INMUX plane 2,1
22  // 53 x46y51 INMUX plane 4,3
18  // 54 x46y51 INMUX plane 6,5
79  // 55 x46y51 INMUX plane 8,7
21  // 56 x46y51 INMUX plane 10,9
64  // 57 x46y51 INMUX plane 12,11
00  // 58 x46y52 INMUX plane 2,1
10  // 59 x46y52 INMUX plane 4,3
05  // 60 x46y52 INMUX plane 6,5
40  // 61 x46y52 INMUX plane 8,7
20  // 62 x46y52 INMUX plane 10,9
44  // 63 x46y52 INMUX plane 12,11
92  // 64 x46y52 SB_BIG plane 1
18  // 65 x46y52 SB_BIG plane 1
00  // 66 x46y52 SB_DRIVE plane 2,1
48  // 67 x46y52 SB_BIG plane 2
12  // 68 x46y52 SB_BIG plane 2
48  // 69 x46y52 SB_BIG plane 3
10  // 70 x46y52 SB_BIG plane 3
00  // 71 x46y52 SB_DRIVE plane 4,3
C8  // 72 x46y52 SB_BIG plane 4
16  // 73 x46y52 SB_BIG plane 4
48  // 74 x46y52 SB_BIG plane 5
14  // 75 x46y52 SB_BIG plane 5
00  // 76 x46y52 SB_DRIVE plane 6,5
94  // 77 x46y52 SB_BIG plane 6
14  // 78 x46y52 SB_BIG plane 6
08  // 79 x46y52 SB_BIG plane 7
12  // 80 x46y52 SB_BIG plane 7
00  // 81 x46y52 SB_DRIVE plane 8,7
CE  // 82 x46y52 SB_BIG plane 8
24  // 83 x46y52 SB_BIG plane 8
58  // 84 x46y52 SB_BIG plane 9
29  // 85 x46y52 SB_BIG plane 9
00  // 86 x46y52 SB_DRIVE plane 10,9
48  // 87 x46y52 SB_BIG plane 10
16  // 88 x46y52 SB_BIG plane 10
48  // 89 x46y52 SB_BIG plane 11
12  // 90 x46y52 SB_BIG plane 11
00  // 91 x46y52 SB_DRIVE plane 12,11
48  // 92 x46y52 SB_BIG plane 12
12  // 93 x46y52 SB_BIG plane 12
C8  // 94 x45y51 SB_SML plane 1
84  // 95 x45y51 SB_SML plane 2,1
2A  // 96 x45y51 SB_SML plane 2
A8  // 97 x45y51 SB_SML plane 3
83  // 98 x45y51 SB_SML plane 4,3
22  // 99 x45y51 SB_SML plane 4
A8  // 100 x45y51 SB_SML plane 5
80  // 101 x45y51 SB_SML plane 6,5
28  // 102 x45y51 SB_SML plane 6
A8  // 103 x45y51 SB_SML plane 7
12  // 104 x45y51 SB_SML plane 8,7
57  // 105 x45y51 SB_SML plane 8
A8  // 106 x45y51 SB_SML plane 9
84  // 107 x45y51 SB_SML plane 10,9
2C  // 108 x45y51 SB_SML plane 10
A8  // 109 x45y51 SB_SML plane 11
82  // 110 x45y51 SB_SML plane 12,11
2E  // 111 x45y51 SB_SML plane 12
5F // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x47y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 733E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1A // y_sel: 51
54 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7346
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y51 CPE[0]  net1 = net2: _a223  C_AND/D//AND/D
00  //  1 x47y51 CPE[1]
00  //  2 x47y51 CPE[2]
00  //  3 x47y51 CPE[3]
00  //  4 x47y51 CPE[4]
00  //  5 x47y51 CPE[5]
00  //  6 x47y51 CPE[6]
00  //  7 x47y51 CPE[7]
00  //  8 x47y51 CPE[8]
00  //  9 x47y51 CPE[9]
00  // 10 x47y52 CPE[0]  _a41  C_AND////    _a201  C_///AND/D
00  // 11 x47y52 CPE[1]
00  // 12 x47y52 CPE[2]
00  // 13 x47y52 CPE[3]
00  // 14 x47y52 CPE[4]
00  // 15 x47y52 CPE[5]
00  // 16 x47y52 CPE[6]
00  // 17 x47y52 CPE[7]
00  // 18 x47y52 CPE[8]
00  // 19 x47y52 CPE[9]
00  // 20 x48y51 CPE[0]  net1 = net2: _a115  C_ADDF2/D//ADDF2/D
00  // 21 x48y51 CPE[1]
00  // 22 x48y51 CPE[2]
00  // 23 x48y51 CPE[3]
00  // 24 x48y51 CPE[4]
00  // 25 x48y51 CPE[5]
00  // 26 x48y51 CPE[6]
00  // 27 x48y51 CPE[7]
00  // 28 x48y51 CPE[8]
00  // 29 x48y51 CPE[9]
00  // 30 x48y52 CPE[0]  net1 = net2: _a117  C_ADDF2/D//ADDF2/D
00  // 31 x48y52 CPE[1]
00  // 32 x48y52 CPE[2]
00  // 33 x48y52 CPE[3]
00  // 34 x48y52 CPE[4]
00  // 35 x48y52 CPE[5]
00  // 36 x48y52 CPE[6]
00  // 37 x48y52 CPE[7]
00  // 38 x48y52 CPE[8]
00  // 39 x48y52 CPE[9]
04  // 40 x47y51 INMUX plane 2,1
02  // 41 x47y51 INMUX plane 4,3
00  // 42 x47y51 INMUX plane 6,5
0D  // 43 x47y51 INMUX plane 8,7
09  // 44 x47y51 INMUX plane 10,9
04  // 45 x47y51 INMUX plane 12,11
00  // 46 x47y52 INMUX plane 2,1
24  // 47 x47y52 INMUX plane 4,3
28  // 48 x47y52 INMUX plane 6,5
06  // 49 x47y52 INMUX plane 8,7
20  // 50 x47y52 INMUX plane 10,9
0C  // 51 x47y52 INMUX plane 12,11
00  // 52 x48y51 INMUX plane 2,1
10  // 53 x48y51 INMUX plane 4,3
02  // 54 x48y51 INMUX plane 6,5
40  // 55 x48y51 INMUX plane 8,7
01  // 56 x48y51 INMUX plane 10,9
04  // 57 x48y51 INMUX plane 12,11
00  // 58 x48y52 INMUX plane 2,1
28  // 59 x48y52 INMUX plane 4,3
00  // 60 x48y52 INMUX plane 6,5
3A  // 61 x48y52 INMUX plane 8,7
00  // 62 x48y52 INMUX plane 10,9
EC  // 63 x48y52 INMUX plane 12,11
48  // 64 x47y51 SB_BIG plane 1
12  // 65 x47y51 SB_BIG plane 1
04  // 66 x47y51 SB_DRIVE plane 2,1
41  // 67 x47y51 SB_BIG plane 2
12  // 68 x47y51 SB_BIG plane 2
41  // 69 x47y51 SB_BIG plane 3
14  // 70 x47y51 SB_BIG plane 3
00  // 71 x47y51 SB_DRIVE plane 4,3
59  // 72 x47y51 SB_BIG plane 4
12  // 73 x47y51 SB_BIG plane 4
58  // 74 x47y51 SB_BIG plane 5
24  // 75 x47y51 SB_BIG plane 5
00  // 76 x47y51 SB_DRIVE plane 6,5
91  // 77 x47y51 SB_BIG plane 6
34  // 78 x47y51 SB_BIG plane 6
82  // 79 x47y51 SB_BIG plane 7
16  // 80 x47y51 SB_BIG plane 7
00  // 81 x47y51 SB_DRIVE plane 8,7
48  // 82 x47y51 SB_BIG plane 8
12  // 83 x47y51 SB_BIG plane 8
CC  // 84 x47y51 SB_BIG plane 9
24  // 85 x47y51 SB_BIG plane 9
00  // 86 x47y51 SB_DRIVE plane 10,9
48  // 87 x47y51 SB_BIG plane 10
02  // 88 x47y51 SB_BIG plane 10
48  // 89 x47y51 SB_BIG plane 11
12  // 90 x47y51 SB_BIG plane 11
00  // 91 x47y51 SB_DRIVE plane 12,11
91  // 92 x47y51 SB_BIG plane 12
22  // 93 x47y51 SB_BIG plane 12
A8  // 94 x48y52 SB_SML plane 1
80  // 95 x48y52 SB_SML plane 2,1
28  // 96 x48y52 SB_SML plane 2
28  // 97 x48y52 SB_SML plane 3
33  // 98 x48y52 SB_SML plane 4,3
49  // 99 x48y52 SB_SML plane 4
21  // 100 x48y52 SB_SML plane 5
82  // 101 x48y52 SB_SML plane 6,5
4A  // 102 x48y52 SB_SML plane 6
A8  // 103 x48y52 SB_SML plane 7
82  // 104 x48y52 SB_SML plane 8,7
2A  // 105 x48y52 SB_SML plane 8
E3  // 106 x48y52 SB_SML plane 9
81  // 107 x48y52 SB_SML plane 10,9
2A  // 108 x48y52 SB_SML plane 10
A8  // 109 x48y52 SB_SML plane 11
12  // 110 x48y52 SB_SML plane 12,11
2A  // 111 x48y52 SB_SML plane 12
D2 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x49y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1A // y_sel: 51
8C // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y51 CPE[0]  _a38  C_AND////    
00  //  1 x49y51 CPE[1]
00  //  2 x49y51 CPE[2]
00  //  3 x49y51 CPE[3]
00  //  4 x49y51 CPE[4]
00  //  5 x49y51 CPE[5]
00  //  6 x49y51 CPE[6]
00  //  7 x49y51 CPE[7]
00  //  8 x49y51 CPE[8]
00  //  9 x49y51 CPE[9]
00  // 10 x49y52 CPE[0]  _a90  C_AND////    
00  // 11 x49y52 CPE[1]
00  // 12 x49y52 CPE[2]
00  // 13 x49y52 CPE[3]
00  // 14 x49y52 CPE[4]
00  // 15 x49y52 CPE[5]
00  // 16 x49y52 CPE[6]
00  // 17 x49y52 CPE[7]
00  // 18 x49y52 CPE[8]
00  // 19 x49y52 CPE[9]
00  // 20 x50y51 CPE[0]  net1 = net2: _a225  C_AND/D//AND/D
00  // 21 x50y51 CPE[1]
00  // 22 x50y51 CPE[2]
00  // 23 x50y51 CPE[3]
00  // 24 x50y51 CPE[4]
00  // 25 x50y51 CPE[5]
00  // 26 x50y51 CPE[6]
00  // 27 x50y51 CPE[7]
00  // 28 x50y51 CPE[8]
00  // 29 x50y51 CPE[9]
00  // 30 x50y52 CPE[0]  _a82  C_AND////    _a230  C_///AND/D
00  // 31 x50y52 CPE[1]
00  // 32 x50y52 CPE[2]
00  // 33 x50y52 CPE[3]
00  // 34 x50y52 CPE[4]
00  // 35 x50y52 CPE[5]
00  // 36 x50y52 CPE[6]
00  // 37 x50y52 CPE[7]
00  // 38 x50y52 CPE[8]
00  // 39 x50y52 CPE[9]
04  // 40 x49y51 INMUX plane 2,1
02  // 41 x49y51 INMUX plane 4,3
32  // 42 x49y51 INMUX plane 6,5
11  // 43 x49y51 INMUX plane 8,7
02  // 44 x49y51 INMUX plane 10,9
00  // 45 x49y51 INMUX plane 12,11
20  // 46 x49y52 INMUX plane 2,1
0A  // 47 x49y52 INMUX plane 4,3
01  // 48 x49y52 INMUX plane 6,5
09  // 49 x49y52 INMUX plane 8,7
01  // 50 x49y52 INMUX plane 10,9
08  // 51 x49y52 INMUX plane 12,11
00  // 52 x50y51 INMUX plane 2,1
33  // 53 x50y51 INMUX plane 4,3
05  // 54 x50y51 INMUX plane 6,5
20  // 55 x50y51 INMUX plane 8,7
21  // 56 x50y51 INMUX plane 10,9
25  // 57 x50y51 INMUX plane 12,11
04  // 58 x50y52 INMUX plane 2,1
20  // 59 x50y52 INMUX plane 4,3
06  // 60 x50y52 INMUX plane 6,5
F9  // 61 x50y52 INMUX plane 8,7
29  // 62 x50y52 INMUX plane 10,9
2D  // 63 x50y52 INMUX plane 12,11
48  // 64 x50y52 SB_BIG plane 1
12  // 65 x50y52 SB_BIG plane 1
01  // 66 x50y52 SB_DRIVE plane 2,1
48  // 67 x50y52 SB_BIG plane 2
12  // 68 x50y52 SB_BIG plane 2
48  // 69 x50y52 SB_BIG plane 3
00  // 70 x50y52 SB_BIG plane 3
00  // 71 x50y52 SB_DRIVE plane 4,3
08  // 72 x50y52 SB_BIG plane 4
10  // 73 x50y52 SB_BIG plane 4
90  // 74 x50y52 SB_BIG plane 5
16  // 75 x50y52 SB_BIG plane 5
00  // 76 x50y52 SB_DRIVE plane 6,5
48  // 77 x50y52 SB_BIG plane 6
12  // 78 x50y52 SB_BIG plane 6
41  // 79 x50y52 SB_BIG plane 7
14  // 80 x50y52 SB_BIG plane 7
00  // 81 x50y52 SB_DRIVE plane 8,7
48  // 82 x50y52 SB_BIG plane 8
12  // 83 x50y52 SB_BIG plane 8
31  // 84 x50y52 SB_BIG plane 9
24  // 85 x50y52 SB_BIG plane 9
40  // 86 x50y52 SB_DRIVE plane 10,9
08  // 87 x50y52 SB_BIG plane 10
10  // 88 x50y52 SB_BIG plane 10
48  // 89 x50y52 SB_BIG plane 11
12  // 90 x50y52 SB_BIG plane 11
00  // 91 x50y52 SB_DRIVE plane 12,11
50  // 92 x50y52 SB_BIG plane 12
24  // 93 x50y52 SB_BIG plane 12
A8  // 94 x49y51 SB_SML plane 1
B2  // 95 x49y51 SB_SML plane 2,1
15  // 96 x49y51 SB_SML plane 2
28  // 97 x49y51 SB_SML plane 3
82  // 98 x49y51 SB_SML plane 4,3
2C  // 99 x49y51 SB_SML plane 4
A8  // 100 x49y51 SB_SML plane 5
82  // 101 x49y51 SB_SML plane 6,5
2A  // 102 x49y51 SB_SML plane 6
E8  // 103 x49y51 SB_SML plane 7
92  // 104 x49y51 SB_SML plane 8,7
5C  // 105 x49y51 SB_SML plane 8
B1  // 106 x49y51 SB_SML plane 9
82  // 107 x49y51 SB_SML plane 10,9
2A  // 108 x49y51 SB_SML plane 10
A8  // 109 x49y51 SB_SML plane 11
82  // 110 x49y51 SB_SML plane 12,11
2A  // 111 x49y51 SB_SML plane 12
76 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x51y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 743A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1A // y_sel: 51
E4 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7442
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y51 CPE[0]  _a316  C_////Bridge
00  //  1 x51y51 CPE[1]
00  //  2 x51y51 CPE[2]
00  //  3 x51y51 CPE[3]
00  //  4 x51y51 CPE[4]
00  //  5 x51y51 CPE[5]
00  //  6 x51y51 CPE[6]
00  //  7 x51y51 CPE[7]
00  //  8 x51y51 CPE[8]
00  //  9 x51y51 CPE[9]
00  // 10 x51y52 CPE[0]  _a208  C_AND/D///    
00  // 11 x51y52 CPE[1]
00  // 12 x51y52 CPE[2]
00  // 13 x51y52 CPE[3]
00  // 14 x51y52 CPE[4]
00  // 15 x51y52 CPE[5]
00  // 16 x51y52 CPE[6]
00  // 17 x51y52 CPE[7]
00  // 18 x51y52 CPE[8]
00  // 19 x51y52 CPE[9]
00  // 20 x52y51 CPE[0]  net1 = net2: _a178  C_AND/D//AND/D
00  // 21 x52y51 CPE[1]
00  // 22 x52y51 CPE[2]
00  // 23 x52y51 CPE[3]
00  // 24 x52y51 CPE[4]
00  // 25 x52y51 CPE[5]
00  // 26 x52y51 CPE[6]
00  // 27 x52y51 CPE[7]
00  // 28 x52y51 CPE[8]
00  // 29 x52y51 CPE[9]
00  // 30 x52y52 CPE[0]  _a32  C_MX4b////    
00  // 31 x52y52 CPE[1]
00  // 32 x52y52 CPE[2]
00  // 33 x52y52 CPE[3]
00  // 34 x52y52 CPE[4]
00  // 35 x52y52 CPE[5]
00  // 36 x52y52 CPE[6]
00  // 37 x52y52 CPE[7]
00  // 38 x52y52 CPE[8]
00  // 39 x52y52 CPE[9]
08  // 40 x51y51 INMUX plane 2,1
00  // 41 x51y51 INMUX plane 4,3
20  // 42 x51y51 INMUX plane 6,5
00  // 43 x51y51 INMUX plane 8,7
00  // 44 x51y51 INMUX plane 10,9
00  // 45 x51y51 INMUX plane 12,11
00  // 46 x51y52 INMUX plane 2,1
00  // 47 x51y52 INMUX plane 4,3
00  // 48 x51y52 INMUX plane 6,5
05  // 49 x51y52 INMUX plane 8,7
30  // 50 x51y52 INMUX plane 10,9
21  // 51 x51y52 INMUX plane 12,11
0A  // 52 x52y51 INMUX plane 2,1
04  // 53 x52y51 INMUX plane 4,3
40  // 54 x52y51 INMUX plane 6,5
05  // 55 x52y51 INMUX plane 8,7
A8  // 56 x52y51 INMUX plane 10,9
04  // 57 x52y51 INMUX plane 12,11
21  // 58 x52y52 INMUX plane 2,1
28  // 59 x52y52 INMUX plane 4,3
66  // 60 x52y52 INMUX plane 6,5
01  // 61 x52y52 INMUX plane 8,7
41  // 62 x52y52 INMUX plane 10,9
08  // 63 x52y52 INMUX plane 12,11
A0  // 64 x51y51 SB_BIG plane 1
24  // 65 x51y51 SB_BIG plane 1
02  // 66 x51y51 SB_DRIVE plane 2,1
59  // 67 x51y51 SB_BIG plane 2
12  // 68 x51y51 SB_BIG plane 2
48  // 69 x51y51 SB_BIG plane 3
04  // 70 x51y51 SB_BIG plane 3
00  // 71 x51y51 SB_DRIVE plane 4,3
48  // 72 x51y51 SB_BIG plane 4
12  // 73 x51y51 SB_BIG plane 4
94  // 74 x51y51 SB_BIG plane 5
22  // 75 x51y51 SB_BIG plane 5
00  // 76 x51y51 SB_DRIVE plane 6,5
48  // 77 x51y51 SB_BIG plane 6
12  // 78 x51y51 SB_BIG plane 6
48  // 79 x51y51 SB_BIG plane 7
10  // 80 x51y51 SB_BIG plane 7
00  // 81 x51y51 SB_DRIVE plane 8,7
9E  // 82 x51y51 SB_BIG plane 8
22  // 83 x51y51 SB_BIG plane 8
89  // 84 x51y51 SB_BIG plane 9
25  // 85 x51y51 SB_BIG plane 9
00  // 86 x51y51 SB_DRIVE plane 10,9
48  // 87 x51y51 SB_BIG plane 10
12  // 88 x51y51 SB_BIG plane 10
C2  // 89 x51y51 SB_BIG plane 11
12  // 90 x51y51 SB_BIG plane 11
00  // 91 x51y51 SB_DRIVE plane 12,11
48  // 92 x51y51 SB_BIG plane 12
12  // 93 x51y51 SB_BIG plane 12
A8  // 94 x52y52 SB_SML plane 1
82  // 95 x52y52 SB_SML plane 2,1
2A  // 96 x52y52 SB_SML plane 2
A8  // 97 x52y52 SB_SML plane 3
80  // 98 x52y52 SB_SML plane 4,3
2A  // 99 x52y52 SB_SML plane 4
43  // 100 x52y52 SB_SML plane 5
11  // 101 x52y52 SB_SML plane 6,5
2A  // 102 x52y52 SB_SML plane 6
28  // 103 x52y52 SB_SML plane 7
80  // 104 x52y52 SB_SML plane 8,7
0A  // 105 x52y52 SB_SML plane 8
A8  // 106 x52y52 SB_SML plane 9
82  // 107 x52y52 SB_SML plane 10,9
2A  // 108 x52y52 SB_SML plane 10
A8  // 109 x52y52 SB_SML plane 11
82  // 110 x52y52 SB_SML plane 12,11
2A  // 111 x52y52 SB_SML plane 12
AE // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x53y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1A // y_sel: 51
3C // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74C0
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x53y51 CPE[0]  _a196  C_AND/D///    
00  //  1 x53y51 CPE[1]
00  //  2 x53y51 CPE[2]
00  //  3 x53y51 CPE[3]
00  //  4 x53y51 CPE[4]
00  //  5 x53y51 CPE[5]
00  //  6 x53y51 CPE[6]
00  //  7 x53y51 CPE[7]
00  //  8 x53y51 CPE[8]
00  //  9 x53y51 CPE[9]
00  // 10 x53y52 CPE[0]
00  // 11 x53y52 CPE[1]
00  // 12 x53y52 CPE[2]
00  // 13 x53y52 CPE[3]
00  // 14 x53y52 CPE[4]
00  // 15 x53y52 CPE[5]
00  // 16 x53y52 CPE[6]
00  // 17 x53y52 CPE[7]
00  // 18 x53y52 CPE[8]
00  // 19 x53y52 CPE[9]
00  // 20 x54y51 CPE[0]  _a29  C_///ORAND/
00  // 21 x54y51 CPE[1]
00  // 22 x54y51 CPE[2]
00  // 23 x54y51 CPE[3]
00  // 24 x54y51 CPE[4]
00  // 25 x54y51 CPE[5]
00  // 26 x54y51 CPE[6]
00  // 27 x54y51 CPE[7]
00  // 28 x54y51 CPE[8]
00  // 29 x54y51 CPE[9]
00  // 30 x54y52 CPE[0]
00  // 31 x54y52 CPE[1]
00  // 32 x54y52 CPE[2]
00  // 33 x54y52 CPE[3]
00  // 34 x54y52 CPE[4]
00  // 35 x54y52 CPE[5]
00  // 36 x54y52 CPE[6]
00  // 37 x54y52 CPE[7]
00  // 38 x54y52 CPE[8]
00  // 39 x54y52 CPE[9]
01  // 40 x53y51 INMUX plane 2,1
00  // 41 x53y51 INMUX plane 4,3
28  // 42 x53y51 INMUX plane 6,5
00  // 43 x53y51 INMUX plane 8,7
20  // 44 x53y51 INMUX plane 10,9
04  // 45 x53y51 INMUX plane 12,11
00  // 46 x53y52 INMUX plane 2,1
00  // 47 x53y52 INMUX plane 4,3
09  // 48 x53y52 INMUX plane 6,5
05  // 49 x53y52 INMUX plane 8,7
08  // 50 x53y52 INMUX plane 10,9
00  // 51 x53y52 INMUX plane 12,11
0D  // 52 x54y51 INMUX plane 2,1
08  // 53 x54y51 INMUX plane 4,3
00  // 54 x54y51 INMUX plane 6,5
40  // 55 x54y51 INMUX plane 8,7
00  // 56 x54y51 INMUX plane 10,9
40  // 57 x54y51 INMUX plane 12,11
00  // 58 x54y52 INMUX plane 2,1
00  // 59 x54y52 INMUX plane 4,3
01  // 60 x54y52 INMUX plane 6,5
40  // 61 x54y52 INMUX plane 8,7
00  // 62 x54y52 INMUX plane 10,9
40  // 63 x54y52 INMUX plane 12,11
48  // 64 x54y52 SB_BIG plane 1
10  // 65 x54y52 SB_BIG plane 1
00  // 66 x54y52 SB_DRIVE plane 2,1
00  // 67 x54y52 SB_BIG plane 2
00  // 68 x54y52 SB_BIG plane 2
48  // 69 x54y52 SB_BIG plane 3
12  // 70 x54y52 SB_BIG plane 3
00  // 71 x54y52 SB_DRIVE plane 4,3
00  // 72 x54y52 SB_BIG plane 4
00  // 73 x54y52 SB_BIG plane 4
48  // 74 x54y52 SB_BIG plane 5
12  // 75 x54y52 SB_BIG plane 5
00  // 76 x54y52 SB_DRIVE plane 6,5
00  // 77 x54y52 SB_BIG plane 6
00  // 78 x54y52 SB_BIG plane 6
88  // 79 x54y52 SB_BIG plane 7
12  // 80 x54y52 SB_BIG plane 7
04  // 81 x54y52 SB_DRIVE plane 8,7
00  // 82 x54y52 SB_BIG plane 8
00  // 83 x54y52 SB_BIG plane 8
00  // 84 x54y52 SB_BIG plane 9
00  // 85 x54y52 SB_BIG plane 9
00  // 86 x54y52 SB_DRIVE plane 10,9
00  // 87 x54y52 SB_BIG plane 10
00  // 88 x54y52 SB_BIG plane 10
00  // 89 x54y52 SB_BIG plane 11
00  // 90 x54y52 SB_BIG plane 11
00  // 91 x54y52 SB_DRIVE plane 12,11
00  // 92 x54y52 SB_BIG plane 12
00  // 93 x54y52 SB_BIG plane 12
A8  // 94 x53y51 SB_SML plane 1
02  // 95 x53y51 SB_SML plane 2,1
00  // 96 x53y51 SB_SML plane 2
28  // 97 x53y51 SB_SML plane 3
02  // 98 x53y51 SB_SML plane 4,3
00  // 99 x53y51 SB_SML plane 4
A8  // 100 x53y51 SB_SML plane 5
02  // 101 x53y51 SB_SML plane 6,5
00  // 102 x53y51 SB_SML plane 6
A8  // 103 x53y51 SB_SML plane 7
02  // 104 x53y51 SB_SML plane 8,7
00  // 105 x53y51 SB_SML plane 8
00  // 106 x53y51 SB_SML plane 9
00  // 107 x53y51 SB_SML plane 10,9
06  // 108 x53y51 SB_SML plane 10
0E // -- CRC low byte
1F // -- CRC high byte


// Config Latches on x55y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7533     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
1A // y_sel: 51
34 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 753B
5F // Length: 95
EF // -- CRC low byte
92 // -- CRC high byte
00  //  0 x55y51 CPE[0]
00  //  1 x55y51 CPE[1]
00  //  2 x55y51 CPE[2]
00  //  3 x55y51 CPE[3]
00  //  4 x55y51 CPE[4]
00  //  5 x55y51 CPE[5]
00  //  6 x55y51 CPE[6]
00  //  7 x55y51 CPE[7]
00  //  8 x55y51 CPE[8]
00  //  9 x55y51 CPE[9]
00  // 10 x55y52 CPE[0]
00  // 11 x55y52 CPE[1]
00  // 12 x55y52 CPE[2]
00  // 13 x55y52 CPE[3]
00  // 14 x55y52 CPE[4]
00  // 15 x55y52 CPE[5]
00  // 16 x55y52 CPE[6]
00  // 17 x55y52 CPE[7]
00  // 18 x55y52 CPE[8]
00  // 19 x55y52 CPE[9]
00  // 20 x56y51 CPE[0]
00  // 21 x56y51 CPE[1]
00  // 22 x56y51 CPE[2]
00  // 23 x56y51 CPE[3]
00  // 24 x56y51 CPE[4]
00  // 25 x56y51 CPE[5]
00  // 26 x56y51 CPE[6]
00  // 27 x56y51 CPE[7]
00  // 28 x56y51 CPE[8]
00  // 29 x56y51 CPE[9]
00  // 30 x56y52 CPE[0]
00  // 31 x56y52 CPE[1]
00  // 32 x56y52 CPE[2]
00  // 33 x56y52 CPE[3]
00  // 34 x56y52 CPE[4]
00  // 35 x56y52 CPE[5]
00  // 36 x56y52 CPE[6]
00  // 37 x56y52 CPE[7]
00  // 38 x56y52 CPE[8]
00  // 39 x56y52 CPE[9]
00  // 40 x55y51 INMUX plane 2,1
00  // 41 x55y51 INMUX plane 4,3
00  // 42 x55y51 INMUX plane 6,5
00  // 43 x55y51 INMUX plane 8,7
00  // 44 x55y51 INMUX plane 10,9
00  // 45 x55y51 INMUX plane 12,11
05  // 46 x55y52 INMUX plane 2,1
00  // 47 x55y52 INMUX plane 4,3
00  // 48 x55y52 INMUX plane 6,5
00  // 49 x55y52 INMUX plane 8,7
00  // 50 x55y52 INMUX plane 10,9
00  // 51 x55y52 INMUX plane 12,11
00  // 52 x56y51 INMUX plane 2,1
00  // 53 x56y51 INMUX plane 4,3
00  // 54 x56y51 INMUX plane 6,5
00  // 55 x56y51 INMUX plane 8,7
00  // 56 x56y51 INMUX plane 10,9
01  // 57 x56y51 INMUX plane 12,11
00  // 58 x56y52 INMUX plane 2,1
00  // 59 x56y52 INMUX plane 4,3
00  // 60 x56y52 INMUX plane 6,5
00  // 61 x56y52 INMUX plane 8,7
00  // 62 x56y52 INMUX plane 10,9
00  // 63 x56y52 INMUX plane 12,11
00  // 64 x55y51 SB_BIG plane 1
00  // 65 x55y51 SB_BIG plane 1
00  // 66 x55y51 SB_DRIVE plane 2,1
00  // 67 x55y51 SB_BIG plane 2
00  // 68 x55y51 SB_BIG plane 2
00  // 69 x55y51 SB_BIG plane 3
00  // 70 x55y51 SB_BIG plane 3
00  // 71 x55y51 SB_DRIVE plane 4,3
00  // 72 x55y51 SB_BIG plane 4
00  // 73 x55y51 SB_BIG plane 4
00  // 74 x55y51 SB_BIG plane 5
00  // 75 x55y51 SB_BIG plane 5
00  // 76 x55y51 SB_DRIVE plane 6,5
00  // 77 x55y51 SB_BIG plane 6
00  // 78 x55y51 SB_BIG plane 6
00  // 79 x55y51 SB_BIG plane 7
00  // 80 x55y51 SB_BIG plane 7
00  // 81 x55y51 SB_DRIVE plane 8,7
00  // 82 x55y51 SB_BIG plane 8
00  // 83 x55y51 SB_BIG plane 8
00  // 84 x55y51 SB_BIG plane 9
00  // 85 x55y51 SB_BIG plane 9
00  // 86 x55y51 SB_DRIVE plane 10,9
00  // 87 x55y51 SB_BIG plane 10
00  // 88 x55y51 SB_BIG plane 10
18  // 89 x55y51 SB_BIG plane 11
10  // 90 x55y51 SB_BIG plane 11
00  // 91 x55y51 SB_DRIVE plane 12,11
00  // 92 x55y51 SB_BIG plane 12
00  // 93 x55y51 SB_BIG plane 12
60  // 94 x56y52 SB_SML plane 1
42 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x57y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
1A // y_sel: 51
EC // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75A8
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y51 CPE[0]
00  //  1 x57y51 CPE[1]
00  //  2 x57y51 CPE[2]
00  //  3 x57y51 CPE[3]
00  //  4 x57y51 CPE[4]
00  //  5 x57y51 CPE[5]
00  //  6 x57y51 CPE[6]
00  //  7 x57y51 CPE[7]
00  //  8 x57y51 CPE[8]
00  //  9 x57y51 CPE[9]
00  // 10 x57y52 CPE[0]
00  // 11 x57y52 CPE[1]
00  // 12 x57y52 CPE[2]
00  // 13 x57y52 CPE[3]
00  // 14 x57y52 CPE[4]
00  // 15 x57y52 CPE[5]
00  // 16 x57y52 CPE[6]
00  // 17 x57y52 CPE[7]
00  // 18 x57y52 CPE[8]
00  // 19 x57y52 CPE[9]
00  // 20 x58y51 CPE[0]
00  // 21 x58y51 CPE[1]
00  // 22 x58y51 CPE[2]
00  // 23 x58y51 CPE[3]
00  // 24 x58y51 CPE[4]
00  // 25 x58y51 CPE[5]
00  // 26 x58y51 CPE[6]
00  // 27 x58y51 CPE[7]
00  // 28 x58y51 CPE[8]
00  // 29 x58y51 CPE[9]
00  // 30 x58y52 CPE[0]
00  // 31 x58y52 CPE[1]
00  // 32 x58y52 CPE[2]
00  // 33 x58y52 CPE[3]
00  // 34 x58y52 CPE[4]
00  // 35 x58y52 CPE[5]
00  // 36 x58y52 CPE[6]
00  // 37 x58y52 CPE[7]
00  // 38 x58y52 CPE[8]
00  // 39 x58y52 CPE[9]
00  // 40 x57y51 INMUX plane 2,1
00  // 41 x57y51 INMUX plane 4,3
00  // 42 x57y51 INMUX plane 6,5
00  // 43 x57y51 INMUX plane 8,7
00  // 44 x57y51 INMUX plane 10,9
01  // 45 x57y51 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x65y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
1A // y_sel: 51
EE // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75E4
51 // Length: 81
91 // -- CRC low byte
7B // -- CRC high byte
00  //  0 x65y51 CPE[0]
00  //  1 x65y51 CPE[1]
00  //  2 x65y51 CPE[2]
00  //  3 x65y51 CPE[3]
00  //  4 x65y51 CPE[4]
00  //  5 x65y51 CPE[5]
00  //  6 x65y51 CPE[6]
00  //  7 x65y51 CPE[7]
00  //  8 x65y51 CPE[8]
00  //  9 x65y51 CPE[9]
00  // 10 x65y52 CPE[0]
00  // 11 x65y52 CPE[1]
00  // 12 x65y52 CPE[2]
00  // 13 x65y52 CPE[3]
00  // 14 x65y52 CPE[4]
00  // 15 x65y52 CPE[5]
00  // 16 x65y52 CPE[6]
00  // 17 x65y52 CPE[7]
00  // 18 x65y52 CPE[8]
00  // 19 x65y52 CPE[9]
00  // 20 x66y51 CPE[0]
00  // 21 x66y51 CPE[1]
00  // 22 x66y51 CPE[2]
00  // 23 x66y51 CPE[3]
00  // 24 x66y51 CPE[4]
00  // 25 x66y51 CPE[5]
00  // 26 x66y51 CPE[6]
00  // 27 x66y51 CPE[7]
00  // 28 x66y51 CPE[8]
00  // 29 x66y51 CPE[9]
00  // 30 x66y52 CPE[0]
00  // 31 x66y52 CPE[1]
00  // 32 x66y52 CPE[2]
00  // 33 x66y52 CPE[3]
00  // 34 x66y52 CPE[4]
00  // 35 x66y52 CPE[5]
00  // 36 x66y52 CPE[6]
00  // 37 x66y52 CPE[7]
00  // 38 x66y52 CPE[8]
00  // 39 x66y52 CPE[9]
00  // 40 x65y51 INMUX plane 2,1
00  // 41 x65y51 INMUX plane 4,3
00  // 42 x65y51 INMUX plane 6,5
00  // 43 x65y51 INMUX plane 8,7
00  // 44 x65y51 INMUX plane 10,9
00  // 45 x65y51 INMUX plane 12,11
00  // 46 x65y52 INMUX plane 2,1
00  // 47 x65y52 INMUX plane 4,3
00  // 48 x65y52 INMUX plane 6,5
00  // 49 x65y52 INMUX plane 8,7
00  // 50 x65y52 INMUX plane 10,9
00  // 51 x65y52 INMUX plane 12,11
00  // 52 x66y51 INMUX plane 2,1
00  // 53 x66y51 INMUX plane 4,3
00  // 54 x66y51 INMUX plane 6,5
00  // 55 x66y51 INMUX plane 8,7
00  // 56 x66y51 INMUX plane 10,9
00  // 57 x66y51 INMUX plane 12,11
00  // 58 x66y52 INMUX plane 2,1
00  // 59 x66y52 INMUX plane 4,3
00  // 60 x66y52 INMUX plane 6,5
00  // 61 x66y52 INMUX plane 8,7
00  // 62 x66y52 INMUX plane 10,9
00  // 63 x66y52 INMUX plane 12,11
00  // 64 x66y52 SB_BIG plane 1
00  // 65 x66y52 SB_BIG plane 1
00  // 66 x66y52 SB_DRIVE plane 2,1
00  // 67 x66y52 SB_BIG plane 2
00  // 68 x66y52 SB_BIG plane 2
00  // 69 x66y52 SB_BIG plane 3
00  // 70 x66y52 SB_BIG plane 3
00  // 71 x66y52 SB_DRIVE plane 4,3
00  // 72 x66y52 SB_BIG plane 4
00  // 73 x66y52 SB_BIG plane 4
00  // 74 x66y52 SB_BIG plane 5
00  // 75 x66y52 SB_BIG plane 5
00  // 76 x66y52 SB_DRIVE plane 6,5
00  // 77 x66y52 SB_BIG plane 6
00  // 78 x66y52 SB_BIG plane 6
30  // 79 x66y52 SB_BIG plane 7
10  // 80 x66y52 SB_BIG plane 7
CA // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x67y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 763B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
1A // y_sel: 51
86 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7643
3E // Length: 62
60 // -- CRC low byte
E0 // -- CRC high byte
00  //  0 x67y51 CPE[0]
00  //  1 x67y51 CPE[1]
00  //  2 x67y51 CPE[2]
00  //  3 x67y51 CPE[3]
00  //  4 x67y51 CPE[4]
00  //  5 x67y51 CPE[5]
00  //  6 x67y51 CPE[6]
00  //  7 x67y51 CPE[7]
00  //  8 x67y51 CPE[8]
00  //  9 x67y51 CPE[9]
00  // 10 x67y52 CPE[0]
00  // 11 x67y52 CPE[1]
00  // 12 x67y52 CPE[2]
00  // 13 x67y52 CPE[3]
00  // 14 x67y52 CPE[4]
00  // 15 x67y52 CPE[5]
00  // 16 x67y52 CPE[6]
00  // 17 x67y52 CPE[7]
00  // 18 x67y52 CPE[8]
00  // 19 x67y52 CPE[9]
00  // 20 x68y51 CPE[0]
00  // 21 x68y51 CPE[1]
00  // 22 x68y51 CPE[2]
00  // 23 x68y51 CPE[3]
00  // 24 x68y51 CPE[4]
00  // 25 x68y51 CPE[5]
00  // 26 x68y51 CPE[6]
00  // 27 x68y51 CPE[7]
00  // 28 x68y51 CPE[8]
00  // 29 x68y51 CPE[9]
00  // 30 x68y52 CPE[0]
00  // 31 x68y52 CPE[1]
00  // 32 x68y52 CPE[2]
00  // 33 x68y52 CPE[3]
00  // 34 x68y52 CPE[4]
00  // 35 x68y52 CPE[5]
00  // 36 x68y52 CPE[6]
00  // 37 x68y52 CPE[7]
00  // 38 x68y52 CPE[8]
00  // 39 x68y52 CPE[9]
00  // 40 x67y51 INMUX plane 2,1
00  // 41 x67y51 INMUX plane 4,3
00  // 42 x67y51 INMUX plane 6,5
00  // 43 x67y51 INMUX plane 8,7
00  // 44 x67y51 INMUX plane 10,9
00  // 45 x67y51 INMUX plane 12,11
00  // 46 x67y52 INMUX plane 2,1
00  // 47 x67y52 INMUX plane 4,3
00  // 48 x67y52 INMUX plane 6,5
01  // 49 x67y52 INMUX plane 8,7
00  // 50 x67y52 INMUX plane 10,9
00  // 51 x67y52 INMUX plane 12,11
00  // 52 x68y51 INMUX plane 2,1
00  // 53 x68y51 INMUX plane 4,3
00  // 54 x68y51 INMUX plane 6,5
00  // 55 x68y51 INMUX plane 8,7
00  // 56 x68y51 INMUX plane 10,9
00  // 57 x68y51 INMUX plane 12,11
00  // 58 x68y52 INMUX plane 2,1
00  // 59 x68y52 INMUX plane 4,3
00  // 60 x68y52 INMUX plane 6,5
01  // 61 x68y52 INMUX plane 8,7
B0 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7687     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 768F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7705     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 770D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
48  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
00  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7783     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1B // y_sel: 53
54 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 778B
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y53 CPE[0]
00  //  1 x1y53 CPE[1]
00  //  2 x1y53 CPE[2]
00  //  3 x1y53 CPE[3]
00  //  4 x1y53 CPE[4]
00  //  5 x1y53 CPE[5]
00  //  6 x1y53 CPE[6]
00  //  7 x1y53 CPE[7]
00  //  8 x1y53 CPE[8]
00  //  9 x1y53 CPE[9]
00  // 10 x1y54 CPE[0]
00  // 11 x1y54 CPE[1]
00  // 12 x1y54 CPE[2]
00  // 13 x1y54 CPE[3]
00  // 14 x1y54 CPE[4]
00  // 15 x1y54 CPE[5]
00  // 16 x1y54 CPE[6]
00  // 17 x1y54 CPE[7]
00  // 18 x1y54 CPE[8]
00  // 19 x1y54 CPE[9]
00  // 20 x2y53 CPE[0]
00  // 21 x2y53 CPE[1]
00  // 22 x2y53 CPE[2]
00  // 23 x2y53 CPE[3]
00  // 24 x2y53 CPE[4]
00  // 25 x2y53 CPE[5]
00  // 26 x2y53 CPE[6]
00  // 27 x2y53 CPE[7]
00  // 28 x2y53 CPE[8]
00  // 29 x2y53 CPE[9]
00  // 30 x2y54 CPE[0]
00  // 31 x2y54 CPE[1]
00  // 32 x2y54 CPE[2]
00  // 33 x2y54 CPE[3]
00  // 34 x2y54 CPE[4]
00  // 35 x2y54 CPE[5]
00  // 36 x2y54 CPE[6]
00  // 37 x2y54 CPE[7]
00  // 38 x2y54 CPE[8]
00  // 39 x2y54 CPE[9]
00  // 40 x1y53 INMUX plane 2,1
00  // 41 x1y53 INMUX plane 4,3
00  // 42 x1y53 INMUX plane 6,5
00  // 43 x1y53 INMUX plane 8,7
00  // 44 x1y53 INMUX plane 10,9
00  // 45 x1y53 INMUX plane 12,11
00  // 46 x1y54 INMUX plane 2,1
00  // 47 x1y54 INMUX plane 4,3
00  // 48 x1y54 INMUX plane 6,5
00  // 49 x1y54 INMUX plane 8,7
00  // 50 x1y54 INMUX plane 10,9
00  // 51 x1y54 INMUX plane 12,11
00  // 52 x2y53 INMUX plane 2,1
00  // 53 x2y53 INMUX plane 4,3
00  // 54 x2y53 INMUX plane 6,5
00  // 55 x2y53 INMUX plane 8,7
01  // 56 x2y53 INMUX plane 10,9
00  // 57 x2y53 INMUX plane 12,11
00  // 58 x2y54 INMUX plane 2,1
00  // 59 x2y54 INMUX plane 4,3
00  // 60 x2y54 INMUX plane 6,5
00  // 61 x2y54 INMUX plane 8,7
00  // 62 x2y54 INMUX plane 10,9
00  // 63 x2y54 INMUX plane 12,11
00  // 64 x1y53 SB_BIG plane 1
00  // 65 x1y53 SB_BIG plane 1
00  // 66 x1y53 SB_DRIVE plane 2,1
00  // 67 x1y53 SB_BIG plane 2
00  // 68 x1y53 SB_BIG plane 2
00  // 69 x1y53 SB_BIG plane 3
00  // 70 x1y53 SB_BIG plane 3
00  // 71 x1y53 SB_DRIVE plane 4,3
00  // 72 x1y53 SB_BIG plane 4
00  // 73 x1y53 SB_BIG plane 4
00  // 74 x1y53 SB_BIG plane 5
00  // 75 x1y53 SB_BIG plane 5
00  // 76 x1y53 SB_DRIVE plane 6,5
00  // 77 x1y53 SB_BIG plane 6
00  // 78 x1y53 SB_BIG plane 6
00  // 79 x1y53 SB_BIG plane 7
00  // 80 x1y53 SB_BIG plane 7
00  // 81 x1y53 SB_DRIVE plane 8,7
00  // 82 x1y53 SB_BIG plane 8
00  // 83 x1y53 SB_BIG plane 8
39  // 84 x1y53 SB_BIG plane 9
52 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x3y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1B // y_sel: 53
3C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77EE
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y53 CPE[0]
00  //  1 x3y53 CPE[1]
00  //  2 x3y53 CPE[2]
00  //  3 x3y53 CPE[3]
00  //  4 x3y53 CPE[4]
00  //  5 x3y53 CPE[5]
00  //  6 x3y53 CPE[6]
00  //  7 x3y53 CPE[7]
00  //  8 x3y53 CPE[8]
00  //  9 x3y53 CPE[9]
00  // 10 x3y54 CPE[0]
00  // 11 x3y54 CPE[1]
00  // 12 x3y54 CPE[2]
00  // 13 x3y54 CPE[3]
00  // 14 x3y54 CPE[4]
00  // 15 x3y54 CPE[5]
00  // 16 x3y54 CPE[6]
00  // 17 x3y54 CPE[7]
00  // 18 x3y54 CPE[8]
00  // 19 x3y54 CPE[9]
00  // 20 x4y53 CPE[0]
00  // 21 x4y53 CPE[1]
00  // 22 x4y53 CPE[2]
00  // 23 x4y53 CPE[3]
00  // 24 x4y53 CPE[4]
00  // 25 x4y53 CPE[5]
00  // 26 x4y53 CPE[6]
00  // 27 x4y53 CPE[7]
00  // 28 x4y53 CPE[8]
00  // 29 x4y53 CPE[9]
00  // 30 x4y54 CPE[0]
00  // 31 x4y54 CPE[1]
00  // 32 x4y54 CPE[2]
00  // 33 x4y54 CPE[3]
00  // 34 x4y54 CPE[4]
00  // 35 x4y54 CPE[5]
00  // 36 x4y54 CPE[6]
00  // 37 x4y54 CPE[7]
00  // 38 x4y54 CPE[8]
00  // 39 x4y54 CPE[9]
00  // 40 x3y53 INMUX plane 2,1
02  // 41 x3y53 INMUX plane 4,3
00  // 42 x3y53 INMUX plane 6,5
00  // 43 x3y53 INMUX plane 8,7
01  // 44 x3y53 INMUX plane 10,9
7C // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x5y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7821     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1B // y_sel: 53
E4 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7829
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y53 CPE[0]
00  //  1 x5y53 CPE[1]
00  //  2 x5y53 CPE[2]
00  //  3 x5y53 CPE[3]
00  //  4 x5y53 CPE[4]
00  //  5 x5y53 CPE[5]
00  //  6 x5y53 CPE[6]
00  //  7 x5y53 CPE[7]
00  //  8 x5y53 CPE[8]
00  //  9 x5y53 CPE[9]
00  // 10 x5y54 CPE[0]
00  // 11 x5y54 CPE[1]
00  // 12 x5y54 CPE[2]
00  // 13 x5y54 CPE[3]
00  // 14 x5y54 CPE[4]
00  // 15 x5y54 CPE[5]
00  // 16 x5y54 CPE[6]
00  // 17 x5y54 CPE[7]
00  // 18 x5y54 CPE[8]
00  // 19 x5y54 CPE[9]
00  // 20 x6y53 CPE[0]
00  // 21 x6y53 CPE[1]
00  // 22 x6y53 CPE[2]
00  // 23 x6y53 CPE[3]
00  // 24 x6y53 CPE[4]
00  // 25 x6y53 CPE[5]
00  // 26 x6y53 CPE[6]
00  // 27 x6y53 CPE[7]
00  // 28 x6y53 CPE[8]
00  // 29 x6y53 CPE[9]
00  // 30 x6y54 CPE[0]
00  // 31 x6y54 CPE[1]
00  // 32 x6y54 CPE[2]
00  // 33 x6y54 CPE[3]
00  // 34 x6y54 CPE[4]
00  // 35 x6y54 CPE[5]
00  // 36 x6y54 CPE[6]
00  // 37 x6y54 CPE[7]
00  // 38 x6y54 CPE[8]
00  // 39 x6y54 CPE[9]
00  // 40 x5y53 INMUX plane 2,1
00  // 41 x5y53 INMUX plane 4,3
00  // 42 x5y53 INMUX plane 6,5
00  // 43 x5y53 INMUX plane 8,7
00  // 44 x5y53 INMUX plane 10,9
00  // 45 x5y53 INMUX plane 12,11
00  // 46 x5y54 INMUX plane 2,1
00  // 47 x5y54 INMUX plane 4,3
00  // 48 x5y54 INMUX plane 6,5
00  // 49 x5y54 INMUX plane 8,7
00  // 50 x5y54 INMUX plane 10,9
00  // 51 x5y54 INMUX plane 12,11
00  // 52 x6y53 INMUX plane 2,1
00  // 53 x6y53 INMUX plane 4,3
00  // 54 x6y53 INMUX plane 6,5
00  // 55 x6y53 INMUX plane 8,7
00  // 56 x6y53 INMUX plane 10,9
00  // 57 x6y53 INMUX plane 12,11
00  // 58 x6y54 INMUX plane 2,1
00  // 59 x6y54 INMUX plane 4,3
00  // 60 x6y54 INMUX plane 6,5
00  // 61 x6y54 INMUX plane 8,7
00  // 62 x6y54 INMUX plane 10,9
00  // 63 x6y54 INMUX plane 12,11
00  // 64 x5y53 SB_BIG plane 1
00  // 65 x5y53 SB_BIG plane 1
00  // 66 x5y53 SB_DRIVE plane 2,1
00  // 67 x5y53 SB_BIG plane 2
00  // 68 x5y53 SB_BIG plane 2
00  // 69 x5y53 SB_BIG plane 3
0A  // 70 x5y53 SB_BIG plane 3
00  // 71 x5y53 SB_DRIVE plane 4,3
00  // 72 x5y53 SB_BIG plane 4
00  // 73 x5y53 SB_BIG plane 4
00  // 74 x5y53 SB_BIG plane 5
00  // 75 x5y53 SB_BIG plane 5
00  // 76 x5y53 SB_DRIVE plane 6,5
00  // 77 x5y53 SB_BIG plane 6
00  // 78 x5y53 SB_BIG plane 6
00  // 79 x5y53 SB_BIG plane 7
00  // 80 x5y53 SB_BIG plane 7
00  // 81 x5y53 SB_DRIVE plane 8,7
00  // 82 x5y53 SB_BIG plane 8
00  // 83 x5y53 SB_BIG plane 8
00  // 84 x5y53 SB_BIG plane 9
00  // 85 x5y53 SB_BIG plane 9
04  // 86 x5y53 SB_DRIVE plane 10,9
F4 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x17y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7886     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1B // y_sel: 53
94 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 788E
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y53 CPE[0]
00  //  1 x17y53 CPE[1]
00  //  2 x17y53 CPE[2]
00  //  3 x17y53 CPE[3]
00  //  4 x17y53 CPE[4]
00  //  5 x17y53 CPE[5]
00  //  6 x17y53 CPE[6]
00  //  7 x17y53 CPE[7]
00  //  8 x17y53 CPE[8]
00  //  9 x17y53 CPE[9]
00  // 10 x17y54 CPE[0]
00  // 11 x17y54 CPE[1]
00  // 12 x17y54 CPE[2]
00  // 13 x17y54 CPE[3]
00  // 14 x17y54 CPE[4]
00  // 15 x17y54 CPE[5]
00  // 16 x17y54 CPE[6]
00  // 17 x17y54 CPE[7]
00  // 18 x17y54 CPE[8]
00  // 19 x17y54 CPE[9]
00  // 20 x18y53 CPE[0]
00  // 21 x18y53 CPE[1]
00  // 22 x18y53 CPE[2]
00  // 23 x18y53 CPE[3]
00  // 24 x18y53 CPE[4]
00  // 25 x18y53 CPE[5]
00  // 26 x18y53 CPE[6]
00  // 27 x18y53 CPE[7]
00  // 28 x18y53 CPE[8]
00  // 29 x18y53 CPE[9]
00  // 30 x18y54 CPE[0]
00  // 31 x18y54 CPE[1]
00  // 32 x18y54 CPE[2]
00  // 33 x18y54 CPE[3]
00  // 34 x18y54 CPE[4]
00  // 35 x18y54 CPE[5]
00  // 36 x18y54 CPE[6]
00  // 37 x18y54 CPE[7]
00  // 38 x18y54 CPE[8]
00  // 39 x18y54 CPE[9]
00  // 40 x17y53 INMUX plane 2,1
00  // 41 x17y53 INMUX plane 4,3
00  // 42 x17y53 INMUX plane 6,5
00  // 43 x17y53 INMUX plane 8,7
00  // 44 x17y53 INMUX plane 10,9
00  // 45 x17y53 INMUX plane 12,11
00  // 46 x17y54 INMUX plane 2,1
00  // 47 x17y54 INMUX plane 4,3
00  // 48 x17y54 INMUX plane 6,5
00  // 49 x17y54 INMUX plane 8,7
00  // 50 x17y54 INMUX plane 10,9
00  // 51 x17y54 INMUX plane 12,11
00  // 52 x18y53 INMUX plane 2,1
00  // 53 x18y53 INMUX plane 4,3
00  // 54 x18y53 INMUX plane 6,5
00  // 55 x18y53 INMUX plane 8,7
01  // 56 x18y53 INMUX plane 10,9
00  // 57 x18y53 INMUX plane 12,11
00  // 58 x18y54 INMUX plane 2,1
00  // 59 x18y54 INMUX plane 4,3
00  // 60 x18y54 INMUX plane 6,5
00  // 61 x18y54 INMUX plane 8,7
00  // 62 x18y54 INMUX plane 10,9
00  // 63 x18y54 INMUX plane 12,11
00  // 64 x17y53 SB_BIG plane 1
00  // 65 x17y53 SB_BIG plane 1
00  // 66 x17y53 SB_DRIVE plane 2,1
00  // 67 x17y53 SB_BIG plane 2
00  // 68 x17y53 SB_BIG plane 2
00  // 69 x17y53 SB_BIG plane 3
0C  // 70 x17y53 SB_BIG plane 3
04  // 71 x17y53 SB_DRIVE plane 4,3
00  // 72 x17y53 SB_BIG plane 4
00  // 73 x17y53 SB_BIG plane 4
00  // 74 x17y53 SB_BIG plane 5
00  // 75 x17y53 SB_BIG plane 5
00  // 76 x17y53 SB_DRIVE plane 6,5
00  // 77 x17y53 SB_BIG plane 6
00  // 78 x17y53 SB_BIG plane 6
00  // 79 x17y53 SB_BIG plane 7
00  // 80 x17y53 SB_BIG plane 7
00  // 81 x17y53 SB_DRIVE plane 8,7
00  // 82 x17y53 SB_BIG plane 8
00  // 83 x17y53 SB_BIG plane 8
31  // 84 x17y53 SB_BIG plane 9
68 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x19y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 78E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1B // y_sel: 53
FC // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 78F1
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x19y53 CPE[0]
00  //  1 x19y53 CPE[1]
00  //  2 x19y53 CPE[2]
00  //  3 x19y53 CPE[3]
00  //  4 x19y53 CPE[4]
00  //  5 x19y53 CPE[5]
00  //  6 x19y53 CPE[6]
00  //  7 x19y53 CPE[7]
00  //  8 x19y53 CPE[8]
00  //  9 x19y53 CPE[9]
00  // 10 x19y54 CPE[0]
00  // 11 x19y54 CPE[1]
00  // 12 x19y54 CPE[2]
00  // 13 x19y54 CPE[3]
00  // 14 x19y54 CPE[4]
00  // 15 x19y54 CPE[5]
00  // 16 x19y54 CPE[6]
00  // 17 x19y54 CPE[7]
00  // 18 x19y54 CPE[8]
00  // 19 x19y54 CPE[9]
00  // 20 x20y53 CPE[0]
00  // 21 x20y53 CPE[1]
00  // 22 x20y53 CPE[2]
00  // 23 x20y53 CPE[3]
00  // 24 x20y53 CPE[4]
00  // 25 x20y53 CPE[5]
00  // 26 x20y53 CPE[6]
00  // 27 x20y53 CPE[7]
00  // 28 x20y53 CPE[8]
00  // 29 x20y53 CPE[9]
00  // 30 x20y54 CPE[0]
00  // 31 x20y54 CPE[1]
00  // 32 x20y54 CPE[2]
00  // 33 x20y54 CPE[3]
00  // 34 x20y54 CPE[4]
00  // 35 x20y54 CPE[5]
00  // 36 x20y54 CPE[6]
00  // 37 x20y54 CPE[7]
00  // 38 x20y54 CPE[8]
00  // 39 x20y54 CPE[9]
00  // 40 x19y53 INMUX plane 2,1
00  // 41 x19y53 INMUX plane 4,3
00  // 42 x19y53 INMUX plane 6,5
00  // 43 x19y53 INMUX plane 8,7
01  // 44 x19y53 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x21y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7924     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1B // y_sel: 53
24 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 792C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y53 CPE[0]
00  //  1 x21y53 CPE[1]
00  //  2 x21y53 CPE[2]
00  //  3 x21y53 CPE[3]
00  //  4 x21y53 CPE[4]
00  //  5 x21y53 CPE[5]
00  //  6 x21y53 CPE[6]
00  //  7 x21y53 CPE[7]
00  //  8 x21y53 CPE[8]
00  //  9 x21y53 CPE[9]
00  // 10 x21y54 CPE[0]
00  // 11 x21y54 CPE[1]
00  // 12 x21y54 CPE[2]
00  // 13 x21y54 CPE[3]
00  // 14 x21y54 CPE[4]
00  // 15 x21y54 CPE[5]
00  // 16 x21y54 CPE[6]
00  // 17 x21y54 CPE[7]
00  // 18 x21y54 CPE[8]
00  // 19 x21y54 CPE[9]
00  // 20 x22y53 CPE[0]
00  // 21 x22y53 CPE[1]
00  // 22 x22y53 CPE[2]
00  // 23 x22y53 CPE[3]
00  // 24 x22y53 CPE[4]
00  // 25 x22y53 CPE[5]
00  // 26 x22y53 CPE[6]
00  // 27 x22y53 CPE[7]
00  // 28 x22y53 CPE[8]
00  // 29 x22y53 CPE[9]
00  // 30 x22y54 CPE[0]
00  // 31 x22y54 CPE[1]
00  // 32 x22y54 CPE[2]
00  // 33 x22y54 CPE[3]
00  // 34 x22y54 CPE[4]
00  // 35 x22y54 CPE[5]
00  // 36 x22y54 CPE[6]
00  // 37 x22y54 CPE[7]
00  // 38 x22y54 CPE[8]
00  // 39 x22y54 CPE[9]
00  // 40 x21y53 INMUX plane 2,1
00  // 41 x21y53 INMUX plane 4,3
00  // 42 x21y53 INMUX plane 6,5
00  // 43 x21y53 INMUX plane 8,7
00  // 44 x21y53 INMUX plane 10,9
00  // 45 x21y53 INMUX plane 12,11
00  // 46 x21y54 INMUX plane 2,1
00  // 47 x21y54 INMUX plane 4,3
00  // 48 x21y54 INMUX plane 6,5
00  // 49 x21y54 INMUX plane 8,7
00  // 50 x21y54 INMUX plane 10,9
00  // 51 x21y54 INMUX plane 12,11
00  // 52 x22y53 INMUX plane 2,1
00  // 53 x22y53 INMUX plane 4,3
00  // 54 x22y53 INMUX plane 6,5
00  // 55 x22y53 INMUX plane 8,7
01  // 56 x22y53 INMUX plane 10,9
00  // 57 x22y53 INMUX plane 12,11
00  // 58 x22y54 INMUX plane 2,1
00  // 59 x22y54 INMUX plane 4,3
00  // 60 x22y54 INMUX plane 6,5
00  // 61 x22y54 INMUX plane 8,7
00  // 62 x22y54 INMUX plane 10,9
00  // 63 x22y54 INMUX plane 12,11
00  // 64 x21y53 SB_BIG plane 1
00  // 65 x21y53 SB_BIG plane 1
00  // 66 x21y53 SB_DRIVE plane 2,1
00  // 67 x21y53 SB_BIG plane 2
00  // 68 x21y53 SB_BIG plane 2
00  // 69 x21y53 SB_BIG plane 3
00  // 70 x21y53 SB_BIG plane 3
00  // 71 x21y53 SB_DRIVE plane 4,3
00  // 72 x21y53 SB_BIG plane 4
00  // 73 x21y53 SB_BIG plane 4
00  // 74 x21y53 SB_BIG plane 5
00  // 75 x21y53 SB_BIG plane 5
00  // 76 x21y53 SB_DRIVE plane 6,5
00  // 77 x21y53 SB_BIG plane 6
00  // 78 x21y53 SB_BIG plane 6
00  // 79 x21y53 SB_BIG plane 7
00  // 80 x21y53 SB_BIG plane 7
00  // 81 x21y53 SB_DRIVE plane 8,7
00  // 82 x21y53 SB_BIG plane 8
00  // 83 x21y53 SB_BIG plane 8
39  // 84 x21y53 SB_BIG plane 9
00  // 85 x21y53 SB_BIG plane 9
05  // 86 x21y53 SB_DRIVE plane 10,9
9F // -- CRC low byte
1A // -- CRC high byte


// Config Latches on x23y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7989     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1B // y_sel: 53
2C // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7991
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x23y53 CPE[0]
00  //  1 x23y53 CPE[1]
00  //  2 x23y53 CPE[2]
00  //  3 x23y53 CPE[3]
00  //  4 x23y53 CPE[4]
00  //  5 x23y53 CPE[5]
00  //  6 x23y53 CPE[6]
00  //  7 x23y53 CPE[7]
00  //  8 x23y53 CPE[8]
00  //  9 x23y53 CPE[9]
00  // 10 x23y54 CPE[0]
00  // 11 x23y54 CPE[1]
00  // 12 x23y54 CPE[2]
00  // 13 x23y54 CPE[3]
00  // 14 x23y54 CPE[4]
00  // 15 x23y54 CPE[5]
00  // 16 x23y54 CPE[6]
00  // 17 x23y54 CPE[7]
00  // 18 x23y54 CPE[8]
00  // 19 x23y54 CPE[9]
00  // 20 x24y53 CPE[0]
00  // 21 x24y53 CPE[1]
00  // 22 x24y53 CPE[2]
00  // 23 x24y53 CPE[3]
00  // 24 x24y53 CPE[4]
00  // 25 x24y53 CPE[5]
00  // 26 x24y53 CPE[6]
00  // 27 x24y53 CPE[7]
00  // 28 x24y53 CPE[8]
00  // 29 x24y53 CPE[9]
00  // 30 x24y54 CPE[0]
00  // 31 x24y54 CPE[1]
00  // 32 x24y54 CPE[2]
00  // 33 x24y54 CPE[3]
00  // 34 x24y54 CPE[4]
00  // 35 x24y54 CPE[5]
00  // 36 x24y54 CPE[6]
00  // 37 x24y54 CPE[7]
00  // 38 x24y54 CPE[8]
00  // 39 x24y54 CPE[9]
00  // 40 x23y53 INMUX plane 2,1
00  // 41 x23y53 INMUX plane 4,3
00  // 42 x23y53 INMUX plane 6,5
00  // 43 x23y53 INMUX plane 8,7
01  // 44 x23y53 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x33y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 79C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1B // y_sel: 53
C5 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 79CC
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x33y53 CPE[0]
00  //  1 x33y53 CPE[1]
00  //  2 x33y53 CPE[2]
00  //  3 x33y53 CPE[3]
00  //  4 x33y53 CPE[4]
00  //  5 x33y53 CPE[5]
00  //  6 x33y53 CPE[6]
00  //  7 x33y53 CPE[7]
00  //  8 x33y53 CPE[8]
00  //  9 x33y53 CPE[9]
00  // 10 x33y54 CPE[0]
00  // 11 x33y54 CPE[1]
00  // 12 x33y54 CPE[2]
00  // 13 x33y54 CPE[3]
00  // 14 x33y54 CPE[4]
00  // 15 x33y54 CPE[5]
00  // 16 x33y54 CPE[6]
00  // 17 x33y54 CPE[7]
00  // 18 x33y54 CPE[8]
00  // 19 x33y54 CPE[9]
00  // 20 x34y53 CPE[0]
00  // 21 x34y53 CPE[1]
00  // 22 x34y53 CPE[2]
00  // 23 x34y53 CPE[3]
00  // 24 x34y53 CPE[4]
00  // 25 x34y53 CPE[5]
00  // 26 x34y53 CPE[6]
00  // 27 x34y53 CPE[7]
00  // 28 x34y53 CPE[8]
00  // 29 x34y53 CPE[9]
00  // 30 x34y54 CPE[0]
00  // 31 x34y54 CPE[1]
00  // 32 x34y54 CPE[2]
00  // 33 x34y54 CPE[3]
00  // 34 x34y54 CPE[4]
00  // 35 x34y54 CPE[5]
00  // 36 x34y54 CPE[6]
00  // 37 x34y54 CPE[7]
00  // 38 x34y54 CPE[8]
00  // 39 x34y54 CPE[9]
00  // 40 x33y53 INMUX plane 2,1
00  // 41 x33y53 INMUX plane 4,3
00  // 42 x33y53 INMUX plane 6,5
00  // 43 x33y53 INMUX plane 8,7
00  // 44 x33y53 INMUX plane 10,9
00  // 45 x33y53 INMUX plane 12,11
00  // 46 x33y54 INMUX plane 2,1
00  // 47 x33y54 INMUX plane 4,3
00  // 48 x33y54 INMUX plane 6,5
00  // 49 x33y54 INMUX plane 8,7
00  // 50 x33y54 INMUX plane 10,9
00  // 51 x33y54 INMUX plane 12,11
00  // 52 x34y53 INMUX plane 2,1
00  // 53 x34y53 INMUX plane 4,3
00  // 54 x34y53 INMUX plane 6,5
00  // 55 x34y53 INMUX plane 8,7
01  // 56 x34y53 INMUX plane 10,9
00  // 57 x34y53 INMUX plane 12,11
00  // 58 x34y54 INMUX plane 2,1
00  // 59 x34y54 INMUX plane 4,3
00  // 60 x34y54 INMUX plane 6,5
00  // 61 x34y54 INMUX plane 8,7
00  // 62 x34y54 INMUX plane 10,9
00  // 63 x34y54 INMUX plane 12,11
00  // 64 x33y53 SB_BIG plane 1
00  // 65 x33y53 SB_BIG plane 1
00  // 66 x33y53 SB_DRIVE plane 2,1
00  // 67 x33y53 SB_BIG plane 2
00  // 68 x33y53 SB_BIG plane 2
00  // 69 x33y53 SB_BIG plane 3
0C  // 70 x33y53 SB_BIG plane 3
04  // 71 x33y53 SB_DRIVE plane 4,3
00  // 72 x33y53 SB_BIG plane 4
00  // 73 x33y53 SB_BIG plane 4
00  // 74 x33y53 SB_BIG plane 5
00  // 75 x33y53 SB_BIG plane 5
00  // 76 x33y53 SB_DRIVE plane 6,5
00  // 77 x33y53 SB_BIG plane 6
00  // 78 x33y53 SB_BIG plane 6
00  // 79 x33y53 SB_BIG plane 7
00  // 80 x33y53 SB_BIG plane 7
00  // 81 x33y53 SB_DRIVE plane 8,7
00  // 82 x33y53 SB_BIG plane 8
00  // 83 x33y53 SB_BIG plane 8
31  // 84 x33y53 SB_BIG plane 9
68 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x35y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A27     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1B // y_sel: 53
AD // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A2F
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x35y53 CPE[0]
00  //  1 x35y53 CPE[1]
00  //  2 x35y53 CPE[2]
00  //  3 x35y53 CPE[3]
00  //  4 x35y53 CPE[4]
00  //  5 x35y53 CPE[5]
00  //  6 x35y53 CPE[6]
00  //  7 x35y53 CPE[7]
00  //  8 x35y53 CPE[8]
00  //  9 x35y53 CPE[9]
00  // 10 x35y54 CPE[0]
00  // 11 x35y54 CPE[1]
00  // 12 x35y54 CPE[2]
00  // 13 x35y54 CPE[3]
00  // 14 x35y54 CPE[4]
00  // 15 x35y54 CPE[5]
00  // 16 x35y54 CPE[6]
00  // 17 x35y54 CPE[7]
00  // 18 x35y54 CPE[8]
00  // 19 x35y54 CPE[9]
00  // 20 x36y53 CPE[0]
00  // 21 x36y53 CPE[1]
00  // 22 x36y53 CPE[2]
00  // 23 x36y53 CPE[3]
00  // 24 x36y53 CPE[4]
00  // 25 x36y53 CPE[5]
00  // 26 x36y53 CPE[6]
00  // 27 x36y53 CPE[7]
00  // 28 x36y53 CPE[8]
00  // 29 x36y53 CPE[9]
00  // 30 x36y54 CPE[0]
00  // 31 x36y54 CPE[1]
00  // 32 x36y54 CPE[2]
00  // 33 x36y54 CPE[3]
00  // 34 x36y54 CPE[4]
00  // 35 x36y54 CPE[5]
00  // 36 x36y54 CPE[6]
00  // 37 x36y54 CPE[7]
00  // 38 x36y54 CPE[8]
00  // 39 x36y54 CPE[9]
00  // 40 x35y53 INMUX plane 2,1
00  // 41 x35y53 INMUX plane 4,3
00  // 42 x35y53 INMUX plane 6,5
00  // 43 x35y53 INMUX plane 8,7
01  // 44 x35y53 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x37y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A62     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1B // y_sel: 53
75 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A6A
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x37y53 CPE[0]
00  //  1 x37y53 CPE[1]
00  //  2 x37y53 CPE[2]
00  //  3 x37y53 CPE[3]
00  //  4 x37y53 CPE[4]
00  //  5 x37y53 CPE[5]
00  //  6 x37y53 CPE[6]
00  //  7 x37y53 CPE[7]
00  //  8 x37y53 CPE[8]
00  //  9 x37y53 CPE[9]
00  // 10 x37y54 CPE[0]
00  // 11 x37y54 CPE[1]
00  // 12 x37y54 CPE[2]
00  // 13 x37y54 CPE[3]
00  // 14 x37y54 CPE[4]
00  // 15 x37y54 CPE[5]
00  // 16 x37y54 CPE[6]
00  // 17 x37y54 CPE[7]
00  // 18 x37y54 CPE[8]
00  // 19 x37y54 CPE[9]
00  // 20 x38y53 CPE[0]
00  // 21 x38y53 CPE[1]
00  // 22 x38y53 CPE[2]
00  // 23 x38y53 CPE[3]
00  // 24 x38y53 CPE[4]
00  // 25 x38y53 CPE[5]
00  // 26 x38y53 CPE[6]
00  // 27 x38y53 CPE[7]
00  // 28 x38y53 CPE[8]
00  // 29 x38y53 CPE[9]
00  // 30 x38y54 CPE[0]
00  // 31 x38y54 CPE[1]
00  // 32 x38y54 CPE[2]
00  // 33 x38y54 CPE[3]
00  // 34 x38y54 CPE[4]
00  // 35 x38y54 CPE[5]
00  // 36 x38y54 CPE[6]
00  // 37 x38y54 CPE[7]
00  // 38 x38y54 CPE[8]
00  // 39 x38y54 CPE[9]
00  // 40 x37y53 INMUX plane 2,1
00  // 41 x37y53 INMUX plane 4,3
00  // 42 x37y53 INMUX plane 6,5
00  // 43 x37y53 INMUX plane 8,7
00  // 44 x37y53 INMUX plane 10,9
00  // 45 x37y53 INMUX plane 12,11
00  // 46 x37y54 INMUX plane 2,1
00  // 47 x37y54 INMUX plane 4,3
00  // 48 x37y54 INMUX plane 6,5
00  // 49 x37y54 INMUX plane 8,7
00  // 50 x37y54 INMUX plane 10,9
00  // 51 x37y54 INMUX plane 12,11
00  // 52 x38y53 INMUX plane 2,1
00  // 53 x38y53 INMUX plane 4,3
00  // 54 x38y53 INMUX plane 6,5
00  // 55 x38y53 INMUX plane 8,7
00  // 56 x38y53 INMUX plane 10,9
00  // 57 x38y53 INMUX plane 12,11
00  // 58 x38y54 INMUX plane 2,1
00  // 59 x38y54 INMUX plane 4,3
00  // 60 x38y54 INMUX plane 6,5
00  // 61 x38y54 INMUX plane 8,7
00  // 62 x38y54 INMUX plane 10,9
00  // 63 x38y54 INMUX plane 12,11
00  // 64 x37y53 SB_BIG plane 1
00  // 65 x37y53 SB_BIG plane 1
00  // 66 x37y53 SB_DRIVE plane 2,1
00  // 67 x37y53 SB_BIG plane 2
00  // 68 x37y53 SB_BIG plane 2
00  // 69 x37y53 SB_BIG plane 3
00  // 70 x37y53 SB_BIG plane 3
00  // 71 x37y53 SB_DRIVE plane 4,3
00  // 72 x37y53 SB_BIG plane 4
00  // 73 x37y53 SB_BIG plane 4
00  // 74 x37y53 SB_BIG plane 5
00  // 75 x37y53 SB_BIG plane 5
00  // 76 x37y53 SB_DRIVE plane 6,5
00  // 77 x37y53 SB_BIG plane 6
00  // 78 x37y53 SB_BIG plane 6
00  // 79 x37y53 SB_BIG plane 7
00  // 80 x37y53 SB_BIG plane 7
00  // 81 x37y53 SB_DRIVE plane 8,7
00  // 82 x37y53 SB_BIG plane 8
00  // 83 x37y53 SB_BIG plane 8
00  // 84 x37y53 SB_BIG plane 9
00  // 85 x37y53 SB_BIG plane 9
04  // 86 x37y53 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x41y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7AC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1B // y_sel: 53
A5 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7ACF
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x41y53 CPE[0]
00  //  1 x41y53 CPE[1]
00  //  2 x41y53 CPE[2]
00  //  3 x41y53 CPE[3]
00  //  4 x41y53 CPE[4]
00  //  5 x41y53 CPE[5]
00  //  6 x41y53 CPE[6]
00  //  7 x41y53 CPE[7]
00  //  8 x41y53 CPE[8]
00  //  9 x41y53 CPE[9]
00  // 10 x41y54 CPE[0]
00  // 11 x41y54 CPE[1]
00  // 12 x41y54 CPE[2]
00  // 13 x41y54 CPE[3]
00  // 14 x41y54 CPE[4]
00  // 15 x41y54 CPE[5]
00  // 16 x41y54 CPE[6]
00  // 17 x41y54 CPE[7]
00  // 18 x41y54 CPE[8]
00  // 19 x41y54 CPE[9]
00  // 20 x42y53 CPE[0]
00  // 21 x42y53 CPE[1]
00  // 22 x42y53 CPE[2]
00  // 23 x42y53 CPE[3]
00  // 24 x42y53 CPE[4]
00  // 25 x42y53 CPE[5]
00  // 26 x42y53 CPE[6]
00  // 27 x42y53 CPE[7]
00  // 28 x42y53 CPE[8]
00  // 29 x42y53 CPE[9]
00  // 30 x42y54 CPE[0]
00  // 31 x42y54 CPE[1]
00  // 32 x42y54 CPE[2]
00  // 33 x42y54 CPE[3]
00  // 34 x42y54 CPE[4]
00  // 35 x42y54 CPE[5]
00  // 36 x42y54 CPE[6]
00  // 37 x42y54 CPE[7]
00  // 38 x42y54 CPE[8]
00  // 39 x42y54 CPE[9]
00  // 40 x41y53 INMUX plane 2,1
00  // 41 x41y53 INMUX plane 4,3
00  // 42 x41y53 INMUX plane 6,5
00  // 43 x41y53 INMUX plane 8,7
00  // 44 x41y53 INMUX plane 10,9
00  // 45 x41y53 INMUX plane 12,11
00  // 46 x41y54 INMUX plane 2,1
00  // 47 x41y54 INMUX plane 4,3
00  // 48 x41y54 INMUX plane 6,5
00  // 49 x41y54 INMUX plane 8,7
00  // 50 x41y54 INMUX plane 10,9
00  // 51 x41y54 INMUX plane 12,11
00  // 52 x42y53 INMUX plane 2,1
00  // 53 x42y53 INMUX plane 4,3
00  // 54 x42y53 INMUX plane 6,5
00  // 55 x42y53 INMUX plane 8,7
21  // 56 x42y53 INMUX plane 10,9
00  // 57 x42y53 INMUX plane 12,11
00  // 58 x42y54 INMUX plane 2,1
00  // 59 x42y54 INMUX plane 4,3
00  // 60 x42y54 INMUX plane 6,5
00  // 61 x42y54 INMUX plane 8,7
00  // 62 x42y54 INMUX plane 10,9
00  // 63 x42y54 INMUX plane 12,11
00  // 64 x41y53 SB_BIG plane 1
00  // 65 x41y53 SB_BIG plane 1
00  // 66 x41y53 SB_DRIVE plane 2,1
00  // 67 x41y53 SB_BIG plane 2
00  // 68 x41y53 SB_BIG plane 2
00  // 69 x41y53 SB_BIG plane 3
00  // 70 x41y53 SB_BIG plane 3
00  // 71 x41y53 SB_DRIVE plane 4,3
00  // 72 x41y53 SB_BIG plane 4
00  // 73 x41y53 SB_BIG plane 4
00  // 74 x41y53 SB_BIG plane 5
00  // 75 x41y53 SB_BIG plane 5
00  // 76 x41y53 SB_DRIVE plane 6,5
00  // 77 x41y53 SB_BIG plane 6
00  // 78 x41y53 SB_BIG plane 6
00  // 79 x41y53 SB_BIG plane 7
00  // 80 x41y53 SB_BIG plane 7
00  // 81 x41y53 SB_DRIVE plane 8,7
00  // 82 x41y53 SB_BIG plane 8
00  // 83 x41y53 SB_BIG plane 8
39  // 84 x41y53 SB_BIG plane 9
00  // 85 x41y53 SB_BIG plane 9
00  // 86 x41y53 SB_DRIVE plane 10,9
00  // 87 x41y53 SB_BIG plane 10
00  // 88 x41y53 SB_BIG plane 10
00  // 89 x41y53 SB_BIG plane 11
00  // 90 x41y53 SB_BIG plane 11
00  // 91 x41y53 SB_DRIVE plane 12,11
00  // 92 x41y53 SB_BIG plane 12
00  // 93 x41y53 SB_BIG plane 12
00  // 94 x42y54 SB_SML plane 1
00  // 95 x42y54 SB_SML plane 2,1
00  // 96 x42y54 SB_SML plane 2
00  // 97 x42y54 SB_SML plane 3
00  // 98 x42y54 SB_SML plane 4,3
00  // 99 x42y54 SB_SML plane 4
00  // 100 x42y54 SB_SML plane 5
20  // 101 x42y54 SB_SML plane 6,5
30  // 102 x42y54 SB_SML plane 6
12 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x43y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B3C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1B // y_sel: 53
CD // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B44
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y53 CPE[0]
00  //  1 x43y53 CPE[1]
00  //  2 x43y53 CPE[2]
00  //  3 x43y53 CPE[3]
00  //  4 x43y53 CPE[4]
00  //  5 x43y53 CPE[5]
00  //  6 x43y53 CPE[6]
00  //  7 x43y53 CPE[7]
00  //  8 x43y53 CPE[8]
00  //  9 x43y53 CPE[9]
00  // 10 x43y54 CPE[0]  _a235  C_AND/D///    
00  // 11 x43y54 CPE[1]
00  // 12 x43y54 CPE[2]
00  // 13 x43y54 CPE[3]
00  // 14 x43y54 CPE[4]
00  // 15 x43y54 CPE[5]
00  // 16 x43y54 CPE[6]
00  // 17 x43y54 CPE[7]
00  // 18 x43y54 CPE[8]
00  // 19 x43y54 CPE[9]
00  // 20 x44y53 CPE[0]  _a233  C_AND/D///    
00  // 21 x44y53 CPE[1]
00  // 22 x44y53 CPE[2]
00  // 23 x44y53 CPE[3]
00  // 24 x44y53 CPE[4]
00  // 25 x44y53 CPE[5]
00  // 26 x44y53 CPE[6]
00  // 27 x44y53 CPE[7]
00  // 28 x44y53 CPE[8]
00  // 29 x44y53 CPE[9]
00  // 30 x44y54 CPE[0]
00  // 31 x44y54 CPE[1]
00  // 32 x44y54 CPE[2]
00  // 33 x44y54 CPE[3]
00  // 34 x44y54 CPE[4]
00  // 35 x44y54 CPE[5]
00  // 36 x44y54 CPE[6]
00  // 37 x44y54 CPE[7]
00  // 38 x44y54 CPE[8]
00  // 39 x44y54 CPE[9]
00  // 40 x43y53 INMUX plane 2,1
00  // 41 x43y53 INMUX plane 4,3
00  // 42 x43y53 INMUX plane 6,5
00  // 43 x43y53 INMUX plane 8,7
01  // 44 x43y53 INMUX plane 10,9
00  // 45 x43y53 INMUX plane 12,11
00  // 46 x43y54 INMUX plane 2,1
01  // 47 x43y54 INMUX plane 4,3
00  // 48 x43y54 INMUX plane 6,5
06  // 49 x43y54 INMUX plane 8,7
21  // 50 x43y54 INMUX plane 10,9
01  // 51 x43y54 INMUX plane 12,11
08  // 52 x44y53 INMUX plane 2,1
08  // 53 x44y53 INMUX plane 4,3
00  // 54 x44y53 INMUX plane 6,5
30  // 55 x44y53 INMUX plane 8,7
01  // 56 x44y53 INMUX plane 10,9
04  // 57 x44y53 INMUX plane 12,11
00  // 58 x44y54 INMUX plane 2,1
00  // 59 x44y54 INMUX plane 4,3
00  // 60 x44y54 INMUX plane 6,5
00  // 61 x44y54 INMUX plane 8,7
00  // 62 x44y54 INMUX plane 10,9
00  // 63 x44y54 INMUX plane 12,11
00  // 64 x44y54 SB_BIG plane 1
00  // 65 x44y54 SB_BIG plane 1
00  // 66 x44y54 SB_DRIVE plane 2,1
48  // 67 x44y54 SB_BIG plane 2
12  // 68 x44y54 SB_BIG plane 2
41  // 69 x44y54 SB_BIG plane 3
02  // 70 x44y54 SB_BIG plane 3
00  // 71 x44y54 SB_DRIVE plane 4,3
00  // 72 x44y54 SB_BIG plane 4
00  // 73 x44y54 SB_BIG plane 4
00  // 74 x44y54 SB_BIG plane 5
00  // 75 x44y54 SB_BIG plane 5
00  // 76 x44y54 SB_DRIVE plane 6,5
96  // 77 x44y54 SB_BIG plane 6
10  // 78 x44y54 SB_BIG plane 6
48  // 79 x44y54 SB_BIG plane 7
12  // 80 x44y54 SB_BIG plane 7
00  // 81 x44y54 SB_DRIVE plane 8,7
89  // 82 x44y54 SB_BIG plane 8
00  // 83 x44y54 SB_BIG plane 8
00  // 84 x44y54 SB_BIG plane 9
00  // 85 x44y54 SB_BIG plane 9
00  // 86 x44y54 SB_DRIVE plane 10,9
00  // 87 x44y54 SB_BIG plane 10
00  // 88 x44y54 SB_BIG plane 10
00  // 89 x44y54 SB_BIG plane 11
00  // 90 x44y54 SB_BIG plane 11
00  // 91 x44y54 SB_DRIVE plane 12,11
00  // 92 x44y54 SB_BIG plane 12
00  // 93 x44y54 SB_BIG plane 12
00  // 94 x43y53 SB_SML plane 1
10  // 95 x43y53 SB_SML plane 2,1
2A  // 96 x43y53 SB_SML plane 2
E8  // 97 x43y53 SB_SML plane 3
02  // 98 x43y53 SB_SML plane 4,3
00  // 99 x43y53 SB_SML plane 4
00  // 100 x43y53 SB_SML plane 5
20  // 101 x43y53 SB_SML plane 6,5
55  // 102 x43y53 SB_SML plane 6
A8  // 103 x43y53 SB_SML plane 7
02  // 104 x43y53 SB_SML plane 8,7
00  // 105 x43y53 SB_SML plane 8
30  // 106 x43y53 SB_SML plane 9
E0  // 107 x43y53 SB_SML plane 10,9
00  // 108 x43y53 SB_SML plane 10
60  // 109 x43y53 SB_SML plane 11
E5 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x45y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1B // y_sel: 53
15 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BC0
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y53 CPE[0]  _a210  C_AND/D///    _a209  C_///AND/D
00  //  1 x45y53 CPE[1]
00  //  2 x45y53 CPE[2]
00  //  3 x45y53 CPE[3]
00  //  4 x45y53 CPE[4]
00  //  5 x45y53 CPE[5]
00  //  6 x45y53 CPE[6]
00  //  7 x45y53 CPE[7]
00  //  8 x45y53 CPE[8]
00  //  9 x45y53 CPE[9]
00  // 10 x45y54 CPE[0]  _a232  C_///AND/D
00  // 11 x45y54 CPE[1]
00  // 12 x45y54 CPE[2]
00  // 13 x45y54 CPE[3]
00  // 14 x45y54 CPE[4]
00  // 15 x45y54 CPE[5]
00  // 16 x45y54 CPE[6]
00  // 17 x45y54 CPE[7]
00  // 18 x45y54 CPE[8]
00  // 19 x45y54 CPE[9]
00  // 20 x46y53 CPE[0]  _a279  C_ORAND////    
00  // 21 x46y53 CPE[1]
00  // 22 x46y53 CPE[2]
00  // 23 x46y53 CPE[3]
00  // 24 x46y53 CPE[4]
00  // 25 x46y53 CPE[5]
00  // 26 x46y53 CPE[6]
00  // 27 x46y53 CPE[7]
00  // 28 x46y53 CPE[8]
00  // 29 x46y53 CPE[9]
00  // 30 x46y54 CPE[0]
00  // 31 x46y54 CPE[1]
00  // 32 x46y54 CPE[2]
00  // 33 x46y54 CPE[3]
00  // 34 x46y54 CPE[4]
00  // 35 x46y54 CPE[5]
00  // 36 x46y54 CPE[6]
00  // 37 x46y54 CPE[7]
00  // 38 x46y54 CPE[8]
00  // 39 x46y54 CPE[9]
00  // 40 x45y53 INMUX plane 2,1
20  // 41 x45y53 INMUX plane 4,3
00  // 42 x45y53 INMUX plane 6,5
28  // 43 x45y53 INMUX plane 8,7
30  // 44 x45y53 INMUX plane 10,9
2C  // 45 x45y53 INMUX plane 12,11
03  // 46 x45y54 INMUX plane 2,1
00  // 47 x45y54 INMUX plane 4,3
00  // 48 x45y54 INMUX plane 6,5
08  // 49 x45y54 INMUX plane 8,7
21  // 50 x45y54 INMUX plane 10,9
04  // 51 x45y54 INMUX plane 12,11
07  // 52 x46y53 INMUX plane 2,1
08  // 53 x46y53 INMUX plane 4,3
A4  // 54 x46y53 INMUX plane 6,5
49  // 55 x46y53 INMUX plane 8,7
82  // 56 x46y53 INMUX plane 10,9
64  // 57 x46y53 INMUX plane 12,11
00  // 58 x46y54 INMUX plane 2,1
01  // 59 x46y54 INMUX plane 4,3
80  // 60 x46y54 INMUX plane 6,5
40  // 61 x46y54 INMUX plane 8,7
80  // 62 x46y54 INMUX plane 10,9
68  // 63 x46y54 INMUX plane 12,11
48  // 64 x45y53 SB_BIG plane 1
02  // 65 x45y53 SB_BIG plane 1
00  // 66 x45y53 SB_DRIVE plane 2,1
48  // 67 x45y53 SB_BIG plane 2
12  // 68 x45y53 SB_BIG plane 2
96  // 69 x45y53 SB_BIG plane 3
14  // 70 x45y53 SB_BIG plane 3
00  // 71 x45y53 SB_DRIVE plane 4,3
00  // 72 x45y53 SB_BIG plane 4
00  // 73 x45y53 SB_BIG plane 4
48  // 74 x45y53 SB_BIG plane 5
02  // 75 x45y53 SB_BIG plane 5
00  // 76 x45y53 SB_DRIVE plane 6,5
48  // 77 x45y53 SB_BIG plane 6
10  // 78 x45y53 SB_BIG plane 6
48  // 79 x45y53 SB_BIG plane 7
02  // 80 x45y53 SB_BIG plane 7
00  // 81 x45y53 SB_DRIVE plane 8,7
00  // 82 x45y53 SB_BIG plane 8
00  // 83 x45y53 SB_BIG plane 8
46  // 84 x45y53 SB_BIG plane 9
10  // 85 x45y53 SB_BIG plane 9
00  // 86 x45y53 SB_DRIVE plane 10,9
00  // 87 x45y53 SB_BIG plane 10
00  // 88 x45y53 SB_BIG plane 10
00  // 89 x45y53 SB_BIG plane 11
00  // 90 x45y53 SB_BIG plane 11
00  // 91 x45y53 SB_DRIVE plane 12,11
00  // 92 x45y53 SB_BIG plane 12
00  // 93 x45y53 SB_BIG plane 12
A8  // 94 x46y54 SB_SML plane 1
12  // 95 x46y54 SB_SML plane 2,1
2A  // 96 x46y54 SB_SML plane 2
A8  // 97 x46y54 SB_SML plane 3
92  // 98 x46y54 SB_SML plane 4,3
06  // 99 x46y54 SB_SML plane 4
A8  // 100 x46y54 SB_SML plane 5
82  // 101 x46y54 SB_SML plane 6,5
2A  // 102 x46y54 SB_SML plane 6
A8  // 103 x46y54 SB_SML plane 7
02  // 104 x46y54 SB_SML plane 8,7
55 // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x47y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C2F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1B // y_sel: 53
DD // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C37
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y53 CPE[0]
00  //  1 x47y53 CPE[1]
00  //  2 x47y53 CPE[2]
00  //  3 x47y53 CPE[3]
00  //  4 x47y53 CPE[4]
00  //  5 x47y53 CPE[5]
00  //  6 x47y53 CPE[6]
00  //  7 x47y53 CPE[7]
00  //  8 x47y53 CPE[8]
00  //  9 x47y53 CPE[9]
00  // 10 x47y54 CPE[0]  _a222  C_AND/D///    _a284  C_///OR/
00  // 11 x47y54 CPE[1]
00  // 12 x47y54 CPE[2]
00  // 13 x47y54 CPE[3]
00  // 14 x47y54 CPE[4]
00  // 15 x47y54 CPE[5]
00  // 16 x47y54 CPE[6]
00  // 17 x47y54 CPE[7]
00  // 18 x47y54 CPE[8]
00  // 19 x47y54 CPE[9]
00  // 20 x48y53 CPE[0]  net1 = net2: _a119  C_ADDF2/D//ADDF2/D
00  // 21 x48y53 CPE[1]
00  // 22 x48y53 CPE[2]
00  // 23 x48y53 CPE[3]
00  // 24 x48y53 CPE[4]
00  // 25 x48y53 CPE[5]
00  // 26 x48y53 CPE[6]
00  // 27 x48y53 CPE[7]
00  // 28 x48y53 CPE[8]
00  // 29 x48y53 CPE[9]
00  // 30 x48y54 CPE[0]  net1 = net2: _a121  C_ADDF2/D//ADDF2/D
00  // 31 x48y54 CPE[1]
00  // 32 x48y54 CPE[2]
00  // 33 x48y54 CPE[3]
00  // 34 x48y54 CPE[4]
00  // 35 x48y54 CPE[5]
00  // 36 x48y54 CPE[6]
00  // 37 x48y54 CPE[7]
00  // 38 x48y54 CPE[8]
00  // 39 x48y54 CPE[9]
00  // 40 x47y53 INMUX plane 2,1
20  // 41 x47y53 INMUX plane 4,3
01  // 42 x47y53 INMUX plane 6,5
00  // 43 x47y53 INMUX plane 8,7
00  // 44 x47y53 INMUX plane 10,9
04  // 45 x47y53 INMUX plane 12,11
28  // 46 x47y54 INMUX plane 2,1
00  // 47 x47y54 INMUX plane 4,3
00  // 48 x47y54 INMUX plane 6,5
38  // 49 x47y54 INMUX plane 8,7
09  // 50 x47y54 INMUX plane 10,9
24  // 51 x47y54 INMUX plane 12,11
00  // 52 x48y53 INMUX plane 2,1
00  // 53 x48y53 INMUX plane 4,3
18  // 54 x48y53 INMUX plane 6,5
00  // 55 x48y53 INMUX plane 8,7
00  // 56 x48y53 INMUX plane 10,9
24  // 57 x48y53 INMUX plane 12,11
10  // 58 x48y54 INMUX plane 2,1
20  // 59 x48y54 INMUX plane 4,3
00  // 60 x48y54 INMUX plane 6,5
38  // 61 x48y54 INMUX plane 8,7
03  // 62 x48y54 INMUX plane 10,9
EC  // 63 x48y54 INMUX plane 12,11
00  // 64 x48y54 SB_BIG plane 1
00  // 65 x48y54 SB_BIG plane 1
00  // 66 x48y54 SB_DRIVE plane 2,1
92  // 67 x48y54 SB_BIG plane 2
12  // 68 x48y54 SB_BIG plane 2
48  // 69 x48y54 SB_BIG plane 3
12  // 70 x48y54 SB_BIG plane 3
80  // 71 x48y54 SB_DRIVE plane 4,3
89  // 72 x48y54 SB_BIG plane 4
04  // 73 x48y54 SB_BIG plane 4
00  // 74 x48y54 SB_BIG plane 5
00  // 75 x48y54 SB_BIG plane 5
00  // 76 x48y54 SB_DRIVE plane 6,5
48  // 77 x48y54 SB_BIG plane 6
02  // 78 x48y54 SB_BIG plane 6
48  // 79 x48y54 SB_BIG plane 7
12  // 80 x48y54 SB_BIG plane 7
00  // 81 x48y54 SB_DRIVE plane 8,7
48  // 82 x48y54 SB_BIG plane 8
12  // 83 x48y54 SB_BIG plane 8
00  // 84 x48y54 SB_BIG plane 9
00  // 85 x48y54 SB_BIG plane 9
00  // 86 x48y54 SB_DRIVE plane 10,9
00  // 87 x48y54 SB_BIG plane 10
00  // 88 x48y54 SB_BIG plane 10
00  // 89 x48y54 SB_BIG plane 11
00  // 90 x48y54 SB_BIG plane 11
00  // 91 x48y54 SB_DRIVE plane 12,11
01  // 92 x48y54 SB_BIG plane 12
00  // 93 x48y54 SB_BIG plane 12
00  // 94 x47y53 SB_SML plane 1
80  // 95 x47y53 SB_SML plane 2,1
2A  // 96 x47y53 SB_SML plane 2
A1  // 97 x47y53 SB_SML plane 3
82  // 98 x47y53 SB_SML plane 4,3
2A  // 99 x47y53 SB_SML plane 4
00  // 100 x47y53 SB_SML plane 5
20  // 101 x47y53 SB_SML plane 6,5
50  // 102 x47y53 SB_SML plane 6
A1  // 103 x47y53 SB_SML plane 7
82  // 104 x47y53 SB_SML plane 8,7
2A  // 105 x47y53 SB_SML plane 8
AE  // 106 x47y53 SB_SML plane 9
01  // 107 x47y53 SB_SML plane 10,9
06  // 108 x47y53 SB_SML plane 10
00  // 109 x47y53 SB_SML plane 11
00  // 110 x47y53 SB_SML plane 12,11
06  // 111 x47y53 SB_SML plane 12
DF // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x49y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CAD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1B // y_sel: 53
05 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CB5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y53 CPE[0]
00  //  1 x49y53 CPE[1]
00  //  2 x49y53 CPE[2]
00  //  3 x49y53 CPE[3]
00  //  4 x49y53 CPE[4]
00  //  5 x49y53 CPE[5]
00  //  6 x49y53 CPE[6]
00  //  7 x49y53 CPE[7]
00  //  8 x49y53 CPE[8]
00  //  9 x49y53 CPE[9]
00  // 10 x49y54 CPE[0]  _a211  C_///AND/D
00  // 11 x49y54 CPE[1]
00  // 12 x49y54 CPE[2]
00  // 13 x49y54 CPE[3]
00  // 14 x49y54 CPE[4]
00  // 15 x49y54 CPE[5]
00  // 16 x49y54 CPE[6]
00  // 17 x49y54 CPE[7]
00  // 18 x49y54 CPE[8]
00  // 19 x49y54 CPE[9]
00  // 20 x50y53 CPE[0]  _a229  C_AND/D///    
00  // 21 x50y53 CPE[1]
00  // 22 x50y53 CPE[2]
00  // 23 x50y53 CPE[3]
00  // 24 x50y53 CPE[4]
00  // 25 x50y53 CPE[5]
00  // 26 x50y53 CPE[6]
00  // 27 x50y53 CPE[7]
00  // 28 x50y53 CPE[8]
00  // 29 x50y53 CPE[9]
00  // 30 x50y54 CPE[0]
00  // 31 x50y54 CPE[1]
00  // 32 x50y54 CPE[2]
00  // 33 x50y54 CPE[3]
00  // 34 x50y54 CPE[4]
00  // 35 x50y54 CPE[5]
00  // 36 x50y54 CPE[6]
00  // 37 x50y54 CPE[7]
00  // 38 x50y54 CPE[8]
00  // 39 x50y54 CPE[9]
00  // 40 x49y53 INMUX plane 2,1
29  // 41 x49y53 INMUX plane 4,3
08  // 42 x49y53 INMUX plane 6,5
02  // 43 x49y53 INMUX plane 8,7
01  // 44 x49y53 INMUX plane 10,9
28  // 45 x49y53 INMUX plane 12,11
00  // 46 x49y54 INMUX plane 2,1
08  // 47 x49y54 INMUX plane 4,3
00  // 48 x49y54 INMUX plane 6,5
00  // 49 x49y54 INMUX plane 8,7
33  // 50 x49y54 INMUX plane 10,9
24  // 51 x49y54 INMUX plane 12,11
00  // 52 x50y53 INMUX plane 2,1
08  // 53 x50y53 INMUX plane 4,3
00  // 54 x50y53 INMUX plane 6,5
31  // 55 x50y53 INMUX plane 8,7
08  // 56 x50y53 INMUX plane 10,9
05  // 57 x50y53 INMUX plane 12,11
08  // 58 x50y54 INMUX plane 2,1
00  // 59 x50y54 INMUX plane 4,3
00  // 60 x50y54 INMUX plane 6,5
00  // 61 x50y54 INMUX plane 8,7
00  // 62 x50y54 INMUX plane 10,9
08  // 63 x50y54 INMUX plane 12,11
00  // 64 x49y53 SB_BIG plane 1
00  // 65 x49y53 SB_BIG plane 1
00  // 66 x49y53 SB_DRIVE plane 2,1
48  // 67 x49y53 SB_BIG plane 2
12  // 68 x49y53 SB_BIG plane 2
9C  // 69 x49y53 SB_BIG plane 3
22  // 70 x49y53 SB_BIG plane 3
04  // 71 x49y53 SB_DRIVE plane 4,3
00  // 72 x49y53 SB_BIG plane 4
00  // 73 x49y53 SB_BIG plane 4
00  // 74 x49y53 SB_BIG plane 5
00  // 75 x49y53 SB_BIG plane 5
00  // 76 x49y53 SB_DRIVE plane 6,5
48  // 77 x49y53 SB_BIG plane 6
10  // 78 x49y53 SB_BIG plane 6
41  // 79 x49y53 SB_BIG plane 7
12  // 80 x49y53 SB_BIG plane 7
00  // 81 x49y53 SB_DRIVE plane 8,7
00  // 82 x49y53 SB_BIG plane 8
00  // 83 x49y53 SB_BIG plane 8
31  // 84 x49y53 SB_BIG plane 9
00  // 85 x49y53 SB_BIG plane 9
00  // 86 x49y53 SB_DRIVE plane 10,9
00  // 87 x49y53 SB_BIG plane 10
00  // 88 x49y53 SB_BIG plane 10
00  // 89 x49y53 SB_BIG plane 11
00  // 90 x49y53 SB_BIG plane 11
80  // 91 x49y53 SB_DRIVE plane 12,11
00  // 92 x49y53 SB_BIG plane 12
00  // 93 x49y53 SB_BIG plane 12
61  // 94 x50y54 SB_SML plane 1
80  // 95 x50y54 SB_SML plane 2,1
2A  // 96 x50y54 SB_SML plane 2
71  // 97 x50y54 SB_SML plane 3
05  // 98 x50y54 SB_SML plane 4,3
60  // 99 x50y54 SB_SML plane 4
00  // 100 x50y54 SB_SML plane 5
80  // 101 x50y54 SB_SML plane 6,5
2A  // 102 x50y54 SB_SML plane 6
A8  // 103 x50y54 SB_SML plane 7
02  // 104 x50y54 SB_SML plane 8,7
00  // 105 x50y54 SB_SML plane 8
00  // 106 x50y54 SB_SML plane 9
90  // 107 x50y54 SB_SML plane 10,9
04  // 108 x50y54 SB_SML plane 10
00  // 109 x50y54 SB_SML plane 11
00  // 110 x50y54 SB_SML plane 12,11
03  // 111 x50y54 SB_SML plane 12
CD // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x51y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D2B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1B // y_sel: 53
6D // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D33
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x51y53 CPE[0]
00  //  1 x51y53 CPE[1]
00  //  2 x51y53 CPE[2]
00  //  3 x51y53 CPE[3]
00  //  4 x51y53 CPE[4]
00  //  5 x51y53 CPE[5]
00  //  6 x51y53 CPE[6]
00  //  7 x51y53 CPE[7]
00  //  8 x51y53 CPE[8]
00  //  9 x51y53 CPE[9]
00  // 10 x51y54 CPE[0]
00  // 11 x51y54 CPE[1]
00  // 12 x51y54 CPE[2]
00  // 13 x51y54 CPE[3]
00  // 14 x51y54 CPE[4]
00  // 15 x51y54 CPE[5]
00  // 16 x51y54 CPE[6]
00  // 17 x51y54 CPE[7]
00  // 18 x51y54 CPE[8]
00  // 19 x51y54 CPE[9]
00  // 20 x52y53 CPE[0]
00  // 21 x52y53 CPE[1]
00  // 22 x52y53 CPE[2]
00  // 23 x52y53 CPE[3]
00  // 24 x52y53 CPE[4]
00  // 25 x52y53 CPE[5]
00  // 26 x52y53 CPE[6]
00  // 27 x52y53 CPE[7]
00  // 28 x52y53 CPE[8]
00  // 29 x52y53 CPE[9]
00  // 30 x52y54 CPE[0]
00  // 31 x52y54 CPE[1]
00  // 32 x52y54 CPE[2]
00  // 33 x52y54 CPE[3]
00  // 34 x52y54 CPE[4]
00  // 35 x52y54 CPE[5]
00  // 36 x52y54 CPE[6]
00  // 37 x52y54 CPE[7]
00  // 38 x52y54 CPE[8]
00  // 39 x52y54 CPE[9]
00  // 40 x51y53 INMUX plane 2,1
00  // 41 x51y53 INMUX plane 4,3
00  // 42 x51y53 INMUX plane 6,5
01  // 43 x51y53 INMUX plane 8,7
2A  // 44 x51y53 INMUX plane 10,9
11  // 45 x51y53 INMUX plane 12,11
00  // 46 x51y54 INMUX plane 2,1
00  // 47 x51y54 INMUX plane 4,3
00  // 48 x51y54 INMUX plane 6,5
00  // 49 x51y54 INMUX plane 8,7
08  // 50 x51y54 INMUX plane 10,9
09  // 51 x51y54 INMUX plane 12,11
00  // 52 x52y53 INMUX plane 2,1
00  // 53 x52y53 INMUX plane 4,3
08  // 54 x52y53 INMUX plane 6,5
00  // 55 x52y53 INMUX plane 8,7
00  // 56 x52y53 INMUX plane 10,9
00  // 57 x52y53 INMUX plane 12,11
00  // 58 x52y54 INMUX plane 2,1
00  // 59 x52y54 INMUX plane 4,3
00  // 60 x52y54 INMUX plane 6,5
00  // 61 x52y54 INMUX plane 8,7
00  // 62 x52y54 INMUX plane 10,9
08  // 63 x52y54 INMUX plane 12,11
00  // 64 x52y54 SB_BIG plane 1
00  // 65 x52y54 SB_BIG plane 1
00  // 66 x52y54 SB_DRIVE plane 2,1
00  // 67 x52y54 SB_BIG plane 2
00  // 68 x52y54 SB_BIG plane 2
00  // 69 x52y54 SB_BIG plane 3
00  // 70 x52y54 SB_BIG plane 3
00  // 71 x52y54 SB_DRIVE plane 4,3
00  // 72 x52y54 SB_BIG plane 4
00  // 73 x52y54 SB_BIG plane 4
00  // 74 x52y54 SB_BIG plane 5
00  // 75 x52y54 SB_BIG plane 5
00  // 76 x52y54 SB_DRIVE plane 6,5
00  // 77 x52y54 SB_BIG plane 6
00  // 78 x52y54 SB_BIG plane 6
00  // 79 x52y54 SB_BIG plane 7
00  // 80 x52y54 SB_BIG plane 7
00  // 81 x52y54 SB_DRIVE plane 8,7
00  // 82 x52y54 SB_BIG plane 8
00  // 83 x52y54 SB_BIG plane 8
00  // 84 x52y54 SB_BIG plane 9
00  // 85 x52y54 SB_BIG plane 9
00  // 86 x52y54 SB_DRIVE plane 10,9
00  // 87 x52y54 SB_BIG plane 10
00  // 88 x52y54 SB_BIG plane 10
00  // 89 x52y54 SB_BIG plane 11
00  // 90 x52y54 SB_BIG plane 11
00  // 91 x52y54 SB_DRIVE plane 12,11
00  // 92 x52y54 SB_BIG plane 12
00  // 93 x52y54 SB_BIG plane 12
00  // 94 x51y53 SB_SML plane 1
00  // 95 x51y53 SB_SML plane 2,1
00  // 96 x51y53 SB_SML plane 2
00  // 97 x51y53 SB_SML plane 3
00  // 98 x51y53 SB_SML plane 4,3
00  // 99 x51y53 SB_SML plane 4
00  // 100 x51y53 SB_SML plane 5
80  // 101 x51y53 SB_SML plane 6,5
21  // 102 x51y53 SB_SML plane 6
11  // 103 x51y53 SB_SML plane 7
00  // 104 x51y53 SB_SML plane 8,7
00  // 105 x51y53 SB_SML plane 8
86  // 106 x51y53 SB_SML plane 9
00  // 107 x51y53 SB_SML plane 10,9
00  // 108 x51y53 SB_SML plane 10
60  // 109 x51y53 SB_SML plane 11
77 // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x53y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DA7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1B // y_sel: 53
B5 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DAF
5E // Length: 94
66 // -- CRC low byte
83 // -- CRC high byte
00  //  0 x53y53 CPE[0]
00  //  1 x53y53 CPE[1]
00  //  2 x53y53 CPE[2]
00  //  3 x53y53 CPE[3]
00  //  4 x53y53 CPE[4]
00  //  5 x53y53 CPE[5]
00  //  6 x53y53 CPE[6]
00  //  7 x53y53 CPE[7]
00  //  8 x53y53 CPE[8]
00  //  9 x53y53 CPE[9]
00  // 10 x53y54 CPE[0]
00  // 11 x53y54 CPE[1]
00  // 12 x53y54 CPE[2]
00  // 13 x53y54 CPE[3]
00  // 14 x53y54 CPE[4]
00  // 15 x53y54 CPE[5]
00  // 16 x53y54 CPE[6]
00  // 17 x53y54 CPE[7]
00  // 18 x53y54 CPE[8]
00  // 19 x53y54 CPE[9]
00  // 20 x54y53 CPE[0]
00  // 21 x54y53 CPE[1]
00  // 22 x54y53 CPE[2]
00  // 23 x54y53 CPE[3]
00  // 24 x54y53 CPE[4]
00  // 25 x54y53 CPE[5]
00  // 26 x54y53 CPE[6]
00  // 27 x54y53 CPE[7]
00  // 28 x54y53 CPE[8]
00  // 29 x54y53 CPE[9]
00  // 30 x54y54 CPE[0]
00  // 31 x54y54 CPE[1]
00  // 32 x54y54 CPE[2]
00  // 33 x54y54 CPE[3]
00  // 34 x54y54 CPE[4]
00  // 35 x54y54 CPE[5]
00  // 36 x54y54 CPE[6]
00  // 37 x54y54 CPE[7]
00  // 38 x54y54 CPE[8]
00  // 39 x54y54 CPE[9]
00  // 40 x53y53 INMUX plane 2,1
10  // 41 x53y53 INMUX plane 4,3
08  // 42 x53y53 INMUX plane 6,5
01  // 43 x53y53 INMUX plane 8,7
00  // 44 x53y53 INMUX plane 10,9
00  // 45 x53y53 INMUX plane 12,11
00  // 46 x53y54 INMUX plane 2,1
00  // 47 x53y54 INMUX plane 4,3
00  // 48 x53y54 INMUX plane 6,5
00  // 49 x53y54 INMUX plane 8,7
00  // 50 x53y54 INMUX plane 10,9
00  // 51 x53y54 INMUX plane 12,11
00  // 52 x54y53 INMUX plane 2,1
00  // 53 x54y53 INMUX plane 4,3
00  // 54 x54y53 INMUX plane 6,5
01  // 55 x54y53 INMUX plane 8,7
00  // 56 x54y53 INMUX plane 10,9
00  // 57 x54y53 INMUX plane 12,11
00  // 58 x54y54 INMUX plane 2,1
00  // 59 x54y54 INMUX plane 4,3
00  // 60 x54y54 INMUX plane 6,5
00  // 61 x54y54 INMUX plane 8,7
00  // 62 x54y54 INMUX plane 10,9
00  // 63 x54y54 INMUX plane 12,11
00  // 64 x53y53 SB_BIG plane 1
00  // 65 x53y53 SB_BIG plane 1
00  // 66 x53y53 SB_DRIVE plane 2,1
00  // 67 x53y53 SB_BIG plane 2
00  // 68 x53y53 SB_BIG plane 2
00  // 69 x53y53 SB_BIG plane 3
00  // 70 x53y53 SB_BIG plane 3
00  // 71 x53y53 SB_DRIVE plane 4,3
00  // 72 x53y53 SB_BIG plane 4
00  // 73 x53y53 SB_BIG plane 4
00  // 74 x53y53 SB_BIG plane 5
00  // 75 x53y53 SB_BIG plane 5
00  // 76 x53y53 SB_DRIVE plane 6,5
00  // 77 x53y53 SB_BIG plane 6
00  // 78 x53y53 SB_BIG plane 6
00  // 79 x53y53 SB_BIG plane 7
00  // 80 x53y53 SB_BIG plane 7
00  // 81 x53y53 SB_DRIVE plane 8,7
00  // 82 x53y53 SB_BIG plane 8
00  // 83 x53y53 SB_BIG plane 8
00  // 84 x53y53 SB_BIG plane 9
00  // 85 x53y53 SB_BIG plane 9
00  // 86 x53y53 SB_DRIVE plane 10,9
00  // 87 x53y53 SB_BIG plane 10
00  // 88 x53y53 SB_BIG plane 10
00  // 89 x53y53 SB_BIG plane 11
00  // 90 x53y53 SB_BIG plane 11
00  // 91 x53y53 SB_DRIVE plane 12,11
C1  // 92 x53y53 SB_BIG plane 12
02  // 93 x53y53 SB_BIG plane 12
43 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x55y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E13     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
1B // y_sel: 53
BD // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E1B
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x55y53 CPE[0]
00  //  1 x55y53 CPE[1]
00  //  2 x55y53 CPE[2]
00  //  3 x55y53 CPE[3]
00  //  4 x55y53 CPE[4]
00  //  5 x55y53 CPE[5]
00  //  6 x55y53 CPE[6]
00  //  7 x55y53 CPE[7]
00  //  8 x55y53 CPE[8]
00  //  9 x55y53 CPE[9]
00  // 10 x55y54 CPE[0]
00  // 11 x55y54 CPE[1]
00  // 12 x55y54 CPE[2]
00  // 13 x55y54 CPE[3]
00  // 14 x55y54 CPE[4]
00  // 15 x55y54 CPE[5]
00  // 16 x55y54 CPE[6]
00  // 17 x55y54 CPE[7]
00  // 18 x55y54 CPE[8]
00  // 19 x55y54 CPE[9]
00  // 20 x56y53 CPE[0]
00  // 21 x56y53 CPE[1]
00  // 22 x56y53 CPE[2]
00  // 23 x56y53 CPE[3]
00  // 24 x56y53 CPE[4]
00  // 25 x56y53 CPE[5]
00  // 26 x56y53 CPE[6]
00  // 27 x56y53 CPE[7]
00  // 28 x56y53 CPE[8]
00  // 29 x56y53 CPE[9]
00  // 30 x56y54 CPE[0]
00  // 31 x56y54 CPE[1]
00  // 32 x56y54 CPE[2]
00  // 33 x56y54 CPE[3]
00  // 34 x56y54 CPE[4]
00  // 35 x56y54 CPE[5]
00  // 36 x56y54 CPE[6]
00  // 37 x56y54 CPE[7]
00  // 38 x56y54 CPE[8]
00  // 39 x56y54 CPE[9]
00  // 40 x55y53 INMUX plane 2,1
00  // 41 x55y53 INMUX plane 4,3
00  // 42 x55y53 INMUX plane 6,5
00  // 43 x55y53 INMUX plane 8,7
00  // 44 x55y53 INMUX plane 10,9
00  // 45 x55y53 INMUX plane 12,11
00  // 46 x55y54 INMUX plane 2,1
00  // 47 x55y54 INMUX plane 4,3
00  // 48 x55y54 INMUX plane 6,5
00  // 49 x55y54 INMUX plane 8,7
00  // 50 x55y54 INMUX plane 10,9
00  // 51 x55y54 INMUX plane 12,11
01  // 52 x56y53 INMUX plane 2,1
00  // 53 x56y53 INMUX plane 4,3
00  // 54 x56y53 INMUX plane 6,5
00  // 55 x56y53 INMUX plane 8,7
00  // 56 x56y53 INMUX plane 10,9
00  // 57 x56y53 INMUX plane 12,11
00  // 58 x56y54 INMUX plane 2,1
00  // 59 x56y54 INMUX plane 4,3
00  // 60 x56y54 INMUX plane 6,5
00  // 61 x56y54 INMUX plane 8,7
00  // 62 x56y54 INMUX plane 10,9
00  // 63 x56y54 INMUX plane 12,11
00  // 64 x56y54 SB_BIG plane 1
00  // 65 x56y54 SB_BIG plane 1
00  // 66 x56y54 SB_DRIVE plane 2,1
00  // 67 x56y54 SB_BIG plane 2
00  // 68 x56y54 SB_BIG plane 2
00  // 69 x56y54 SB_BIG plane 3
00  // 70 x56y54 SB_BIG plane 3
00  // 71 x56y54 SB_DRIVE plane 4,3
00  // 72 x56y54 SB_BIG plane 4
00  // 73 x56y54 SB_BIG plane 4
00  // 74 x56y54 SB_BIG plane 5
00  // 75 x56y54 SB_BIG plane 5
00  // 76 x56y54 SB_DRIVE plane 6,5
00  // 77 x56y54 SB_BIG plane 6
00  // 78 x56y54 SB_BIG plane 6
00  // 79 x56y54 SB_BIG plane 7
00  // 80 x56y54 SB_BIG plane 7
00  // 81 x56y54 SB_DRIVE plane 8,7
00  // 82 x56y54 SB_BIG plane 8
00  // 83 x56y54 SB_BIG plane 8
00  // 84 x56y54 SB_BIG plane 9
00  // 85 x56y54 SB_BIG plane 9
00  // 86 x56y54 SB_DRIVE plane 10,9
00  // 87 x56y54 SB_BIG plane 10
00  // 88 x56y54 SB_BIG plane 10
00  // 89 x56y54 SB_BIG plane 11
00  // 90 x56y54 SB_BIG plane 11
00  // 91 x56y54 SB_DRIVE plane 12,11
00  // 92 x56y54 SB_BIG plane 12
00  // 93 x56y54 SB_BIG plane 12
00  // 94 x55y53 SB_SML plane 1
00  // 95 x55y53 SB_SML plane 2,1
00  // 96 x55y53 SB_SML plane 2
00  // 97 x55y53 SB_SML plane 3
10  // 98 x55y53 SB_SML plane 4,3
0E  // 99 x55y53 SB_SML plane 4
E1 // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
79  // 84 x-1y55 SB_BIG plane 9
12  // 85 x-1y55 SB_BIG plane 9
01  // 86 x-1y55 SB_DRIVE plane 10,9
48  // 87 x-1y55 SB_BIG plane 10
12  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1C // y_sel: 55
EB // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F89
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y55 CPE[0]
00  //  1 x1y55 CPE[1]
00  //  2 x1y55 CPE[2]
00  //  3 x1y55 CPE[3]
00  //  4 x1y55 CPE[4]
00  //  5 x1y55 CPE[5]
00  //  6 x1y55 CPE[6]
00  //  7 x1y55 CPE[7]
00  //  8 x1y55 CPE[8]
00  //  9 x1y55 CPE[9]
00  // 10 x1y56 CPE[0]
00  // 11 x1y56 CPE[1]
00  // 12 x1y56 CPE[2]
00  // 13 x1y56 CPE[3]
00  // 14 x1y56 CPE[4]
00  // 15 x1y56 CPE[5]
00  // 16 x1y56 CPE[6]
00  // 17 x1y56 CPE[7]
00  // 18 x1y56 CPE[8]
00  // 19 x1y56 CPE[9]
00  // 20 x2y55 CPE[0]
00  // 21 x2y55 CPE[1]
00  // 22 x2y55 CPE[2]
00  // 23 x2y55 CPE[3]
00  // 24 x2y55 CPE[4]
00  // 25 x2y55 CPE[5]
00  // 26 x2y55 CPE[6]
00  // 27 x2y55 CPE[7]
00  // 28 x2y55 CPE[8]
00  // 29 x2y55 CPE[9]
00  // 30 x2y56 CPE[0]
00  // 31 x2y56 CPE[1]
00  // 32 x2y56 CPE[2]
00  // 33 x2y56 CPE[3]
00  // 34 x2y56 CPE[4]
00  // 35 x2y56 CPE[5]
00  // 36 x2y56 CPE[6]
00  // 37 x2y56 CPE[7]
00  // 38 x2y56 CPE[8]
00  // 39 x2y56 CPE[9]
00  // 40 x1y55 INMUX plane 2,1
00  // 41 x1y55 INMUX plane 4,3
00  // 42 x1y55 INMUX plane 6,5
00  // 43 x1y55 INMUX plane 8,7
01  // 44 x1y55 INMUX plane 10,9
00  // 45 x1y55 INMUX plane 12,11
00  // 46 x1y56 INMUX plane 2,1
00  // 47 x1y56 INMUX plane 4,3
00  // 48 x1y56 INMUX plane 6,5
00  // 49 x1y56 INMUX plane 8,7
00  // 50 x1y56 INMUX plane 10,9
00  // 51 x1y56 INMUX plane 12,11
00  // 52 x2y55 INMUX plane 2,1
00  // 53 x2y55 INMUX plane 4,3
00  // 54 x2y55 INMUX plane 6,5
00  // 55 x2y55 INMUX plane 8,7
00  // 56 x2y55 INMUX plane 10,9
00  // 57 x2y55 INMUX plane 12,11
00  // 58 x2y56 INMUX plane 2,1
00  // 59 x2y56 INMUX plane 4,3
00  // 60 x2y56 INMUX plane 6,5
00  // 61 x2y56 INMUX plane 8,7
00  // 62 x2y56 INMUX plane 10,9
00  // 63 x2y56 INMUX plane 12,11
00  // 64 x2y56 SB_BIG plane 1
00  // 65 x2y56 SB_BIG plane 1
00  // 66 x2y56 SB_DRIVE plane 2,1
00  // 67 x2y56 SB_BIG plane 2
00  // 68 x2y56 SB_BIG plane 2
00  // 69 x2y56 SB_BIG plane 3
00  // 70 x2y56 SB_BIG plane 3
00  // 71 x2y56 SB_DRIVE plane 4,3
00  // 72 x2y56 SB_BIG plane 4
00  // 73 x2y56 SB_BIG plane 4
00  // 74 x2y56 SB_BIG plane 5
00  // 75 x2y56 SB_BIG plane 5
00  // 76 x2y56 SB_DRIVE plane 6,5
00  // 77 x2y56 SB_BIG plane 6
00  // 78 x2y56 SB_BIG plane 6
00  // 79 x2y56 SB_BIG plane 7
00  // 80 x2y56 SB_BIG plane 7
00  // 81 x2y56 SB_DRIVE plane 8,7
00  // 82 x2y56 SB_BIG plane 8
00  // 83 x2y56 SB_BIG plane 8
39  // 84 x2y56 SB_BIG plane 9
B4 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x3y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7FE4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1C // y_sel: 55
83 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7FEC
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y55 CPE[0]
00  //  1 x3y55 CPE[1]
00  //  2 x3y55 CPE[2]
00  //  3 x3y55 CPE[3]
00  //  4 x3y55 CPE[4]
00  //  5 x3y55 CPE[5]
00  //  6 x3y55 CPE[6]
00  //  7 x3y55 CPE[7]
00  //  8 x3y55 CPE[8]
00  //  9 x3y55 CPE[9]
00  // 10 x3y56 CPE[0]
00  // 11 x3y56 CPE[1]
00  // 12 x3y56 CPE[2]
00  // 13 x3y56 CPE[3]
00  // 14 x3y56 CPE[4]
00  // 15 x3y56 CPE[5]
00  // 16 x3y56 CPE[6]
00  // 17 x3y56 CPE[7]
00  // 18 x3y56 CPE[8]
00  // 19 x3y56 CPE[9]
00  // 20 x4y55 CPE[0]
00  // 21 x4y55 CPE[1]
00  // 22 x4y55 CPE[2]
00  // 23 x4y55 CPE[3]
00  // 24 x4y55 CPE[4]
00  // 25 x4y55 CPE[5]
00  // 26 x4y55 CPE[6]
00  // 27 x4y55 CPE[7]
00  // 28 x4y55 CPE[8]
00  // 29 x4y55 CPE[9]
00  // 30 x4y56 CPE[0]
00  // 31 x4y56 CPE[1]
00  // 32 x4y56 CPE[2]
00  // 33 x4y56 CPE[3]
00  // 34 x4y56 CPE[4]
00  // 35 x4y56 CPE[5]
00  // 36 x4y56 CPE[6]
00  // 37 x4y56 CPE[7]
00  // 38 x4y56 CPE[8]
00  // 39 x4y56 CPE[9]
00  // 40 x3y55 INMUX plane 2,1
00  // 41 x3y55 INMUX plane 4,3
00  // 42 x3y55 INMUX plane 6,5
00  // 43 x3y55 INMUX plane 8,7
00  // 44 x3y55 INMUX plane 10,9
00  // 45 x3y55 INMUX plane 12,11
00  // 46 x3y56 INMUX plane 2,1
00  // 47 x3y56 INMUX plane 4,3
00  // 48 x3y56 INMUX plane 6,5
00  // 49 x3y56 INMUX plane 8,7
01  // 50 x3y56 INMUX plane 10,9
00  // 51 x3y56 INMUX plane 12,11
00  // 52 x4y55 INMUX plane 2,1
00  // 53 x4y55 INMUX plane 4,3
00  // 54 x4y55 INMUX plane 6,5
00  // 55 x4y55 INMUX plane 8,7
00  // 56 x4y55 INMUX plane 10,9
00  // 57 x4y55 INMUX plane 12,11
00  // 58 x4y56 INMUX plane 2,1
00  // 59 x4y56 INMUX plane 4,3
00  // 60 x4y56 INMUX plane 6,5
00  // 61 x4y56 INMUX plane 8,7
01  // 62 x4y56 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x5y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8031     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1C // y_sel: 55
5B // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8039
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y55 CPE[0]
00  //  1 x5y55 CPE[1]
00  //  2 x5y55 CPE[2]
00  //  3 x5y55 CPE[3]
00  //  4 x5y55 CPE[4]
00  //  5 x5y55 CPE[5]
00  //  6 x5y55 CPE[6]
00  //  7 x5y55 CPE[7]
00  //  8 x5y55 CPE[8]
00  //  9 x5y55 CPE[9]
00  // 10 x5y56 CPE[0]
00  // 11 x5y56 CPE[1]
00  // 12 x5y56 CPE[2]
00  // 13 x5y56 CPE[3]
00  // 14 x5y56 CPE[4]
00  // 15 x5y56 CPE[5]
00  // 16 x5y56 CPE[6]
00  // 17 x5y56 CPE[7]
00  // 18 x5y56 CPE[8]
00  // 19 x5y56 CPE[9]
00  // 20 x6y55 CPE[0]
00  // 21 x6y55 CPE[1]
00  // 22 x6y55 CPE[2]
00  // 23 x6y55 CPE[3]
00  // 24 x6y55 CPE[4]
00  // 25 x6y55 CPE[5]
00  // 26 x6y55 CPE[6]
00  // 27 x6y55 CPE[7]
00  // 28 x6y55 CPE[8]
00  // 29 x6y55 CPE[9]
00  // 30 x6y56 CPE[0]
00  // 31 x6y56 CPE[1]
00  // 32 x6y56 CPE[2]
00  // 33 x6y56 CPE[3]
00  // 34 x6y56 CPE[4]
00  // 35 x6y56 CPE[5]
00  // 36 x6y56 CPE[6]
00  // 37 x6y56 CPE[7]
00  // 38 x6y56 CPE[8]
00  // 39 x6y56 CPE[9]
00  // 40 x5y55 INMUX plane 2,1
00  // 41 x5y55 INMUX plane 4,3
00  // 42 x5y55 INMUX plane 6,5
00  // 43 x5y55 INMUX plane 8,7
00  // 44 x5y55 INMUX plane 10,9
00  // 45 x5y55 INMUX plane 12,11
00  // 46 x5y56 INMUX plane 2,1
00  // 47 x5y56 INMUX plane 4,3
00  // 48 x5y56 INMUX plane 6,5
00  // 49 x5y56 INMUX plane 8,7
00  // 50 x5y56 INMUX plane 10,9
00  // 51 x5y56 INMUX plane 12,11
00  // 52 x6y55 INMUX plane 2,1
00  // 53 x6y55 INMUX plane 4,3
00  // 54 x6y55 INMUX plane 6,5
00  // 55 x6y55 INMUX plane 8,7
00  // 56 x6y55 INMUX plane 10,9
00  // 57 x6y55 INMUX plane 12,11
00  // 58 x6y56 INMUX plane 2,1
00  // 59 x6y56 INMUX plane 4,3
00  // 60 x6y56 INMUX plane 6,5
00  // 61 x6y56 INMUX plane 8,7
00  // 62 x6y56 INMUX plane 10,9
00  // 63 x6y56 INMUX plane 12,11
00  // 64 x6y56 SB_BIG plane 1
00  // 65 x6y56 SB_BIG plane 1
00  // 66 x6y56 SB_DRIVE plane 2,1
00  // 67 x6y56 SB_BIG plane 2
00  // 68 x6y56 SB_BIG plane 2
00  // 69 x6y56 SB_BIG plane 3
00  // 70 x6y56 SB_BIG plane 3
00  // 71 x6y56 SB_DRIVE plane 4,3
00  // 72 x6y56 SB_BIG plane 4
00  // 73 x6y56 SB_BIG plane 4
00  // 74 x6y56 SB_BIG plane 5
00  // 75 x6y56 SB_BIG plane 5
00  // 76 x6y56 SB_DRIVE plane 6,5
00  // 77 x6y56 SB_BIG plane 6
00  // 78 x6y56 SB_BIG plane 6
00  // 79 x6y56 SB_BIG plane 7
00  // 80 x6y56 SB_BIG plane 7
00  // 81 x6y56 SB_DRIVE plane 8,7
00  // 82 x6y56 SB_BIG plane 8
00  // 83 x6y56 SB_BIG plane 8
00  // 84 x6y56 SB_BIG plane 9
00  // 85 x6y56 SB_BIG plane 9
04  // 86 x6y56 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x15y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8096     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1C // y_sel: 55
F3 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 809E
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y55 CPE[0]
00  //  1 x15y55 CPE[1]
00  //  2 x15y55 CPE[2]
00  //  3 x15y55 CPE[3]
00  //  4 x15y55 CPE[4]
00  //  5 x15y55 CPE[5]
00  //  6 x15y55 CPE[6]
00  //  7 x15y55 CPE[7]
00  //  8 x15y55 CPE[8]
00  //  9 x15y55 CPE[9]
00  // 10 x15y56 CPE[0]
00  // 11 x15y56 CPE[1]
00  // 12 x15y56 CPE[2]
00  // 13 x15y56 CPE[3]
00  // 14 x15y56 CPE[4]
00  // 15 x15y56 CPE[5]
00  // 16 x15y56 CPE[6]
00  // 17 x15y56 CPE[7]
00  // 18 x15y56 CPE[8]
00  // 19 x15y56 CPE[9]
00  // 20 x16y55 CPE[0]
00  // 21 x16y55 CPE[1]
00  // 22 x16y55 CPE[2]
00  // 23 x16y55 CPE[3]
00  // 24 x16y55 CPE[4]
00  // 25 x16y55 CPE[5]
00  // 26 x16y55 CPE[6]
00  // 27 x16y55 CPE[7]
00  // 28 x16y55 CPE[8]
00  // 29 x16y55 CPE[9]
00  // 30 x16y56 CPE[0]
00  // 31 x16y56 CPE[1]
00  // 32 x16y56 CPE[2]
00  // 33 x16y56 CPE[3]
00  // 34 x16y56 CPE[4]
00  // 35 x16y56 CPE[5]
00  // 36 x16y56 CPE[6]
00  // 37 x16y56 CPE[7]
00  // 38 x16y56 CPE[8]
00  // 39 x16y56 CPE[9]
00  // 40 x15y55 INMUX plane 2,1
00  // 41 x15y55 INMUX plane 4,3
00  // 42 x15y55 INMUX plane 6,5
00  // 43 x15y55 INMUX plane 8,7
00  // 44 x15y55 INMUX plane 10,9
00  // 45 x15y55 INMUX plane 12,11
00  // 46 x15y56 INMUX plane 2,1
00  // 47 x15y56 INMUX plane 4,3
00  // 48 x15y56 INMUX plane 6,5
00  // 49 x15y56 INMUX plane 8,7
00  // 50 x15y56 INMUX plane 10,9
00  // 51 x15y56 INMUX plane 12,11
00  // 52 x16y55 INMUX plane 2,1
00  // 53 x16y55 INMUX plane 4,3
00  // 54 x16y55 INMUX plane 6,5
00  // 55 x16y55 INMUX plane 8,7
01  // 56 x16y55 INMUX plane 10,9
00  // 57 x16y55 INMUX plane 12,11
00  // 58 x16y56 INMUX plane 2,1
00  // 59 x16y56 INMUX plane 4,3
00  // 60 x16y56 INMUX plane 6,5
00  // 61 x16y56 INMUX plane 8,7
00  // 62 x16y56 INMUX plane 10,9
00  // 63 x16y56 INMUX plane 12,11
00  // 64 x15y55 SB_BIG plane 1
00  // 65 x15y55 SB_BIG plane 1
00  // 66 x15y55 SB_DRIVE plane 2,1
00  // 67 x15y55 SB_BIG plane 2
00  // 68 x15y55 SB_BIG plane 2
00  // 69 x15y55 SB_BIG plane 3
00  // 70 x15y55 SB_BIG plane 3
00  // 71 x15y55 SB_DRIVE plane 4,3
00  // 72 x15y55 SB_BIG plane 4
00  // 73 x15y55 SB_BIG plane 4
00  // 74 x15y55 SB_BIG plane 5
00  // 75 x15y55 SB_BIG plane 5
00  // 76 x15y55 SB_DRIVE plane 6,5
00  // 77 x15y55 SB_BIG plane 6
00  // 78 x15y55 SB_BIG plane 6
00  // 79 x15y55 SB_BIG plane 7
00  // 80 x15y55 SB_BIG plane 7
00  // 81 x15y55 SB_DRIVE plane 8,7
00  // 82 x15y55 SB_BIG plane 8
00  // 83 x15y55 SB_BIG plane 8
31  // 84 x15y55 SB_BIG plane 9
00  // 85 x15y55 SB_BIG plane 9
01  // 86 x15y55 SB_DRIVE plane 10,9
79 // -- CRC low byte
9A // -- CRC high byte


// Config Latches on x17y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 80FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1C // y_sel: 55
2B // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8103
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y55 CPE[0]
00  //  1 x17y55 CPE[1]
00  //  2 x17y55 CPE[2]
00  //  3 x17y55 CPE[3]
00  //  4 x17y55 CPE[4]
00  //  5 x17y55 CPE[5]
00  //  6 x17y55 CPE[6]
00  //  7 x17y55 CPE[7]
00  //  8 x17y55 CPE[8]
00  //  9 x17y55 CPE[9]
00  // 10 x17y56 CPE[0]
00  // 11 x17y56 CPE[1]
00  // 12 x17y56 CPE[2]
00  // 13 x17y56 CPE[3]
00  // 14 x17y56 CPE[4]
00  // 15 x17y56 CPE[5]
00  // 16 x17y56 CPE[6]
00  // 17 x17y56 CPE[7]
00  // 18 x17y56 CPE[8]
00  // 19 x17y56 CPE[9]
00  // 20 x18y55 CPE[0]
00  // 21 x18y55 CPE[1]
00  // 22 x18y55 CPE[2]
00  // 23 x18y55 CPE[3]
00  // 24 x18y55 CPE[4]
00  // 25 x18y55 CPE[5]
00  // 26 x18y55 CPE[6]
00  // 27 x18y55 CPE[7]
00  // 28 x18y55 CPE[8]
00  // 29 x18y55 CPE[9]
00  // 30 x18y56 CPE[0]
00  // 31 x18y56 CPE[1]
00  // 32 x18y56 CPE[2]
00  // 33 x18y56 CPE[3]
00  // 34 x18y56 CPE[4]
00  // 35 x18y56 CPE[5]
00  // 36 x18y56 CPE[6]
00  // 37 x18y56 CPE[7]
00  // 38 x18y56 CPE[8]
00  // 39 x18y56 CPE[9]
00  // 40 x17y55 INMUX plane 2,1
00  // 41 x17y55 INMUX plane 4,3
00  // 42 x17y55 INMUX plane 6,5
00  // 43 x17y55 INMUX plane 8,7
01  // 44 x17y55 INMUX plane 10,9
00  // 45 x17y55 INMUX plane 12,11
00  // 46 x17y56 INMUX plane 2,1
00  // 47 x17y56 INMUX plane 4,3
00  // 48 x17y56 INMUX plane 6,5
00  // 49 x17y56 INMUX plane 8,7
00  // 50 x17y56 INMUX plane 10,9
00  // 51 x17y56 INMUX plane 12,11
00  // 52 x18y55 INMUX plane 2,1
00  // 53 x18y55 INMUX plane 4,3
00  // 54 x18y55 INMUX plane 6,5
00  // 55 x18y55 INMUX plane 8,7
00  // 56 x18y55 INMUX plane 10,9
00  // 57 x18y55 INMUX plane 12,11
00  // 58 x18y56 INMUX plane 2,1
00  // 59 x18y56 INMUX plane 4,3
00  // 60 x18y56 INMUX plane 6,5
00  // 61 x18y56 INMUX plane 8,7
00  // 62 x18y56 INMUX plane 10,9
00  // 63 x18y56 INMUX plane 12,11
00  // 64 x18y56 SB_BIG plane 1
00  // 65 x18y56 SB_BIG plane 1
00  // 66 x18y56 SB_DRIVE plane 2,1
00  // 67 x18y56 SB_BIG plane 2
00  // 68 x18y56 SB_BIG plane 2
00  // 69 x18y56 SB_BIG plane 3
00  // 70 x18y56 SB_BIG plane 3
00  // 71 x18y56 SB_DRIVE plane 4,3
00  // 72 x18y56 SB_BIG plane 4
00  // 73 x18y56 SB_BIG plane 4
00  // 74 x18y56 SB_BIG plane 5
00  // 75 x18y56 SB_BIG plane 5
00  // 76 x18y56 SB_DRIVE plane 6,5
00  // 77 x18y56 SB_BIG plane 6
00  // 78 x18y56 SB_BIG plane 6
00  // 79 x18y56 SB_BIG plane 7
00  // 80 x18y56 SB_BIG plane 7
00  // 81 x18y56 SB_DRIVE plane 8,7
00  // 82 x18y56 SB_BIG plane 8
00  // 83 x18y56 SB_BIG plane 8
31  // 84 x18y56 SB_BIG plane 9
FC // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x19y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 815E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1C // y_sel: 55
43 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8166
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x19y55 CPE[0]
00  //  1 x19y55 CPE[1]
00  //  2 x19y55 CPE[2]
00  //  3 x19y55 CPE[3]
00  //  4 x19y55 CPE[4]
00  //  5 x19y55 CPE[5]
00  //  6 x19y55 CPE[6]
00  //  7 x19y55 CPE[7]
00  //  8 x19y55 CPE[8]
00  //  9 x19y55 CPE[9]
00  // 10 x19y56 CPE[0]
00  // 11 x19y56 CPE[1]
00  // 12 x19y56 CPE[2]
00  // 13 x19y56 CPE[3]
00  // 14 x19y56 CPE[4]
00  // 15 x19y56 CPE[5]
00  // 16 x19y56 CPE[6]
00  // 17 x19y56 CPE[7]
00  // 18 x19y56 CPE[8]
00  // 19 x19y56 CPE[9]
00  // 20 x20y55 CPE[0]
00  // 21 x20y55 CPE[1]
00  // 22 x20y55 CPE[2]
00  // 23 x20y55 CPE[3]
00  // 24 x20y55 CPE[4]
00  // 25 x20y55 CPE[5]
00  // 26 x20y55 CPE[6]
00  // 27 x20y55 CPE[7]
00  // 28 x20y55 CPE[8]
00  // 29 x20y55 CPE[9]
00  // 30 x20y56 CPE[0]
00  // 31 x20y56 CPE[1]
00  // 32 x20y56 CPE[2]
00  // 33 x20y56 CPE[3]
00  // 34 x20y56 CPE[4]
00  // 35 x20y56 CPE[5]
00  // 36 x20y56 CPE[6]
00  // 37 x20y56 CPE[7]
00  // 38 x20y56 CPE[8]
00  // 39 x20y56 CPE[9]
00  // 40 x19y55 INMUX plane 2,1
00  // 41 x19y55 INMUX plane 4,3
00  // 42 x19y55 INMUX plane 6,5
00  // 43 x19y55 INMUX plane 8,7
00  // 44 x19y55 INMUX plane 10,9
00  // 45 x19y55 INMUX plane 12,11
00  // 46 x19y56 INMUX plane 2,1
00  // 47 x19y56 INMUX plane 4,3
00  // 48 x19y56 INMUX plane 6,5
00  // 49 x19y56 INMUX plane 8,7
01  // 50 x19y56 INMUX plane 10,9
00  // 51 x19y56 INMUX plane 12,11
00  // 52 x20y55 INMUX plane 2,1
00  // 53 x20y55 INMUX plane 4,3
00  // 54 x20y55 INMUX plane 6,5
00  // 55 x20y55 INMUX plane 8,7
00  // 56 x20y55 INMUX plane 10,9
00  // 57 x20y55 INMUX plane 12,11
00  // 58 x20y56 INMUX plane 2,1
00  // 59 x20y56 INMUX plane 4,3
00  // 60 x20y56 INMUX plane 6,5
00  // 61 x20y56 INMUX plane 8,7
01  // 62 x20y56 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x21y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 81AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1C // y_sel: 55
9B // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 81B3
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y55 CPE[0]
00  //  1 x21y55 CPE[1]
00  //  2 x21y55 CPE[2]
00  //  3 x21y55 CPE[3]
00  //  4 x21y55 CPE[4]
00  //  5 x21y55 CPE[5]
00  //  6 x21y55 CPE[6]
00  //  7 x21y55 CPE[7]
00  //  8 x21y55 CPE[8]
00  //  9 x21y55 CPE[9]
00  // 10 x21y56 CPE[0]
00  // 11 x21y56 CPE[1]
00  // 12 x21y56 CPE[2]
00  // 13 x21y56 CPE[3]
00  // 14 x21y56 CPE[4]
00  // 15 x21y56 CPE[5]
00  // 16 x21y56 CPE[6]
00  // 17 x21y56 CPE[7]
00  // 18 x21y56 CPE[8]
00  // 19 x21y56 CPE[9]
00  // 20 x22y55 CPE[0]
00  // 21 x22y55 CPE[1]
00  // 22 x22y55 CPE[2]
00  // 23 x22y55 CPE[3]
00  // 24 x22y55 CPE[4]
00  // 25 x22y55 CPE[5]
00  // 26 x22y55 CPE[6]
00  // 27 x22y55 CPE[7]
00  // 28 x22y55 CPE[8]
00  // 29 x22y55 CPE[9]
00  // 30 x22y56 CPE[0]
00  // 31 x22y56 CPE[1]
00  // 32 x22y56 CPE[2]
00  // 33 x22y56 CPE[3]
00  // 34 x22y56 CPE[4]
00  // 35 x22y56 CPE[5]
00  // 36 x22y56 CPE[6]
00  // 37 x22y56 CPE[7]
00  // 38 x22y56 CPE[8]
00  // 39 x22y56 CPE[9]
00  // 40 x21y55 INMUX plane 2,1
00  // 41 x21y55 INMUX plane 4,3
00  // 42 x21y55 INMUX plane 6,5
00  // 43 x21y55 INMUX plane 8,7
00  // 44 x21y55 INMUX plane 10,9
00  // 45 x21y55 INMUX plane 12,11
00  // 46 x21y56 INMUX plane 2,1
00  // 47 x21y56 INMUX plane 4,3
00  // 48 x21y56 INMUX plane 6,5
00  // 49 x21y56 INMUX plane 8,7
00  // 50 x21y56 INMUX plane 10,9
00  // 51 x21y56 INMUX plane 12,11
00  // 52 x22y55 INMUX plane 2,1
00  // 53 x22y55 INMUX plane 4,3
00  // 54 x22y55 INMUX plane 6,5
00  // 55 x22y55 INMUX plane 8,7
00  // 56 x22y55 INMUX plane 10,9
00  // 57 x22y55 INMUX plane 12,11
00  // 58 x22y56 INMUX plane 2,1
00  // 59 x22y56 INMUX plane 4,3
00  // 60 x22y56 INMUX plane 6,5
00  // 61 x22y56 INMUX plane 8,7
00  // 62 x22y56 INMUX plane 10,9
00  // 63 x22y56 INMUX plane 12,11
00  // 64 x22y56 SB_BIG plane 1
00  // 65 x22y56 SB_BIG plane 1
00  // 66 x22y56 SB_DRIVE plane 2,1
00  // 67 x22y56 SB_BIG plane 2
00  // 68 x22y56 SB_BIG plane 2
00  // 69 x22y56 SB_BIG plane 3
00  // 70 x22y56 SB_BIG plane 3
00  // 71 x22y56 SB_DRIVE plane 4,3
00  // 72 x22y56 SB_BIG plane 4
00  // 73 x22y56 SB_BIG plane 4
00  // 74 x22y56 SB_BIG plane 5
00  // 75 x22y56 SB_BIG plane 5
00  // 76 x22y56 SB_DRIVE plane 6,5
00  // 77 x22y56 SB_BIG plane 6
00  // 78 x22y56 SB_BIG plane 6
00  // 79 x22y56 SB_BIG plane 7
00  // 80 x22y56 SB_BIG plane 7
00  // 81 x22y56 SB_DRIVE plane 8,7
00  // 82 x22y56 SB_BIG plane 8
00  // 83 x22y56 SB_BIG plane 8
00  // 84 x22y56 SB_BIG plane 9
00  // 85 x22y56 SB_BIG plane 9
04  // 86 x22y56 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x31y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8210     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1C // y_sel: 55
A2 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8218
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x31y55 CPE[0]
00  //  1 x31y55 CPE[1]
00  //  2 x31y55 CPE[2]
00  //  3 x31y55 CPE[3]
00  //  4 x31y55 CPE[4]
00  //  5 x31y55 CPE[5]
00  //  6 x31y55 CPE[6]
00  //  7 x31y55 CPE[7]
00  //  8 x31y55 CPE[8]
00  //  9 x31y55 CPE[9]
00  // 10 x31y56 CPE[0]
00  // 11 x31y56 CPE[1]
00  // 12 x31y56 CPE[2]
00  // 13 x31y56 CPE[3]
00  // 14 x31y56 CPE[4]
00  // 15 x31y56 CPE[5]
00  // 16 x31y56 CPE[6]
00  // 17 x31y56 CPE[7]
00  // 18 x31y56 CPE[8]
00  // 19 x31y56 CPE[9]
00  // 20 x32y55 CPE[0]
00  // 21 x32y55 CPE[1]
00  // 22 x32y55 CPE[2]
00  // 23 x32y55 CPE[3]
00  // 24 x32y55 CPE[4]
00  // 25 x32y55 CPE[5]
00  // 26 x32y55 CPE[6]
00  // 27 x32y55 CPE[7]
00  // 28 x32y55 CPE[8]
00  // 29 x32y55 CPE[9]
00  // 30 x32y56 CPE[0]
00  // 31 x32y56 CPE[1]
00  // 32 x32y56 CPE[2]
00  // 33 x32y56 CPE[3]
00  // 34 x32y56 CPE[4]
00  // 35 x32y56 CPE[5]
00  // 36 x32y56 CPE[6]
00  // 37 x32y56 CPE[7]
00  // 38 x32y56 CPE[8]
00  // 39 x32y56 CPE[9]
00  // 40 x31y55 INMUX plane 2,1
00  // 41 x31y55 INMUX plane 4,3
00  // 42 x31y55 INMUX plane 6,5
00  // 43 x31y55 INMUX plane 8,7
00  // 44 x31y55 INMUX plane 10,9
00  // 45 x31y55 INMUX plane 12,11
00  // 46 x31y56 INMUX plane 2,1
00  // 47 x31y56 INMUX plane 4,3
00  // 48 x31y56 INMUX plane 6,5
00  // 49 x31y56 INMUX plane 8,7
00  // 50 x31y56 INMUX plane 10,9
00  // 51 x31y56 INMUX plane 12,11
00  // 52 x32y55 INMUX plane 2,1
00  // 53 x32y55 INMUX plane 4,3
00  // 54 x32y55 INMUX plane 6,5
00  // 55 x32y55 INMUX plane 8,7
01  // 56 x32y55 INMUX plane 10,9
00  // 57 x32y55 INMUX plane 12,11
00  // 58 x32y56 INMUX plane 2,1
00  // 59 x32y56 INMUX plane 4,3
00  // 60 x32y56 INMUX plane 6,5
00  // 61 x32y56 INMUX plane 8,7
00  // 62 x32y56 INMUX plane 10,9
00  // 63 x32y56 INMUX plane 12,11
00  // 64 x31y55 SB_BIG plane 1
00  // 65 x31y55 SB_BIG plane 1
00  // 66 x31y55 SB_DRIVE plane 2,1
00  // 67 x31y55 SB_BIG plane 2
00  // 68 x31y55 SB_BIG plane 2
00  // 69 x31y55 SB_BIG plane 3
00  // 70 x31y55 SB_BIG plane 3
00  // 71 x31y55 SB_DRIVE plane 4,3
00  // 72 x31y55 SB_BIG plane 4
00  // 73 x31y55 SB_BIG plane 4
00  // 74 x31y55 SB_BIG plane 5
00  // 75 x31y55 SB_BIG plane 5
00  // 76 x31y55 SB_DRIVE plane 6,5
00  // 77 x31y55 SB_BIG plane 6
00  // 78 x31y55 SB_BIG plane 6
00  // 79 x31y55 SB_BIG plane 7
00  // 80 x31y55 SB_BIG plane 7
00  // 81 x31y55 SB_DRIVE plane 8,7
00  // 82 x31y55 SB_BIG plane 8
00  // 83 x31y55 SB_BIG plane 8
31  // 84 x31y55 SB_BIG plane 9
00  // 85 x31y55 SB_BIG plane 9
01  // 86 x31y55 SB_DRIVE plane 10,9
79 // -- CRC low byte
9A // -- CRC high byte


// Config Latches on x33y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8275     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1C // y_sel: 55
7A // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 827D
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x33y55 CPE[0]
00  //  1 x33y55 CPE[1]
00  //  2 x33y55 CPE[2]
00  //  3 x33y55 CPE[3]
00  //  4 x33y55 CPE[4]
00  //  5 x33y55 CPE[5]
00  //  6 x33y55 CPE[6]
00  //  7 x33y55 CPE[7]
00  //  8 x33y55 CPE[8]
00  //  9 x33y55 CPE[9]
00  // 10 x33y56 CPE[0]
00  // 11 x33y56 CPE[1]
00  // 12 x33y56 CPE[2]
00  // 13 x33y56 CPE[3]
00  // 14 x33y56 CPE[4]
00  // 15 x33y56 CPE[5]
00  // 16 x33y56 CPE[6]
00  // 17 x33y56 CPE[7]
00  // 18 x33y56 CPE[8]
00  // 19 x33y56 CPE[9]
00  // 20 x34y55 CPE[0]
00  // 21 x34y55 CPE[1]
00  // 22 x34y55 CPE[2]
00  // 23 x34y55 CPE[3]
00  // 24 x34y55 CPE[4]
00  // 25 x34y55 CPE[5]
00  // 26 x34y55 CPE[6]
00  // 27 x34y55 CPE[7]
00  // 28 x34y55 CPE[8]
00  // 29 x34y55 CPE[9]
00  // 30 x34y56 CPE[0]
00  // 31 x34y56 CPE[1]
00  // 32 x34y56 CPE[2]
00  // 33 x34y56 CPE[3]
00  // 34 x34y56 CPE[4]
00  // 35 x34y56 CPE[5]
00  // 36 x34y56 CPE[6]
00  // 37 x34y56 CPE[7]
00  // 38 x34y56 CPE[8]
00  // 39 x34y56 CPE[9]
00  // 40 x33y55 INMUX plane 2,1
00  // 41 x33y55 INMUX plane 4,3
00  // 42 x33y55 INMUX plane 6,5
00  // 43 x33y55 INMUX plane 8,7
01  // 44 x33y55 INMUX plane 10,9
00  // 45 x33y55 INMUX plane 12,11
00  // 46 x33y56 INMUX plane 2,1
00  // 47 x33y56 INMUX plane 4,3
00  // 48 x33y56 INMUX plane 6,5
00  // 49 x33y56 INMUX plane 8,7
00  // 50 x33y56 INMUX plane 10,9
00  // 51 x33y56 INMUX plane 12,11
00  // 52 x34y55 INMUX plane 2,1
00  // 53 x34y55 INMUX plane 4,3
00  // 54 x34y55 INMUX plane 6,5
00  // 55 x34y55 INMUX plane 8,7
00  // 56 x34y55 INMUX plane 10,9
00  // 57 x34y55 INMUX plane 12,11
00  // 58 x34y56 INMUX plane 2,1
00  // 59 x34y56 INMUX plane 4,3
00  // 60 x34y56 INMUX plane 6,5
00  // 61 x34y56 INMUX plane 8,7
00  // 62 x34y56 INMUX plane 10,9
00  // 63 x34y56 INMUX plane 12,11
00  // 64 x34y56 SB_BIG plane 1
00  // 65 x34y56 SB_BIG plane 1
00  // 66 x34y56 SB_DRIVE plane 2,1
00  // 67 x34y56 SB_BIG plane 2
00  // 68 x34y56 SB_BIG plane 2
00  // 69 x34y56 SB_BIG plane 3
00  // 70 x34y56 SB_BIG plane 3
00  // 71 x34y56 SB_DRIVE plane 4,3
00  // 72 x34y56 SB_BIG plane 4
00  // 73 x34y56 SB_BIG plane 4
00  // 74 x34y56 SB_BIG plane 5
00  // 75 x34y56 SB_BIG plane 5
00  // 76 x34y56 SB_DRIVE plane 6,5
00  // 77 x34y56 SB_BIG plane 6
00  // 78 x34y56 SB_BIG plane 6
00  // 79 x34y56 SB_BIG plane 7
00  // 80 x34y56 SB_BIG plane 7
00  // 81 x34y56 SB_DRIVE plane 8,7
00  // 82 x34y56 SB_BIG plane 8
00  // 83 x34y56 SB_BIG plane 8
31  // 84 x34y56 SB_BIG plane 9
FC // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x35y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 82D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1C // y_sel: 55
12 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 82E0
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x35y55 CPE[0]
00  //  1 x35y55 CPE[1]
00  //  2 x35y55 CPE[2]
00  //  3 x35y55 CPE[3]
00  //  4 x35y55 CPE[4]
00  //  5 x35y55 CPE[5]
00  //  6 x35y55 CPE[6]
00  //  7 x35y55 CPE[7]
00  //  8 x35y55 CPE[8]
00  //  9 x35y55 CPE[9]
00  // 10 x35y56 CPE[0]
00  // 11 x35y56 CPE[1]
00  // 12 x35y56 CPE[2]
00  // 13 x35y56 CPE[3]
00  // 14 x35y56 CPE[4]
00  // 15 x35y56 CPE[5]
00  // 16 x35y56 CPE[6]
00  // 17 x35y56 CPE[7]
00  // 18 x35y56 CPE[8]
00  // 19 x35y56 CPE[9]
00  // 20 x36y55 CPE[0]
00  // 21 x36y55 CPE[1]
00  // 22 x36y55 CPE[2]
00  // 23 x36y55 CPE[3]
00  // 24 x36y55 CPE[4]
00  // 25 x36y55 CPE[5]
00  // 26 x36y55 CPE[6]
00  // 27 x36y55 CPE[7]
00  // 28 x36y55 CPE[8]
00  // 29 x36y55 CPE[9]
00  // 30 x36y56 CPE[0]
00  // 31 x36y56 CPE[1]
00  // 32 x36y56 CPE[2]
00  // 33 x36y56 CPE[3]
00  // 34 x36y56 CPE[4]
00  // 35 x36y56 CPE[5]
00  // 36 x36y56 CPE[6]
00  // 37 x36y56 CPE[7]
00  // 38 x36y56 CPE[8]
00  // 39 x36y56 CPE[9]
00  // 40 x35y55 INMUX plane 2,1
00  // 41 x35y55 INMUX plane 4,3
00  // 42 x35y55 INMUX plane 6,5
00  // 43 x35y55 INMUX plane 8,7
00  // 44 x35y55 INMUX plane 10,9
00  // 45 x35y55 INMUX plane 12,11
00  // 46 x35y56 INMUX plane 2,1
00  // 47 x35y56 INMUX plane 4,3
00  // 48 x35y56 INMUX plane 6,5
00  // 49 x35y56 INMUX plane 8,7
01  // 50 x35y56 INMUX plane 10,9
00  // 51 x35y56 INMUX plane 12,11
00  // 52 x36y55 INMUX plane 2,1
00  // 53 x36y55 INMUX plane 4,3
00  // 54 x36y55 INMUX plane 6,5
00  // 55 x36y55 INMUX plane 8,7
00  // 56 x36y55 INMUX plane 10,9
00  // 57 x36y55 INMUX plane 12,11
00  // 58 x36y56 INMUX plane 2,1
00  // 59 x36y56 INMUX plane 4,3
00  // 60 x36y56 INMUX plane 6,5
00  // 61 x36y56 INMUX plane 8,7
01  // 62 x36y56 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x37y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8325     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1C // y_sel: 55
CA // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 832D
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x37y55 CPE[0]
00  //  1 x37y55 CPE[1]
00  //  2 x37y55 CPE[2]
00  //  3 x37y55 CPE[3]
00  //  4 x37y55 CPE[4]
00  //  5 x37y55 CPE[5]
00  //  6 x37y55 CPE[6]
00  //  7 x37y55 CPE[7]
00  //  8 x37y55 CPE[8]
00  //  9 x37y55 CPE[9]
00  // 10 x37y56 CPE[0]
00  // 11 x37y56 CPE[1]
00  // 12 x37y56 CPE[2]
00  // 13 x37y56 CPE[3]
00  // 14 x37y56 CPE[4]
00  // 15 x37y56 CPE[5]
00  // 16 x37y56 CPE[6]
00  // 17 x37y56 CPE[7]
00  // 18 x37y56 CPE[8]
00  // 19 x37y56 CPE[9]
00  // 20 x38y55 CPE[0]
00  // 21 x38y55 CPE[1]
00  // 22 x38y55 CPE[2]
00  // 23 x38y55 CPE[3]
00  // 24 x38y55 CPE[4]
00  // 25 x38y55 CPE[5]
00  // 26 x38y55 CPE[6]
00  // 27 x38y55 CPE[7]
00  // 28 x38y55 CPE[8]
00  // 29 x38y55 CPE[9]
00  // 30 x38y56 CPE[0]
00  // 31 x38y56 CPE[1]
00  // 32 x38y56 CPE[2]
00  // 33 x38y56 CPE[3]
00  // 34 x38y56 CPE[4]
00  // 35 x38y56 CPE[5]
00  // 36 x38y56 CPE[6]
00  // 37 x38y56 CPE[7]
00  // 38 x38y56 CPE[8]
00  // 39 x38y56 CPE[9]
00  // 40 x37y55 INMUX plane 2,1
00  // 41 x37y55 INMUX plane 4,3
00  // 42 x37y55 INMUX plane 6,5
00  // 43 x37y55 INMUX plane 8,7
00  // 44 x37y55 INMUX plane 10,9
00  // 45 x37y55 INMUX plane 12,11
00  // 46 x37y56 INMUX plane 2,1
00  // 47 x37y56 INMUX plane 4,3
00  // 48 x37y56 INMUX plane 6,5
00  // 49 x37y56 INMUX plane 8,7
00  // 50 x37y56 INMUX plane 10,9
00  // 51 x37y56 INMUX plane 12,11
00  // 52 x38y55 INMUX plane 2,1
00  // 53 x38y55 INMUX plane 4,3
00  // 54 x38y55 INMUX plane 6,5
00  // 55 x38y55 INMUX plane 8,7
00  // 56 x38y55 INMUX plane 10,9
00  // 57 x38y55 INMUX plane 12,11
00  // 58 x38y56 INMUX plane 2,1
00  // 59 x38y56 INMUX plane 4,3
00  // 60 x38y56 INMUX plane 6,5
00  // 61 x38y56 INMUX plane 8,7
00  // 62 x38y56 INMUX plane 10,9
00  // 63 x38y56 INMUX plane 12,11
00  // 64 x38y56 SB_BIG plane 1
00  // 65 x38y56 SB_BIG plane 1
00  // 66 x38y56 SB_DRIVE plane 2,1
00  // 67 x38y56 SB_BIG plane 2
00  // 68 x38y56 SB_BIG plane 2
00  // 69 x38y56 SB_BIG plane 3
00  // 70 x38y56 SB_BIG plane 3
00  // 71 x38y56 SB_DRIVE plane 4,3
00  // 72 x38y56 SB_BIG plane 4
00  // 73 x38y56 SB_BIG plane 4
00  // 74 x38y56 SB_BIG plane 5
00  // 75 x38y56 SB_BIG plane 5
00  // 76 x38y56 SB_DRIVE plane 6,5
00  // 77 x38y56 SB_BIG plane 6
00  // 78 x38y56 SB_BIG plane 6
00  // 79 x38y56 SB_BIG plane 7
00  // 80 x38y56 SB_BIG plane 7
00  // 81 x38y56 SB_DRIVE plane 8,7
00  // 82 x38y56 SB_BIG plane 8
00  // 83 x38y56 SB_BIG plane 8
00  // 84 x38y56 SB_BIG plane 9
00  // 85 x38y56 SB_BIG plane 9
04  // 86 x38y56 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x43y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 838A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1C // y_sel: 55
72 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8392
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x43y55 CPE[0]
00  //  1 x43y55 CPE[1]
00  //  2 x43y55 CPE[2]
00  //  3 x43y55 CPE[3]
00  //  4 x43y55 CPE[4]
00  //  5 x43y55 CPE[5]
00  //  6 x43y55 CPE[6]
00  //  7 x43y55 CPE[7]
00  //  8 x43y55 CPE[8]
00  //  9 x43y55 CPE[9]
00  // 10 x43y56 CPE[0]
00  // 11 x43y56 CPE[1]
00  // 12 x43y56 CPE[2]
00  // 13 x43y56 CPE[3]
00  // 14 x43y56 CPE[4]
00  // 15 x43y56 CPE[5]
00  // 16 x43y56 CPE[6]
00  // 17 x43y56 CPE[7]
00  // 18 x43y56 CPE[8]
00  // 19 x43y56 CPE[9]
00  // 20 x44y55 CPE[0]
00  // 21 x44y55 CPE[1]
00  // 22 x44y55 CPE[2]
00  // 23 x44y55 CPE[3]
00  // 24 x44y55 CPE[4]
00  // 25 x44y55 CPE[5]
00  // 26 x44y55 CPE[6]
00  // 27 x44y55 CPE[7]
00  // 28 x44y55 CPE[8]
00  // 29 x44y55 CPE[9]
00  // 30 x44y56 CPE[0]
00  // 31 x44y56 CPE[1]
00  // 32 x44y56 CPE[2]
00  // 33 x44y56 CPE[3]
00  // 34 x44y56 CPE[4]
00  // 35 x44y56 CPE[5]
00  // 36 x44y56 CPE[6]
00  // 37 x44y56 CPE[7]
00  // 38 x44y56 CPE[8]
00  // 39 x44y56 CPE[9]
00  // 40 x43y55 INMUX plane 2,1
00  // 41 x43y55 INMUX plane 4,3
10  // 42 x43y55 INMUX plane 6,5
00  // 43 x43y55 INMUX plane 8,7
00  // 44 x43y55 INMUX plane 10,9
00  // 45 x43y55 INMUX plane 12,11
00  // 46 x43y56 INMUX plane 2,1
00  // 47 x43y56 INMUX plane 4,3
00  // 48 x43y56 INMUX plane 6,5
00  // 49 x43y56 INMUX plane 8,7
00  // 50 x43y56 INMUX plane 10,9
00  // 51 x43y56 INMUX plane 12,11
00  // 52 x44y55 INMUX plane 2,1
00  // 53 x44y55 INMUX plane 4,3
00  // 54 x44y55 INMUX plane 6,5
00  // 55 x44y55 INMUX plane 8,7
00  // 56 x44y55 INMUX plane 10,9
00  // 57 x44y55 INMUX plane 12,11
00  // 58 x44y56 INMUX plane 2,1
00  // 59 x44y56 INMUX plane 4,3
20  // 60 x44y56 INMUX plane 6,5
3D // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x45y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 83D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1C // y_sel: 55
AA // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 83DD
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y55 CPE[0]
00  //  1 x45y55 CPE[1]
00  //  2 x45y55 CPE[2]
00  //  3 x45y55 CPE[3]
00  //  4 x45y55 CPE[4]
00  //  5 x45y55 CPE[5]
00  //  6 x45y55 CPE[6]
00  //  7 x45y55 CPE[7]
00  //  8 x45y55 CPE[8]
00  //  9 x45y55 CPE[9]
00  // 10 x45y56 CPE[0]
00  // 11 x45y56 CPE[1]
00  // 12 x45y56 CPE[2]
00  // 13 x45y56 CPE[3]
00  // 14 x45y56 CPE[4]
00  // 15 x45y56 CPE[5]
00  // 16 x45y56 CPE[6]
00  // 17 x45y56 CPE[7]
00  // 18 x45y56 CPE[8]
00  // 19 x45y56 CPE[9]
00  // 20 x46y55 CPE[0]
00  // 21 x46y55 CPE[1]
00  // 22 x46y55 CPE[2]
00  // 23 x46y55 CPE[3]
00  // 24 x46y55 CPE[4]
00  // 25 x46y55 CPE[5]
00  // 26 x46y55 CPE[6]
00  // 27 x46y55 CPE[7]
00  // 28 x46y55 CPE[8]
00  // 29 x46y55 CPE[9]
00  // 30 x46y56 CPE[0]
00  // 31 x46y56 CPE[1]
00  // 32 x46y56 CPE[2]
00  // 33 x46y56 CPE[3]
00  // 34 x46y56 CPE[4]
00  // 35 x46y56 CPE[5]
00  // 36 x46y56 CPE[6]
00  // 37 x46y56 CPE[7]
00  // 38 x46y56 CPE[8]
00  // 39 x46y56 CPE[9]
00  // 40 x45y55 INMUX plane 2,1
00  // 41 x45y55 INMUX plane 4,3
00  // 42 x45y55 INMUX plane 6,5
00  // 43 x45y55 INMUX plane 8,7
00  // 44 x45y55 INMUX plane 10,9
00  // 45 x45y55 INMUX plane 12,11
00  // 46 x45y56 INMUX plane 2,1
00  // 47 x45y56 INMUX plane 4,3
00  // 48 x45y56 INMUX plane 6,5
00  // 49 x45y56 INMUX plane 8,7
00  // 50 x45y56 INMUX plane 10,9
00  // 51 x45y56 INMUX plane 12,11
04  // 52 x46y55 INMUX plane 2,1
00  // 53 x46y55 INMUX plane 4,3
00  // 54 x46y55 INMUX plane 6,5
00  // 55 x46y55 INMUX plane 8,7
00  // 56 x46y55 INMUX plane 10,9
00  // 57 x46y55 INMUX plane 12,11
00  // 58 x46y56 INMUX plane 2,1
00  // 59 x46y56 INMUX plane 4,3
00  // 60 x46y56 INMUX plane 6,5
00  // 61 x46y56 INMUX plane 8,7
00  // 62 x46y56 INMUX plane 10,9
18  // 63 x46y56 INMUX plane 12,11
00  // 64 x46y56 SB_BIG plane 1
00  // 65 x46y56 SB_BIG plane 1
00  // 66 x46y56 SB_DRIVE plane 2,1
00  // 67 x46y56 SB_BIG plane 2
00  // 68 x46y56 SB_BIG plane 2
00  // 69 x46y56 SB_BIG plane 3
00  // 70 x46y56 SB_BIG plane 3
00  // 71 x46y56 SB_DRIVE plane 4,3
00  // 72 x46y56 SB_BIG plane 4
00  // 73 x46y56 SB_BIG plane 4
00  // 74 x46y56 SB_BIG plane 5
00  // 75 x46y56 SB_BIG plane 5
00  // 76 x46y56 SB_DRIVE plane 6,5
00  // 77 x46y56 SB_BIG plane 6
00  // 78 x46y56 SB_BIG plane 6
00  // 79 x46y56 SB_BIG plane 7
00  // 80 x46y56 SB_BIG plane 7
00  // 81 x46y56 SB_DRIVE plane 8,7
00  // 82 x46y56 SB_BIG plane 8
00  // 83 x46y56 SB_BIG plane 8
29  // 84 x46y56 SB_BIG plane 9
00  // 85 x46y56 SB_BIG plane 9
00  // 86 x46y56 SB_DRIVE plane 10,9
00  // 87 x46y56 SB_BIG plane 10
00  // 88 x46y56 SB_BIG plane 10
00  // 89 x46y56 SB_BIG plane 11
00  // 90 x46y56 SB_BIG plane 11
00  // 91 x46y56 SB_DRIVE plane 12,11
00  // 92 x46y56 SB_BIG plane 12
00  // 93 x46y56 SB_BIG plane 12
00  // 94 x45y55 SB_SML plane 1
06  // 95 x45y55 SB_SML plane 2,1
00  // 96 x45y55 SB_SML plane 2
00  // 97 x45y55 SB_SML plane 3
00  // 98 x45y55 SB_SML plane 4,3
00  // 99 x45y55 SB_SML plane 4
00  // 100 x45y55 SB_SML plane 5
00  // 101 x45y55 SB_SML plane 6,5
10  // 102 x45y55 SB_SML plane 6
44 // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x47y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 844A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1C // y_sel: 55
62 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8452
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y55 CPE[0]
00  //  1 x47y55 CPE[1]
00  //  2 x47y55 CPE[2]
00  //  3 x47y55 CPE[3]
00  //  4 x47y55 CPE[4]
00  //  5 x47y55 CPE[5]
00  //  6 x47y55 CPE[6]
00  //  7 x47y55 CPE[7]
00  //  8 x47y55 CPE[8]
00  //  9 x47y55 CPE[9]
00  // 10 x47y56 CPE[0]  _a323  C_////Bridge
00  // 11 x47y56 CPE[1]
00  // 12 x47y56 CPE[2]
00  // 13 x47y56 CPE[3]
00  // 14 x47y56 CPE[4]
00  // 15 x47y56 CPE[5]
00  // 16 x47y56 CPE[6]
00  // 17 x47y56 CPE[7]
00  // 18 x47y56 CPE[8]
00  // 19 x47y56 CPE[9]
00  // 20 x48y55 CPE[0]  net1 = net2: _a123  C_ADDF2/D//ADDF2/D
00  // 21 x48y55 CPE[1]
00  // 22 x48y55 CPE[2]
00  // 23 x48y55 CPE[3]
00  // 24 x48y55 CPE[4]
00  // 25 x48y55 CPE[5]
00  // 26 x48y55 CPE[6]
00  // 27 x48y55 CPE[7]
00  // 28 x48y55 CPE[8]
00  // 29 x48y55 CPE[9]
00  // 30 x48y56 CPE[0]  net1 = net2: _a126  C_ADDF2/D//ADDF2/D
00  // 31 x48y56 CPE[1]
00  // 32 x48y56 CPE[2]
00  // 33 x48y56 CPE[3]
00  // 34 x48y56 CPE[4]
00  // 35 x48y56 CPE[5]
00  // 36 x48y56 CPE[6]
00  // 37 x48y56 CPE[7]
00  // 38 x48y56 CPE[8]
00  // 39 x48y56 CPE[9]
00  // 40 x47y55 INMUX plane 2,1
00  // 41 x47y55 INMUX plane 4,3
00  // 42 x47y55 INMUX plane 6,5
00  // 43 x47y55 INMUX plane 8,7
00  // 44 x47y55 INMUX plane 10,9
08  // 45 x47y55 INMUX plane 12,11
04  // 46 x47y56 INMUX plane 2,1
00  // 47 x47y56 INMUX plane 4,3
00  // 48 x47y56 INMUX plane 6,5
00  // 49 x47y56 INMUX plane 8,7
02  // 50 x47y56 INMUX plane 10,9
00  // 51 x47y56 INMUX plane 12,11
08  // 52 x48y55 INMUX plane 2,1
00  // 53 x48y55 INMUX plane 4,3
00  // 54 x48y55 INMUX plane 6,5
00  // 55 x48y55 INMUX plane 8,7
00  // 56 x48y55 INMUX plane 10,9
CC  // 57 x48y55 INMUX plane 12,11
00  // 58 x48y56 INMUX plane 2,1
38  // 59 x48y56 INMUX plane 4,3
00  // 60 x48y56 INMUX plane 6,5
28  // 61 x48y56 INMUX plane 8,7
00  // 62 x48y56 INMUX plane 10,9
2D  // 63 x48y56 INMUX plane 12,11
00  // 64 x47y55 SB_BIG plane 1
00  // 65 x47y55 SB_BIG plane 1
00  // 66 x47y55 SB_DRIVE plane 2,1
48  // 67 x47y55 SB_BIG plane 2
12  // 68 x47y55 SB_BIG plane 2
41  // 69 x47y55 SB_BIG plane 3
12  // 70 x47y55 SB_BIG plane 3
00  // 71 x47y55 SB_DRIVE plane 4,3
48  // 72 x47y55 SB_BIG plane 4
12  // 73 x47y55 SB_BIG plane 4
00  // 74 x47y55 SB_BIG plane 5
00  // 75 x47y55 SB_BIG plane 5
00  // 76 x47y55 SB_DRIVE plane 6,5
48  // 77 x47y55 SB_BIG plane 6
10  // 78 x47y55 SB_BIG plane 6
41  // 79 x47y55 SB_BIG plane 7
12  // 80 x47y55 SB_BIG plane 7
00  // 81 x47y55 SB_DRIVE plane 8,7
48  // 82 x47y55 SB_BIG plane 8
12  // 83 x47y55 SB_BIG plane 8
70  // 84 x47y55 SB_BIG plane 9
00  // 85 x47y55 SB_BIG plane 9
00  // 86 x47y55 SB_DRIVE plane 10,9
00  // 87 x47y55 SB_BIG plane 10
00  // 88 x47y55 SB_BIG plane 10
00  // 89 x47y55 SB_BIG plane 11
00  // 90 x47y55 SB_BIG plane 11
00  // 91 x47y55 SB_DRIVE plane 12,11
01  // 92 x47y55 SB_BIG plane 12
00  // 93 x47y55 SB_BIG plane 12
00  // 94 x48y56 SB_SML plane 1
80  // 95 x48y56 SB_SML plane 2,1
2A  // 96 x48y56 SB_SML plane 2
A8  // 97 x48y56 SB_SML plane 3
82  // 98 x48y56 SB_SML plane 4,3
2A  // 99 x48y56 SB_SML plane 4
00  // 100 x48y56 SB_SML plane 5
80  // 101 x48y56 SB_SML plane 6,5
2A  // 102 x48y56 SB_SML plane 6
A8  // 103 x48y56 SB_SML plane 7
12  // 104 x48y56 SB_SML plane 8,7
2A  // 105 x48y56 SB_SML plane 8
26  // 106 x48y56 SB_SML plane 9
02  // 107 x48y56 SB_SML plane 10,9
00  // 108 x48y56 SB_SML plane 10
00  // 109 x48y56 SB_SML plane 11
40  // 110 x48y56 SB_SML plane 12,11
02  // 111 x48y56 SB_SML plane 12
76 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x49y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 84C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1C // y_sel: 55
BA // -- CRC low byte
64 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 84D0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y55 CPE[0]
00  //  1 x49y55 CPE[1]
00  //  2 x49y55 CPE[2]
00  //  3 x49y55 CPE[3]
00  //  4 x49y55 CPE[4]
00  //  5 x49y55 CPE[5]
00  //  6 x49y55 CPE[6]
00  //  7 x49y55 CPE[7]
00  //  8 x49y55 CPE[8]
00  //  9 x49y55 CPE[9]
00  // 10 x49y56 CPE[0]
00  // 11 x49y56 CPE[1]
00  // 12 x49y56 CPE[2]
00  // 13 x49y56 CPE[3]
00  // 14 x49y56 CPE[4]
00  // 15 x49y56 CPE[5]
00  // 16 x49y56 CPE[6]
00  // 17 x49y56 CPE[7]
00  // 18 x49y56 CPE[8]
00  // 19 x49y56 CPE[9]
00  // 20 x50y55 CPE[0]
00  // 21 x50y55 CPE[1]
00  // 22 x50y55 CPE[2]
00  // 23 x50y55 CPE[3]
00  // 24 x50y55 CPE[4]
00  // 25 x50y55 CPE[5]
00  // 26 x50y55 CPE[6]
00  // 27 x50y55 CPE[7]
00  // 28 x50y55 CPE[8]
00  // 29 x50y55 CPE[9]
00  // 30 x50y56 CPE[0]  _a144  C_/C_0_1///    
00  // 31 x50y56 CPE[1]
00  // 32 x50y56 CPE[2]
00  // 33 x50y56 CPE[3]
00  // 34 x50y56 CPE[4]
00  // 35 x50y56 CPE[5]
00  // 36 x50y56 CPE[6]
00  // 37 x50y56 CPE[7]
00  // 38 x50y56 CPE[8]
00  // 39 x50y56 CPE[9]
00  // 40 x49y55 INMUX plane 2,1
01  // 41 x49y55 INMUX plane 4,3
00  // 42 x49y55 INMUX plane 6,5
01  // 43 x49y55 INMUX plane 8,7
01  // 44 x49y55 INMUX plane 10,9
28  // 45 x49y55 INMUX plane 12,11
00  // 46 x49y56 INMUX plane 2,1
00  // 47 x49y56 INMUX plane 4,3
00  // 48 x49y56 INMUX plane 6,5
10  // 49 x49y56 INMUX plane 8,7
00  // 50 x49y56 INMUX plane 10,9
00  // 51 x49y56 INMUX plane 12,11
00  // 52 x50y55 INMUX plane 2,1
00  // 53 x50y55 INMUX plane 4,3
00  // 54 x50y55 INMUX plane 6,5
00  // 55 x50y55 INMUX plane 8,7
01  // 56 x50y55 INMUX plane 10,9
10  // 57 x50y55 INMUX plane 12,11
00  // 58 x50y56 INMUX plane 2,1
00  // 59 x50y56 INMUX plane 4,3
00  // 60 x50y56 INMUX plane 6,5
08  // 61 x50y56 INMUX plane 8,7
00  // 62 x50y56 INMUX plane 10,9
08  // 63 x50y56 INMUX plane 12,11
00  // 64 x50y56 SB_BIG plane 1
00  // 65 x50y56 SB_BIG plane 1
00  // 66 x50y56 SB_DRIVE plane 2,1
00  // 67 x50y56 SB_BIG plane 2
00  // 68 x50y56 SB_BIG plane 2
00  // 69 x50y56 SB_BIG plane 3
00  // 70 x50y56 SB_BIG plane 3
00  // 71 x50y56 SB_DRIVE plane 4,3
48  // 72 x50y56 SB_BIG plane 4
12  // 73 x50y56 SB_BIG plane 4
00  // 74 x50y56 SB_BIG plane 5
00  // 75 x50y56 SB_BIG plane 5
00  // 76 x50y56 SB_DRIVE plane 6,5
00  // 77 x50y56 SB_BIG plane 6
00  // 78 x50y56 SB_BIG plane 6
00  // 79 x50y56 SB_BIG plane 7
00  // 80 x50y56 SB_BIG plane 7
00  // 81 x50y56 SB_DRIVE plane 8,7
90  // 82 x50y56 SB_BIG plane 8
24  // 83 x50y56 SB_BIG plane 8
70  // 84 x50y56 SB_BIG plane 9
00  // 85 x50y56 SB_BIG plane 9
00  // 86 x50y56 SB_DRIVE plane 10,9
00  // 87 x50y56 SB_BIG plane 10
00  // 88 x50y56 SB_BIG plane 10
00  // 89 x50y56 SB_BIG plane 11
00  // 90 x50y56 SB_BIG plane 11
00  // 91 x50y56 SB_DRIVE plane 12,11
00  // 92 x50y56 SB_BIG plane 12
00  // 93 x50y56 SB_BIG plane 12
00  // 94 x49y55 SB_SML plane 1
00  // 95 x49y55 SB_SML plane 2,1
00  // 96 x49y55 SB_SML plane 2
00  // 97 x49y55 SB_SML plane 3
80  // 98 x49y55 SB_SML plane 4,3
2A  // 99 x49y55 SB_SML plane 4
00  // 100 x49y55 SB_SML plane 5
00  // 101 x49y55 SB_SML plane 6,5
00  // 102 x49y55 SB_SML plane 6
00  // 103 x49y55 SB_SML plane 7
40  // 104 x49y55 SB_SML plane 8,7
53  // 105 x49y55 SB_SML plane 8
10  // 106 x49y55 SB_SML plane 9
02  // 107 x49y55 SB_SML plane 10,9
00  // 108 x49y55 SB_SML plane 10
00  // 109 x49y55 SB_SML plane 11
00  // 110 x49y55 SB_SML plane 12,11
03  // 111 x49y55 SB_SML plane 12
93 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x51y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8546     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1C // y_sel: 55
D2 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 854E
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x51y55 CPE[0]
00  //  1 x51y55 CPE[1]
00  //  2 x51y55 CPE[2]
00  //  3 x51y55 CPE[3]
00  //  4 x51y55 CPE[4]
00  //  5 x51y55 CPE[5]
00  //  6 x51y55 CPE[6]
00  //  7 x51y55 CPE[7]
00  //  8 x51y55 CPE[8]
00  //  9 x51y55 CPE[9]
00  // 10 x51y56 CPE[0]
00  // 11 x51y56 CPE[1]
00  // 12 x51y56 CPE[2]
00  // 13 x51y56 CPE[3]
00  // 14 x51y56 CPE[4]
00  // 15 x51y56 CPE[5]
00  // 16 x51y56 CPE[6]
00  // 17 x51y56 CPE[7]
00  // 18 x51y56 CPE[8]
00  // 19 x51y56 CPE[9]
00  // 20 x52y55 CPE[0]
00  // 21 x52y55 CPE[1]
00  // 22 x52y55 CPE[2]
00  // 23 x52y55 CPE[3]
00  // 24 x52y55 CPE[4]
00  // 25 x52y55 CPE[5]
00  // 26 x52y55 CPE[6]
00  // 27 x52y55 CPE[7]
00  // 28 x52y55 CPE[8]
00  // 29 x52y55 CPE[9]
00  // 30 x52y56 CPE[0]
00  // 31 x52y56 CPE[1]
00  // 32 x52y56 CPE[2]
00  // 33 x52y56 CPE[3]
00  // 34 x52y56 CPE[4]
00  // 35 x52y56 CPE[5]
00  // 36 x52y56 CPE[6]
00  // 37 x52y56 CPE[7]
00  // 38 x52y56 CPE[8]
00  // 39 x52y56 CPE[9]
00  // 40 x51y55 INMUX plane 2,1
00  // 41 x51y55 INMUX plane 4,3
00  // 42 x51y55 INMUX plane 6,5
00  // 43 x51y55 INMUX plane 8,7
01  // 44 x51y55 INMUX plane 10,9
08  // 45 x51y55 INMUX plane 12,11
00  // 46 x51y56 INMUX plane 2,1
00  // 47 x51y56 INMUX plane 4,3
00  // 48 x51y56 INMUX plane 6,5
08  // 49 x51y56 INMUX plane 8,7
01  // 50 x51y56 INMUX plane 10,9
00  // 51 x51y56 INMUX plane 12,11
00  // 52 x52y55 INMUX plane 2,1
00  // 53 x52y55 INMUX plane 4,3
00  // 54 x52y55 INMUX plane 6,5
00  // 55 x52y55 INMUX plane 8,7
00  // 56 x52y55 INMUX plane 10,9
00  // 57 x52y55 INMUX plane 12,11
00  // 58 x52y56 INMUX plane 2,1
00  // 59 x52y56 INMUX plane 4,3
00  // 60 x52y56 INMUX plane 6,5
08  // 61 x52y56 INMUX plane 8,7
01  // 62 x52y56 INMUX plane 10,9
00  // 63 x52y56 INMUX plane 12,11
06  // 64 x51y55 SB_BIG plane 1
10  // 65 x51y55 SB_BIG plane 1
C5 // -- CRC low byte
1A // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8596     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 859E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8614     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 861C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
48  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
00  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
8E  // 89 x0y58 SB_BIG plane 11
24  // 90 x0y58 SB_BIG plane 11
01  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
43  // 109 x-1y57 SB_SML plane 11
85  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
6B // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8692     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1D // y_sel: 57
62 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 869A
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x1y57 CPE[0]
00  //  1 x1y57 CPE[1]
00  //  2 x1y57 CPE[2]
00  //  3 x1y57 CPE[3]
00  //  4 x1y57 CPE[4]
00  //  5 x1y57 CPE[5]
00  //  6 x1y57 CPE[6]
00  //  7 x1y57 CPE[7]
00  //  8 x1y57 CPE[8]
00  //  9 x1y57 CPE[9]
00  // 10 x1y58 CPE[0]
00  // 11 x1y58 CPE[1]
00  // 12 x1y58 CPE[2]
00  // 13 x1y58 CPE[3]
00  // 14 x1y58 CPE[4]
00  // 15 x1y58 CPE[5]
00  // 16 x1y58 CPE[6]
00  // 17 x1y58 CPE[7]
00  // 18 x1y58 CPE[8]
00  // 19 x1y58 CPE[9]
00  // 20 x2y57 CPE[0]
00  // 21 x2y57 CPE[1]
00  // 22 x2y57 CPE[2]
00  // 23 x2y57 CPE[3]
00  // 24 x2y57 CPE[4]
00  // 25 x2y57 CPE[5]
00  // 26 x2y57 CPE[6]
00  // 27 x2y57 CPE[7]
00  // 28 x2y57 CPE[8]
00  // 29 x2y57 CPE[9]
00  // 30 x2y58 CPE[0]
00  // 31 x2y58 CPE[1]
00  // 32 x2y58 CPE[2]
00  // 33 x2y58 CPE[3]
00  // 34 x2y58 CPE[4]
00  // 35 x2y58 CPE[5]
00  // 36 x2y58 CPE[6]
00  // 37 x2y58 CPE[7]
00  // 38 x2y58 CPE[8]
00  // 39 x2y58 CPE[9]
00  // 40 x1y57 INMUX plane 2,1
00  // 41 x1y57 INMUX plane 4,3
00  // 42 x1y57 INMUX plane 6,5
00  // 43 x1y57 INMUX plane 8,7
00  // 44 x1y57 INMUX plane 10,9
01  // 45 x1y57 INMUX plane 12,11
00  // 46 x1y58 INMUX plane 2,1
00  // 47 x1y58 INMUX plane 4,3
00  // 48 x1y58 INMUX plane 6,5
00  // 49 x1y58 INMUX plane 8,7
00  // 50 x1y58 INMUX plane 10,9
01  // 51 x1y58 INMUX plane 12,11
00  // 52 x2y57 INMUX plane 2,1
00  // 53 x2y57 INMUX plane 4,3
00  // 54 x2y57 INMUX plane 6,5
00  // 55 x2y57 INMUX plane 8,7
00  // 56 x2y57 INMUX plane 10,9
00  // 57 x2y57 INMUX plane 12,11
00  // 58 x2y58 INMUX plane 2,1
00  // 59 x2y58 INMUX plane 4,3
00  // 60 x2y58 INMUX plane 6,5
00  // 61 x2y58 INMUX plane 8,7
00  // 62 x2y58 INMUX plane 10,9
01  // 63 x2y58 INMUX plane 12,11
39 // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x15y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 86E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1D // y_sel: 57
7A // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 86E8
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x15y57 CPE[0]
00  //  1 x15y57 CPE[1]
00  //  2 x15y57 CPE[2]
00  //  3 x15y57 CPE[3]
00  //  4 x15y57 CPE[4]
00  //  5 x15y57 CPE[5]
00  //  6 x15y57 CPE[6]
00  //  7 x15y57 CPE[7]
00  //  8 x15y57 CPE[8]
00  //  9 x15y57 CPE[9]
00  // 10 x15y58 CPE[0]
00  // 11 x15y58 CPE[1]
00  // 12 x15y58 CPE[2]
00  // 13 x15y58 CPE[3]
00  // 14 x15y58 CPE[4]
00  // 15 x15y58 CPE[5]
00  // 16 x15y58 CPE[6]
00  // 17 x15y58 CPE[7]
00  // 18 x15y58 CPE[8]
00  // 19 x15y58 CPE[9]
00  // 20 x16y57 CPE[0]
00  // 21 x16y57 CPE[1]
00  // 22 x16y57 CPE[2]
00  // 23 x16y57 CPE[3]
00  // 24 x16y57 CPE[4]
00  // 25 x16y57 CPE[5]
00  // 26 x16y57 CPE[6]
00  // 27 x16y57 CPE[7]
00  // 28 x16y57 CPE[8]
00  // 29 x16y57 CPE[9]
00  // 30 x16y58 CPE[0]
00  // 31 x16y58 CPE[1]
00  // 32 x16y58 CPE[2]
00  // 33 x16y58 CPE[3]
00  // 34 x16y58 CPE[4]
00  // 35 x16y58 CPE[5]
00  // 36 x16y58 CPE[6]
00  // 37 x16y58 CPE[7]
00  // 38 x16y58 CPE[8]
00  // 39 x16y58 CPE[9]
00  // 40 x15y57 INMUX plane 2,1
00  // 41 x15y57 INMUX plane 4,3
00  // 42 x15y57 INMUX plane 6,5
00  // 43 x15y57 INMUX plane 8,7
00  // 44 x15y57 INMUX plane 10,9
00  // 45 x15y57 INMUX plane 12,11
00  // 46 x15y58 INMUX plane 2,1
00  // 47 x15y58 INMUX plane 4,3
00  // 48 x15y58 INMUX plane 6,5
00  // 49 x15y58 INMUX plane 8,7
00  // 50 x15y58 INMUX plane 10,9
00  // 51 x15y58 INMUX plane 12,11
00  // 52 x16y57 INMUX plane 2,1
00  // 53 x16y57 INMUX plane 4,3
00  // 54 x16y57 INMUX plane 6,5
00  // 55 x16y57 INMUX plane 8,7
00  // 56 x16y57 INMUX plane 10,9
00  // 57 x16y57 INMUX plane 12,11
00  // 58 x16y58 INMUX plane 2,1
00  // 59 x16y58 INMUX plane 4,3
00  // 60 x16y58 INMUX plane 6,5
00  // 61 x16y58 INMUX plane 8,7
00  // 62 x16y58 INMUX plane 10,9
00  // 63 x16y58 INMUX plane 12,11
00  // 64 x16y58 SB_BIG plane 1
00  // 65 x16y58 SB_BIG plane 1
00  // 66 x16y58 SB_DRIVE plane 2,1
00  // 67 x16y58 SB_BIG plane 2
00  // 68 x16y58 SB_BIG plane 2
00  // 69 x16y58 SB_BIG plane 3
00  // 70 x16y58 SB_BIG plane 3
00  // 71 x16y58 SB_DRIVE plane 4,3
00  // 72 x16y58 SB_BIG plane 4
00  // 73 x16y58 SB_BIG plane 4
00  // 74 x16y58 SB_BIG plane 5
00  // 75 x16y58 SB_BIG plane 5
00  // 76 x16y58 SB_DRIVE plane 6,5
00  // 77 x16y58 SB_BIG plane 6
00  // 78 x16y58 SB_BIG plane 6
00  // 79 x16y58 SB_BIG plane 7
00  // 80 x16y58 SB_BIG plane 7
00  // 81 x16y58 SB_DRIVE plane 8,7
00  // 82 x16y58 SB_BIG plane 8
00  // 83 x16y58 SB_BIG plane 8
00  // 84 x16y58 SB_BIG plane 9
00  // 85 x16y58 SB_BIG plane 9
00  // 86 x16y58 SB_DRIVE plane 10,9
00  // 87 x16y58 SB_BIG plane 10
00  // 88 x16y58 SB_BIG plane 10
31  // 89 x16y58 SB_BIG plane 11
00  // 90 x16y58 SB_BIG plane 11
01  // 91 x16y58 SB_DRIVE plane 12,11
29 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x17y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 874A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1D // y_sel: 57
A2 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8752
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x17y57 CPE[0]
00  //  1 x17y57 CPE[1]
00  //  2 x17y57 CPE[2]
00  //  3 x17y57 CPE[3]
00  //  4 x17y57 CPE[4]
00  //  5 x17y57 CPE[5]
00  //  6 x17y57 CPE[6]
00  //  7 x17y57 CPE[7]
00  //  8 x17y57 CPE[8]
00  //  9 x17y57 CPE[9]
00  // 10 x17y58 CPE[0]
00  // 11 x17y58 CPE[1]
00  // 12 x17y58 CPE[2]
00  // 13 x17y58 CPE[3]
00  // 14 x17y58 CPE[4]
00  // 15 x17y58 CPE[5]
00  // 16 x17y58 CPE[6]
00  // 17 x17y58 CPE[7]
00  // 18 x17y58 CPE[8]
00  // 19 x17y58 CPE[9]
00  // 20 x18y57 CPE[0]
00  // 21 x18y57 CPE[1]
00  // 22 x18y57 CPE[2]
00  // 23 x18y57 CPE[3]
00  // 24 x18y57 CPE[4]
00  // 25 x18y57 CPE[5]
00  // 26 x18y57 CPE[6]
00  // 27 x18y57 CPE[7]
00  // 28 x18y57 CPE[8]
00  // 29 x18y57 CPE[9]
00  // 30 x18y58 CPE[0]
00  // 31 x18y58 CPE[1]
00  // 32 x18y58 CPE[2]
00  // 33 x18y58 CPE[3]
00  // 34 x18y58 CPE[4]
00  // 35 x18y58 CPE[5]
00  // 36 x18y58 CPE[6]
00  // 37 x18y58 CPE[7]
00  // 38 x18y58 CPE[8]
00  // 39 x18y58 CPE[9]
00  // 40 x17y57 INMUX plane 2,1
00  // 41 x17y57 INMUX plane 4,3
00  // 42 x17y57 INMUX plane 6,5
00  // 43 x17y57 INMUX plane 8,7
00  // 44 x17y57 INMUX plane 10,9
00  // 45 x17y57 INMUX plane 12,11
00  // 46 x17y58 INMUX plane 2,1
00  // 47 x17y58 INMUX plane 4,3
00  // 48 x17y58 INMUX plane 6,5
00  // 49 x17y58 INMUX plane 8,7
00  // 50 x17y58 INMUX plane 10,9
01  // 51 x17y58 INMUX plane 12,11
00  // 52 x18y57 INMUX plane 2,1
00  // 53 x18y57 INMUX plane 4,3
00  // 54 x18y57 INMUX plane 6,5
00  // 55 x18y57 INMUX plane 8,7
00  // 56 x18y57 INMUX plane 10,9
00  // 57 x18y57 INMUX plane 12,11
00  // 58 x18y58 INMUX plane 2,1
00  // 59 x18y58 INMUX plane 4,3
00  // 60 x18y58 INMUX plane 6,5
00  // 61 x18y58 INMUX plane 8,7
00  // 62 x18y58 INMUX plane 10,9
01  // 63 x18y58 INMUX plane 12,11
70 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x31y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8798     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1D // y_sel: 57
2B // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 87A0
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x31y57 CPE[0]
00  //  1 x31y57 CPE[1]
00  //  2 x31y57 CPE[2]
00  //  3 x31y57 CPE[3]
00  //  4 x31y57 CPE[4]
00  //  5 x31y57 CPE[5]
00  //  6 x31y57 CPE[6]
00  //  7 x31y57 CPE[7]
00  //  8 x31y57 CPE[8]
00  //  9 x31y57 CPE[9]
00  // 10 x31y58 CPE[0]
00  // 11 x31y58 CPE[1]
00  // 12 x31y58 CPE[2]
00  // 13 x31y58 CPE[3]
00  // 14 x31y58 CPE[4]
00  // 15 x31y58 CPE[5]
00  // 16 x31y58 CPE[6]
00  // 17 x31y58 CPE[7]
00  // 18 x31y58 CPE[8]
00  // 19 x31y58 CPE[9]
00  // 20 x32y57 CPE[0]
00  // 21 x32y57 CPE[1]
00  // 22 x32y57 CPE[2]
00  // 23 x32y57 CPE[3]
00  // 24 x32y57 CPE[4]
00  // 25 x32y57 CPE[5]
00  // 26 x32y57 CPE[6]
00  // 27 x32y57 CPE[7]
00  // 28 x32y57 CPE[8]
00  // 29 x32y57 CPE[9]
00  // 30 x32y58 CPE[0]
00  // 31 x32y58 CPE[1]
00  // 32 x32y58 CPE[2]
00  // 33 x32y58 CPE[3]
00  // 34 x32y58 CPE[4]
00  // 35 x32y58 CPE[5]
00  // 36 x32y58 CPE[6]
00  // 37 x32y58 CPE[7]
00  // 38 x32y58 CPE[8]
00  // 39 x32y58 CPE[9]
00  // 40 x31y57 INMUX plane 2,1
00  // 41 x31y57 INMUX plane 4,3
00  // 42 x31y57 INMUX plane 6,5
00  // 43 x31y57 INMUX plane 8,7
00  // 44 x31y57 INMUX plane 10,9
00  // 45 x31y57 INMUX plane 12,11
00  // 46 x31y58 INMUX plane 2,1
00  // 47 x31y58 INMUX plane 4,3
00  // 48 x31y58 INMUX plane 6,5
00  // 49 x31y58 INMUX plane 8,7
00  // 50 x31y58 INMUX plane 10,9
00  // 51 x31y58 INMUX plane 12,11
00  // 52 x32y57 INMUX plane 2,1
00  // 53 x32y57 INMUX plane 4,3
00  // 54 x32y57 INMUX plane 6,5
00  // 55 x32y57 INMUX plane 8,7
00  // 56 x32y57 INMUX plane 10,9
00  // 57 x32y57 INMUX plane 12,11
00  // 58 x32y58 INMUX plane 2,1
00  // 59 x32y58 INMUX plane 4,3
00  // 60 x32y58 INMUX plane 6,5
00  // 61 x32y58 INMUX plane 8,7
00  // 62 x32y58 INMUX plane 10,9
00  // 63 x32y58 INMUX plane 12,11
00  // 64 x32y58 SB_BIG plane 1
00  // 65 x32y58 SB_BIG plane 1
00  // 66 x32y58 SB_DRIVE plane 2,1
00  // 67 x32y58 SB_BIG plane 2
00  // 68 x32y58 SB_BIG plane 2
00  // 69 x32y58 SB_BIG plane 3
00  // 70 x32y58 SB_BIG plane 3
00  // 71 x32y58 SB_DRIVE plane 4,3
00  // 72 x32y58 SB_BIG plane 4
00  // 73 x32y58 SB_BIG plane 4
00  // 74 x32y58 SB_BIG plane 5
00  // 75 x32y58 SB_BIG plane 5
00  // 76 x32y58 SB_DRIVE plane 6,5
00  // 77 x32y58 SB_BIG plane 6
00  // 78 x32y58 SB_BIG plane 6
00  // 79 x32y58 SB_BIG plane 7
00  // 80 x32y58 SB_BIG plane 7
00  // 81 x32y58 SB_DRIVE plane 8,7
00  // 82 x32y58 SB_BIG plane 8
00  // 83 x32y58 SB_BIG plane 8
00  // 84 x32y58 SB_BIG plane 9
00  // 85 x32y58 SB_BIG plane 9
00  // 86 x32y58 SB_DRIVE plane 10,9
00  // 87 x32y58 SB_BIG plane 10
00  // 88 x32y58 SB_BIG plane 10
31  // 89 x32y58 SB_BIG plane 11
00  // 90 x32y58 SB_BIG plane 11
01  // 91 x32y58 SB_DRIVE plane 12,11
29 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x33y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8802     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1D // y_sel: 57
F3 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 880A
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x33y57 CPE[0]
00  //  1 x33y57 CPE[1]
00  //  2 x33y57 CPE[2]
00  //  3 x33y57 CPE[3]
00  //  4 x33y57 CPE[4]
00  //  5 x33y57 CPE[5]
00  //  6 x33y57 CPE[6]
00  //  7 x33y57 CPE[7]
00  //  8 x33y57 CPE[8]
00  //  9 x33y57 CPE[9]
00  // 10 x33y58 CPE[0]
00  // 11 x33y58 CPE[1]
00  // 12 x33y58 CPE[2]
00  // 13 x33y58 CPE[3]
00  // 14 x33y58 CPE[4]
00  // 15 x33y58 CPE[5]
00  // 16 x33y58 CPE[6]
00  // 17 x33y58 CPE[7]
00  // 18 x33y58 CPE[8]
00  // 19 x33y58 CPE[9]
00  // 20 x34y57 CPE[0]
00  // 21 x34y57 CPE[1]
00  // 22 x34y57 CPE[2]
00  // 23 x34y57 CPE[3]
00  // 24 x34y57 CPE[4]
00  // 25 x34y57 CPE[5]
00  // 26 x34y57 CPE[6]
00  // 27 x34y57 CPE[7]
00  // 28 x34y57 CPE[8]
00  // 29 x34y57 CPE[9]
00  // 30 x34y58 CPE[0]
00  // 31 x34y58 CPE[1]
00  // 32 x34y58 CPE[2]
00  // 33 x34y58 CPE[3]
00  // 34 x34y58 CPE[4]
00  // 35 x34y58 CPE[5]
00  // 36 x34y58 CPE[6]
00  // 37 x34y58 CPE[7]
00  // 38 x34y58 CPE[8]
00  // 39 x34y58 CPE[9]
00  // 40 x33y57 INMUX plane 2,1
00  // 41 x33y57 INMUX plane 4,3
00  // 42 x33y57 INMUX plane 6,5
00  // 43 x33y57 INMUX plane 8,7
00  // 44 x33y57 INMUX plane 10,9
00  // 45 x33y57 INMUX plane 12,11
00  // 46 x33y58 INMUX plane 2,1
00  // 47 x33y58 INMUX plane 4,3
00  // 48 x33y58 INMUX plane 6,5
00  // 49 x33y58 INMUX plane 8,7
00  // 50 x33y58 INMUX plane 10,9
01  // 51 x33y58 INMUX plane 12,11
00  // 52 x34y57 INMUX plane 2,1
00  // 53 x34y57 INMUX plane 4,3
00  // 54 x34y57 INMUX plane 6,5
00  // 55 x34y57 INMUX plane 8,7
00  // 56 x34y57 INMUX plane 10,9
00  // 57 x34y57 INMUX plane 12,11
00  // 58 x34y58 INMUX plane 2,1
00  // 59 x34y58 INMUX plane 4,3
00  // 60 x34y58 INMUX plane 6,5
00  // 61 x34y58 INMUX plane 8,7
00  // 62 x34y58 INMUX plane 10,9
01  // 63 x34y58 INMUX plane 12,11
70 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x43y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8850     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1D // y_sel: 57
FB // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8858
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x43y57 CPE[0]
00  //  1 x43y57 CPE[1]
00  //  2 x43y57 CPE[2]
00  //  3 x43y57 CPE[3]
00  //  4 x43y57 CPE[4]
00  //  5 x43y57 CPE[5]
00  //  6 x43y57 CPE[6]
00  //  7 x43y57 CPE[7]
00  //  8 x43y57 CPE[8]
00  //  9 x43y57 CPE[9]
00  // 10 x43y58 CPE[0]  _a172  C_AND/D///    _a326  C_////Bridge
00  // 11 x43y58 CPE[1]
00  // 12 x43y58 CPE[2]
00  // 13 x43y58 CPE[3]
00  // 14 x43y58 CPE[4]
00  // 15 x43y58 CPE[5]
00  // 16 x43y58 CPE[6]
00  // 17 x43y58 CPE[7]
00  // 18 x43y58 CPE[8]
00  // 19 x43y58 CPE[9]
00  // 20 x44y57 CPE[0]
00  // 21 x44y57 CPE[1]
00  // 22 x44y57 CPE[2]
00  // 23 x44y57 CPE[3]
00  // 24 x44y57 CPE[4]
00  // 25 x44y57 CPE[5]
00  // 26 x44y57 CPE[6]
00  // 27 x44y57 CPE[7]
00  // 28 x44y57 CPE[8]
00  // 29 x44y57 CPE[9]
00  // 30 x44y58 CPE[0]
00  // 31 x44y58 CPE[1]
00  // 32 x44y58 CPE[2]
00  // 33 x44y58 CPE[3]
00  // 34 x44y58 CPE[4]
00  // 35 x44y58 CPE[5]
00  // 36 x44y58 CPE[6]
00  // 37 x44y58 CPE[7]
00  // 38 x44y58 CPE[8]
00  // 39 x44y58 CPE[9]
00  // 40 x43y57 INMUX plane 2,1
00  // 41 x43y57 INMUX plane 4,3
00  // 42 x43y57 INMUX plane 6,5
00  // 43 x43y57 INMUX plane 8,7
00  // 44 x43y57 INMUX plane 10,9
00  // 45 x43y57 INMUX plane 12,11
00  // 46 x43y58 INMUX plane 2,1
28  // 47 x43y58 INMUX plane 4,3
00  // 48 x43y58 INMUX plane 6,5
37  // 49 x43y58 INMUX plane 8,7
29  // 50 x43y58 INMUX plane 10,9
05  // 51 x43y58 INMUX plane 12,11
10  // 52 x44y57 INMUX plane 2,1
00  // 53 x44y57 INMUX plane 4,3
00  // 54 x44y57 INMUX plane 6,5
40  // 55 x44y57 INMUX plane 8,7
08  // 56 x44y57 INMUX plane 10,9
00  // 57 x44y57 INMUX plane 12,11
00  // 58 x44y58 INMUX plane 2,1
02  // 59 x44y58 INMUX plane 4,3
00  // 60 x44y58 INMUX plane 6,5
00  // 61 x44y58 INMUX plane 8,7
00  // 62 x44y58 INMUX plane 10,9
00  // 63 x44y58 INMUX plane 12,11
00  // 64 x44y58 SB_BIG plane 1
00  // 65 x44y58 SB_BIG plane 1
00  // 66 x44y58 SB_DRIVE plane 2,1
11  // 67 x44y58 SB_BIG plane 2
24  // 68 x44y58 SB_BIG plane 2
00  // 69 x44y58 SB_BIG plane 3
00  // 70 x44y58 SB_BIG plane 3
00  // 71 x44y58 SB_DRIVE plane 4,3
00  // 72 x44y58 SB_BIG plane 4
00  // 73 x44y58 SB_BIG plane 4
00  // 74 x44y58 SB_BIG plane 5
00  // 75 x44y58 SB_BIG plane 5
00  // 76 x44y58 SB_DRIVE plane 6,5
48  // 77 x44y58 SB_BIG plane 6
12  // 78 x44y58 SB_BIG plane 6
00  // 79 x44y58 SB_BIG plane 7
00  // 80 x44y58 SB_BIG plane 7
00  // 81 x44y58 SB_DRIVE plane 8,7
00  // 82 x44y58 SB_BIG plane 8
00  // 83 x44y58 SB_BIG plane 8
00  // 84 x44y58 SB_BIG plane 9
00  // 85 x44y58 SB_BIG plane 9
00  // 86 x44y58 SB_DRIVE plane 10,9
00  // 87 x44y58 SB_BIG plane 10
00  // 88 x44y58 SB_BIG plane 10
29  // 89 x44y58 SB_BIG plane 11
00  // 90 x44y58 SB_BIG plane 11
00  // 91 x44y58 SB_DRIVE plane 12,11
00  // 92 x44y58 SB_BIG plane 12
00  // 93 x44y58 SB_BIG plane 12
00  // 94 x43y57 SB_SML plane 1
80  // 95 x43y57 SB_SML plane 2,1
2A  // 96 x43y57 SB_SML plane 2
00  // 97 x43y57 SB_SML plane 3
00  // 98 x43y57 SB_SML plane 4,3
00  // 99 x43y57 SB_SML plane 4
00  // 100 x43y57 SB_SML plane 5
80  // 101 x43y57 SB_SML plane 6,5
2A  // 102 x43y57 SB_SML plane 6
00  // 103 x43y57 SB_SML plane 7
00  // 104 x43y57 SB_SML plane 8,7
00  // 105 x43y57 SB_SML plane 8
60  // 106 x43y57 SB_SML plane 9
10  // 107 x43y57 SB_SML plane 10,9
88 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x45y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 88CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1D // y_sel: 57
23 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y57 CPE[0]  _a101  C_///AND/
00  //  1 x45y57 CPE[1]
00  //  2 x45y57 CPE[2]
00  //  3 x45y57 CPE[3]
00  //  4 x45y57 CPE[4]
00  //  5 x45y57 CPE[5]
00  //  6 x45y57 CPE[6]
00  //  7 x45y57 CPE[7]
00  //  8 x45y57 CPE[8]
00  //  9 x45y57 CPE[9]
00  // 10 x45y58 CPE[0]  net1 = net2: _a10  C_AND/D//AND/D
00  // 11 x45y58 CPE[1]
00  // 12 x45y58 CPE[2]
00  // 13 x45y58 CPE[3]
00  // 14 x45y58 CPE[4]
00  // 15 x45y58 CPE[5]
00  // 16 x45y58 CPE[6]
00  // 17 x45y58 CPE[7]
00  // 18 x45y58 CPE[8]
00  // 19 x45y58 CPE[9]
00  // 20 x46y57 CPE[0]
00  // 21 x46y57 CPE[1]
00  // 22 x46y57 CPE[2]
00  // 23 x46y57 CPE[3]
00  // 24 x46y57 CPE[4]
00  // 25 x46y57 CPE[5]
00  // 26 x46y57 CPE[6]
00  // 27 x46y57 CPE[7]
00  // 28 x46y57 CPE[8]
00  // 29 x46y57 CPE[9]
00  // 30 x46y58 CPE[0]
00  // 31 x46y58 CPE[1]
00  // 32 x46y58 CPE[2]
00  // 33 x46y58 CPE[3]
00  // 34 x46y58 CPE[4]
00  // 35 x46y58 CPE[5]
00  // 36 x46y58 CPE[6]
00  // 37 x46y58 CPE[7]
00  // 38 x46y58 CPE[8]
00  // 39 x46y58 CPE[9]
35  // 40 x45y57 INMUX plane 2,1
02  // 41 x45y57 INMUX plane 4,3
20  // 42 x45y57 INMUX plane 6,5
00  // 43 x45y57 INMUX plane 8,7
08  // 44 x45y57 INMUX plane 10,9
00  // 45 x45y57 INMUX plane 12,11
20  // 46 x45y58 INMUX plane 2,1
17  // 47 x45y58 INMUX plane 4,3
30  // 48 x45y58 INMUX plane 6,5
12  // 49 x45y58 INMUX plane 8,7
19  // 50 x45y58 INMUX plane 10,9
05  // 51 x45y58 INMUX plane 12,11
00  // 52 x46y57 INMUX plane 2,1
00  // 53 x46y57 INMUX plane 4,3
88  // 54 x46y57 INMUX plane 6,5
40  // 55 x46y57 INMUX plane 8,7
88  // 56 x46y57 INMUX plane 10,9
00  // 57 x46y57 INMUX plane 12,11
05  // 58 x46y58 INMUX plane 2,1
10  // 59 x46y58 INMUX plane 4,3
80  // 60 x46y58 INMUX plane 6,5
00  // 61 x46y58 INMUX plane 8,7
80  // 62 x46y58 INMUX plane 10,9
03  // 63 x46y58 INMUX plane 12,11
48  // 64 x45y57 SB_BIG plane 1
12  // 65 x45y57 SB_BIG plane 1
00  // 66 x45y57 SB_DRIVE plane 2,1
48  // 67 x45y57 SB_BIG plane 2
14  // 68 x45y57 SB_BIG plane 2
00  // 69 x45y57 SB_BIG plane 3
00  // 70 x45y57 SB_BIG plane 3
00  // 71 x45y57 SB_DRIVE plane 4,3
00  // 72 x45y57 SB_BIG plane 4
00  // 73 x45y57 SB_BIG plane 4
48  // 74 x45y57 SB_BIG plane 5
12  // 75 x45y57 SB_BIG plane 5
00  // 76 x45y57 SB_DRIVE plane 6,5
41  // 77 x45y57 SB_BIG plane 6
12  // 78 x45y57 SB_BIG plane 6
00  // 79 x45y57 SB_BIG plane 7
00  // 80 x45y57 SB_BIG plane 7
00  // 81 x45y57 SB_DRIVE plane 8,7
00  // 82 x45y57 SB_BIG plane 8
00  // 83 x45y57 SB_BIG plane 8
C0  // 84 x45y57 SB_BIG plane 9
00  // 85 x45y57 SB_BIG plane 9
00  // 86 x45y57 SB_DRIVE plane 10,9
01  // 87 x45y57 SB_BIG plane 10
00  // 88 x45y57 SB_BIG plane 10
00  // 89 x45y57 SB_BIG plane 11
00  // 90 x45y57 SB_BIG plane 11
00  // 91 x45y57 SB_DRIVE plane 12,11
00  // 92 x45y57 SB_BIG plane 12
00  // 93 x45y57 SB_BIG plane 12
A8  // 94 x46y58 SB_SML plane 1
82  // 95 x46y58 SB_SML plane 2,1
2A  // 96 x46y58 SB_SML plane 2
80  // 97 x46y58 SB_SML plane 3
01  // 98 x46y58 SB_SML plane 4,3
10  // 99 x46y58 SB_SML plane 4
A8  // 100 x46y58 SB_SML plane 5
22  // 101 x46y58 SB_SML plane 6,5
28  // 102 x46y58 SB_SML plane 6
80  // 103 x46y58 SB_SML plane 7
01  // 104 x46y58 SB_SML plane 8,7
18  // 105 x46y58 SB_SML plane 8
24  // 106 x46y58 SB_SML plane 9
00  // 107 x46y58 SB_SML plane 10,9
00  // 108 x46y58 SB_SML plane 10
11  // 109 x46y58 SB_SML plane 11
00  // 110 x46y58 SB_SML plane 12,11
40  // 111 x46y58 SB_SML plane 12
9E // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x47y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8948     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1D // y_sel: 57
EB // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8950
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y57 CPE[0]  _a183  C_AND/D///    
00  //  1 x47y57 CPE[1]
00  //  2 x47y57 CPE[2]
00  //  3 x47y57 CPE[3]
00  //  4 x47y57 CPE[4]
00  //  5 x47y57 CPE[5]
00  //  6 x47y57 CPE[6]
00  //  7 x47y57 CPE[7]
00  //  8 x47y57 CPE[8]
00  //  9 x47y57 CPE[9]
00  // 10 x47y58 CPE[0]  _a269  C_OR////    _a184  C_///AND/D
00  // 11 x47y58 CPE[1]
00  // 12 x47y58 CPE[2]
00  // 13 x47y58 CPE[3]
00  // 14 x47y58 CPE[4]
00  // 15 x47y58 CPE[5]
00  // 16 x47y58 CPE[6]
00  // 17 x47y58 CPE[7]
00  // 18 x47y58 CPE[8]
00  // 19 x47y58 CPE[9]
00  // 20 x48y57 CPE[0]  net1 = net2: _a128  C_ADDF2/D//ADDF2/D
00  // 21 x48y57 CPE[1]
00  // 22 x48y57 CPE[2]
00  // 23 x48y57 CPE[3]
00  // 24 x48y57 CPE[4]
00  // 25 x48y57 CPE[5]
00  // 26 x48y57 CPE[6]
00  // 27 x48y57 CPE[7]
00  // 28 x48y57 CPE[8]
00  // 29 x48y57 CPE[9]
00  // 30 x48y58 CPE[0]  net1 = net2: _a130  C_ADDF2/D//ADDF2/D
00  // 31 x48y58 CPE[1]
00  // 32 x48y58 CPE[2]
00  // 33 x48y58 CPE[3]
00  // 34 x48y58 CPE[4]
00  // 35 x48y58 CPE[5]
00  // 36 x48y58 CPE[6]
00  // 37 x48y58 CPE[7]
00  // 38 x48y58 CPE[8]
00  // 39 x48y58 CPE[9]
00  // 40 x47y57 INMUX plane 2,1
18  // 41 x47y57 INMUX plane 4,3
08  // 42 x47y57 INMUX plane 6,5
30  // 43 x47y57 INMUX plane 8,7
31  // 44 x47y57 INMUX plane 10,9
20  // 45 x47y57 INMUX plane 12,11
00  // 46 x47y58 INMUX plane 2,1
28  // 47 x47y58 INMUX plane 4,3
00  // 48 x47y58 INMUX plane 6,5
1D  // 49 x47y58 INMUX plane 8,7
2B  // 50 x47y58 INMUX plane 10,9
00  // 51 x47y58 INMUX plane 12,11
00  // 52 x48y57 INMUX plane 2,1
00  // 53 x48y57 INMUX plane 4,3
08  // 54 x48y57 INMUX plane 6,5
00  // 55 x48y57 INMUX plane 8,7
09  // 56 x48y57 INMUX plane 10,9
D5  // 57 x48y57 INMUX plane 12,11
00  // 58 x48y58 INMUX plane 2,1
38  // 59 x48y58 INMUX plane 4,3
08  // 60 x48y58 INMUX plane 6,5
28  // 61 x48y58 INMUX plane 8,7
01  // 62 x48y58 INMUX plane 10,9
08  // 63 x48y58 INMUX plane 12,11
48  // 64 x48y58 SB_BIG plane 1
12  // 65 x48y58 SB_BIG plane 1
00  // 66 x48y58 SB_DRIVE plane 2,1
48  // 67 x48y58 SB_BIG plane 2
12  // 68 x48y58 SB_BIG plane 2
48  // 69 x48y58 SB_BIG plane 3
12  // 70 x48y58 SB_BIG plane 3
80  // 71 x48y58 SB_DRIVE plane 4,3
01  // 72 x48y58 SB_BIG plane 4
11  // 73 x48y58 SB_BIG plane 4
48  // 74 x48y58 SB_BIG plane 5
12  // 75 x48y58 SB_BIG plane 5
00  // 76 x48y58 SB_DRIVE plane 6,5
5E  // 77 x48y58 SB_BIG plane 6
34  // 78 x48y58 SB_BIG plane 6
48  // 79 x48y58 SB_BIG plane 7
12  // 80 x48y58 SB_BIG plane 7
00  // 81 x48y58 SB_DRIVE plane 8,7
08  // 82 x48y58 SB_BIG plane 8
12  // 83 x48y58 SB_BIG plane 8
48  // 84 x48y58 SB_BIG plane 9
12  // 85 x48y58 SB_BIG plane 9
00  // 86 x48y58 SB_DRIVE plane 10,9
48  // 87 x48y58 SB_BIG plane 10
12  // 88 x48y58 SB_BIG plane 10
71  // 89 x48y58 SB_BIG plane 11
12  // 90 x48y58 SB_BIG plane 11
00  // 91 x48y58 SB_DRIVE plane 12,11
48  // 92 x48y58 SB_BIG plane 12
12  // 93 x48y58 SB_BIG plane 12
A8  // 94 x47y57 SB_SML plane 1
82  // 95 x47y57 SB_SML plane 2,1
20  // 96 x47y57 SB_SML plane 2
21  // 97 x47y57 SB_SML plane 3
82  // 98 x47y57 SB_SML plane 4,3
2A  // 99 x47y57 SB_SML plane 4
88  // 100 x47y57 SB_SML plane 5
02  // 101 x47y57 SB_SML plane 6,5
71  // 102 x47y57 SB_SML plane 6
A1  // 103 x47y57 SB_SML plane 7
82  // 104 x47y57 SB_SML plane 8,7
2A  // 105 x47y57 SB_SML plane 8
A8  // 106 x47y57 SB_SML plane 9
82  // 107 x47y57 SB_SML plane 10,9
53  // 108 x47y57 SB_SML plane 10
A8  // 109 x47y57 SB_SML plane 11
12  // 110 x47y57 SB_SML plane 12,11
2A  // 111 x47y57 SB_SML plane 12
7E // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x49y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 89C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1D // y_sel: 57
33 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 89CE
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y57 CPE[0]
00  //  1 x49y57 CPE[1]
00  //  2 x49y57 CPE[2]
00  //  3 x49y57 CPE[3]
00  //  4 x49y57 CPE[4]
00  //  5 x49y57 CPE[5]
00  //  6 x49y57 CPE[6]
00  //  7 x49y57 CPE[7]
00  //  8 x49y57 CPE[8]
00  //  9 x49y57 CPE[9]
00  // 10 x49y58 CPE[0]  _a75  C_///AND/
00  // 11 x49y58 CPE[1]
00  // 12 x49y58 CPE[2]
00  // 13 x49y58 CPE[3]
00  // 14 x49y58 CPE[4]
00  // 15 x49y58 CPE[5]
00  // 16 x49y58 CPE[6]
00  // 17 x49y58 CPE[7]
00  // 18 x49y58 CPE[8]
00  // 19 x49y58 CPE[9]
00  // 20 x50y57 CPE[0]  net1 = net2: _a142  C_ADDF2///ADDF2/
00  // 21 x50y57 CPE[1]
00  // 22 x50y57 CPE[2]
00  // 23 x50y57 CPE[3]
00  // 24 x50y57 CPE[4]
00  // 25 x50y57 CPE[5]
00  // 26 x50y57 CPE[6]
00  // 27 x50y57 CPE[7]
00  // 28 x50y57 CPE[8]
00  // 29 x50y57 CPE[9]
00  // 30 x50y58 CPE[0]  _a189  C_AND/D///    
00  // 31 x50y58 CPE[1]
00  // 32 x50y58 CPE[2]
00  // 33 x50y58 CPE[3]
00  // 34 x50y58 CPE[4]
00  // 35 x50y58 CPE[5]
00  // 36 x50y58 CPE[6]
00  // 37 x50y58 CPE[7]
00  // 38 x50y58 CPE[8]
00  // 39 x50y58 CPE[9]
00  // 40 x49y57 INMUX plane 2,1
00  // 41 x49y57 INMUX plane 4,3
08  // 42 x49y57 INMUX plane 6,5
09  // 43 x49y57 INMUX plane 8,7
08  // 44 x49y57 INMUX plane 10,9
0D  // 45 x49y57 INMUX plane 12,11
36  // 46 x49y58 INMUX plane 2,1
05  // 47 x49y58 INMUX plane 4,3
1D  // 48 x49y58 INMUX plane 6,5
00  // 49 x49y58 INMUX plane 8,7
00  // 50 x49y58 INMUX plane 10,9
08  // 51 x49y58 INMUX plane 12,11
38  // 52 x50y57 INMUX plane 2,1
00  // 53 x50y57 INMUX plane 4,3
00  // 54 x50y57 INMUX plane 6,5
28  // 55 x50y57 INMUX plane 8,7
00  // 56 x50y57 INMUX plane 10,9
08  // 57 x50y57 INMUX plane 12,11
00  // 58 x50y58 INMUX plane 2,1
2C  // 59 x50y58 INMUX plane 4,3
00  // 60 x50y58 INMUX plane 6,5
30  // 61 x50y58 INMUX plane 8,7
31  // 62 x50y58 INMUX plane 10,9
28  // 63 x50y58 INMUX plane 12,11
00  // 64 x49y57 SB_BIG plane 1
00  // 65 x49y57 SB_BIG plane 1
00  // 66 x49y57 SB_DRIVE plane 2,1
48  // 67 x49y57 SB_BIG plane 2
12  // 68 x49y57 SB_BIG plane 2
48  // 69 x49y57 SB_BIG plane 3
12  // 70 x49y57 SB_BIG plane 3
00  // 71 x49y57 SB_DRIVE plane 4,3
48  // 72 x49y57 SB_BIG plane 4
12  // 73 x49y57 SB_BIG plane 4
00  // 74 x49y57 SB_BIG plane 5
00  // 75 x49y57 SB_BIG plane 5
00  // 76 x49y57 SB_DRIVE plane 6,5
59  // 77 x49y57 SB_BIG plane 6
12  // 78 x49y57 SB_BIG plane 6
48  // 79 x49y57 SB_BIG plane 7
12  // 80 x49y57 SB_BIG plane 7
00  // 81 x49y57 SB_DRIVE plane 8,7
48  // 82 x49y57 SB_BIG plane 8
12  // 83 x49y57 SB_BIG plane 8
00  // 84 x49y57 SB_BIG plane 9
00  // 85 x49y57 SB_BIG plane 9
00  // 86 x49y57 SB_DRIVE plane 10,9
19  // 87 x49y57 SB_BIG plane 10
00  // 88 x49y57 SB_BIG plane 10
00  // 89 x49y57 SB_BIG plane 11
00  // 90 x49y57 SB_BIG plane 11
00  // 91 x49y57 SB_DRIVE plane 12,11
10  // 92 x49y57 SB_BIG plane 12
01  // 93 x49y57 SB_BIG plane 12
00  // 94 x50y58 SB_SML plane 1
80  // 95 x50y58 SB_SML plane 2,1
28  // 96 x50y58 SB_SML plane 2
28  // 97 x50y58 SB_SML plane 3
C2  // 98 x50y58 SB_SML plane 4,3
35  // 99 x50y58 SB_SML plane 4
00  // 100 x50y58 SB_SML plane 5
80  // 101 x50y58 SB_SML plane 6,5
2A  // 102 x50y58 SB_SML plane 6
28  // 103 x50y58 SB_SML plane 7
82  // 104 x50y58 SB_SML plane 8,7
22  // 105 x50y58 SB_SML plane 8
F0 // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x51y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1D // y_sel: 57
5B // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A46
32 // Length: 50
0C // -- CRC low byte
2A // -- CRC high byte
00  //  0 x51y57 CPE[0]
00  //  1 x51y57 CPE[1]
00  //  2 x51y57 CPE[2]
00  //  3 x51y57 CPE[3]
00  //  4 x51y57 CPE[4]
00  //  5 x51y57 CPE[5]
00  //  6 x51y57 CPE[6]
00  //  7 x51y57 CPE[7]
00  //  8 x51y57 CPE[8]
00  //  9 x51y57 CPE[9]
00  // 10 x51y58 CPE[0]
00  // 11 x51y58 CPE[1]
00  // 12 x51y58 CPE[2]
00  // 13 x51y58 CPE[3]
00  // 14 x51y58 CPE[4]
00  // 15 x51y58 CPE[5]
00  // 16 x51y58 CPE[6]
00  // 17 x51y58 CPE[7]
00  // 18 x51y58 CPE[8]
00  // 19 x51y58 CPE[9]
00  // 20 x52y57 CPE[0]
00  // 21 x52y57 CPE[1]
00  // 22 x52y57 CPE[2]
00  // 23 x52y57 CPE[3]
00  // 24 x52y57 CPE[4]
00  // 25 x52y57 CPE[5]
00  // 26 x52y57 CPE[6]
00  // 27 x52y57 CPE[7]
00  // 28 x52y57 CPE[8]
00  // 29 x52y57 CPE[9]
00  // 30 x52y58 CPE[0]
00  // 31 x52y58 CPE[1]
00  // 32 x52y58 CPE[2]
00  // 33 x52y58 CPE[3]
00  // 34 x52y58 CPE[4]
00  // 35 x52y58 CPE[5]
00  // 36 x52y58 CPE[6]
00  // 37 x52y58 CPE[7]
00  // 38 x52y58 CPE[8]
00  // 39 x52y58 CPE[9]
00  // 40 x51y57 INMUX plane 2,1
00  // 41 x51y57 INMUX plane 4,3
08  // 42 x51y57 INMUX plane 6,5
00  // 43 x51y57 INMUX plane 8,7
08  // 44 x51y57 INMUX plane 10,9
08  // 45 x51y57 INMUX plane 12,11
00  // 46 x51y58 INMUX plane 2,1
00  // 47 x51y58 INMUX plane 4,3
00  // 48 x51y58 INMUX plane 6,5
28  // 49 x51y58 INMUX plane 8,7
13 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
10  // 71 x-1y59 SB_DRIVE plane 4,3
09  // 72 x-1y59 SB_BIG plane 4
25  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
79  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
01  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
72  // 90 x-1y59 SB_BIG plane 11
08  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
78 // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1E // y_sel: 59
F9 // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B82
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x1y59 CPE[0]
00  //  1 x1y59 CPE[1]
00  //  2 x1y59 CPE[2]
00  //  3 x1y59 CPE[3]
00  //  4 x1y59 CPE[4]
00  //  5 x1y59 CPE[5]
00  //  6 x1y59 CPE[6]
00  //  7 x1y59 CPE[7]
00  //  8 x1y59 CPE[8]
00  //  9 x1y59 CPE[9]
00  // 10 x1y60 CPE[0]
00  // 11 x1y60 CPE[1]
00  // 12 x1y60 CPE[2]
00  // 13 x1y60 CPE[3]
00  // 14 x1y60 CPE[4]
00  // 15 x1y60 CPE[5]
00  // 16 x1y60 CPE[6]
00  // 17 x1y60 CPE[7]
00  // 18 x1y60 CPE[8]
00  // 19 x1y60 CPE[9]
00  // 20 x2y59 CPE[0]
00  // 21 x2y59 CPE[1]
00  // 22 x2y59 CPE[2]
00  // 23 x2y59 CPE[3]
00  // 24 x2y59 CPE[4]
00  // 25 x2y59 CPE[5]
00  // 26 x2y59 CPE[6]
00  // 27 x2y59 CPE[7]
00  // 28 x2y59 CPE[8]
00  // 29 x2y59 CPE[9]
00  // 30 x2y60 CPE[0]
00  // 31 x2y60 CPE[1]
00  // 32 x2y60 CPE[2]
00  // 33 x2y60 CPE[3]
00  // 34 x2y60 CPE[4]
00  // 35 x2y60 CPE[5]
00  // 36 x2y60 CPE[6]
00  // 37 x2y60 CPE[7]
00  // 38 x2y60 CPE[8]
00  // 39 x2y60 CPE[9]
00  // 40 x1y59 INMUX plane 2,1
08  // 41 x1y59 INMUX plane 4,3
00  // 42 x1y59 INMUX plane 6,5
00  // 43 x1y59 INMUX plane 8,7
01  // 44 x1y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x15y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BB5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1E // y_sel: 59
E1 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BBD
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y59 CPE[0]
00  //  1 x15y59 CPE[1]
00  //  2 x15y59 CPE[2]
00  //  3 x15y59 CPE[3]
00  //  4 x15y59 CPE[4]
00  //  5 x15y59 CPE[5]
00  //  6 x15y59 CPE[6]
00  //  7 x15y59 CPE[7]
00  //  8 x15y59 CPE[8]
00  //  9 x15y59 CPE[9]
00  // 10 x15y60 CPE[0]
00  // 11 x15y60 CPE[1]
00  // 12 x15y60 CPE[2]
00  // 13 x15y60 CPE[3]
00  // 14 x15y60 CPE[4]
00  // 15 x15y60 CPE[5]
00  // 16 x15y60 CPE[6]
00  // 17 x15y60 CPE[7]
00  // 18 x15y60 CPE[8]
00  // 19 x15y60 CPE[9]
00  // 20 x16y59 CPE[0]
00  // 21 x16y59 CPE[1]
00  // 22 x16y59 CPE[2]
00  // 23 x16y59 CPE[3]
00  // 24 x16y59 CPE[4]
00  // 25 x16y59 CPE[5]
00  // 26 x16y59 CPE[6]
00  // 27 x16y59 CPE[7]
00  // 28 x16y59 CPE[8]
00  // 29 x16y59 CPE[9]
00  // 30 x16y60 CPE[0]
00  // 31 x16y60 CPE[1]
00  // 32 x16y60 CPE[2]
00  // 33 x16y60 CPE[3]
00  // 34 x16y60 CPE[4]
00  // 35 x16y60 CPE[5]
00  // 36 x16y60 CPE[6]
00  // 37 x16y60 CPE[7]
00  // 38 x16y60 CPE[8]
00  // 39 x16y60 CPE[9]
00  // 40 x15y59 INMUX plane 2,1
00  // 41 x15y59 INMUX plane 4,3
00  // 42 x15y59 INMUX plane 6,5
00  // 43 x15y59 INMUX plane 8,7
00  // 44 x15y59 INMUX plane 10,9
00  // 45 x15y59 INMUX plane 12,11
00  // 46 x15y60 INMUX plane 2,1
00  // 47 x15y60 INMUX plane 4,3
00  // 48 x15y60 INMUX plane 6,5
00  // 49 x15y60 INMUX plane 8,7
00  // 50 x15y60 INMUX plane 10,9
00  // 51 x15y60 INMUX plane 12,11
00  // 52 x16y59 INMUX plane 2,1
08  // 53 x16y59 INMUX plane 4,3
00  // 54 x16y59 INMUX plane 6,5
00  // 55 x16y59 INMUX plane 8,7
01  // 56 x16y59 INMUX plane 10,9
00  // 57 x16y59 INMUX plane 12,11
00  // 58 x16y60 INMUX plane 2,1
00  // 59 x16y60 INMUX plane 4,3
00  // 60 x16y60 INMUX plane 6,5
00  // 61 x16y60 INMUX plane 8,7
00  // 62 x16y60 INMUX plane 10,9
00  // 63 x16y60 INMUX plane 12,11
00  // 64 x15y59 SB_BIG plane 1
00  // 65 x15y59 SB_BIG plane 1
00  // 66 x15y59 SB_DRIVE plane 2,1
00  // 67 x15y59 SB_BIG plane 2
00  // 68 x15y59 SB_BIG plane 2
00  // 69 x15y59 SB_BIG plane 3
00  // 70 x15y59 SB_BIG plane 3
10  // 71 x15y59 SB_DRIVE plane 4,3
31  // 72 x15y59 SB_BIG plane 4
00  // 73 x15y59 SB_BIG plane 4
00  // 74 x15y59 SB_BIG plane 5
00  // 75 x15y59 SB_BIG plane 5
00  // 76 x15y59 SB_DRIVE plane 6,5
00  // 77 x15y59 SB_BIG plane 6
00  // 78 x15y59 SB_BIG plane 6
00  // 79 x15y59 SB_BIG plane 7
00  // 80 x15y59 SB_BIG plane 7
00  // 81 x15y59 SB_DRIVE plane 8,7
00  // 82 x15y59 SB_BIG plane 8
00  // 83 x15y59 SB_BIG plane 8
31  // 84 x15y59 SB_BIG plane 9
00  // 85 x15y59 SB_BIG plane 9
01  // 86 x15y59 SB_DRIVE plane 10,9
2C // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x17y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C1A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1E // y_sel: 59
39 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C22
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x17y59 CPE[0]
00  //  1 x17y59 CPE[1]
00  //  2 x17y59 CPE[2]
00  //  3 x17y59 CPE[3]
00  //  4 x17y59 CPE[4]
00  //  5 x17y59 CPE[5]
00  //  6 x17y59 CPE[6]
00  //  7 x17y59 CPE[7]
00  //  8 x17y59 CPE[8]
00  //  9 x17y59 CPE[9]
00  // 10 x17y60 CPE[0]
00  // 11 x17y60 CPE[1]
00  // 12 x17y60 CPE[2]
00  // 13 x17y60 CPE[3]
00  // 14 x17y60 CPE[4]
00  // 15 x17y60 CPE[5]
00  // 16 x17y60 CPE[6]
00  // 17 x17y60 CPE[7]
00  // 18 x17y60 CPE[8]
00  // 19 x17y60 CPE[9]
00  // 20 x18y59 CPE[0]
00  // 21 x18y59 CPE[1]
00  // 22 x18y59 CPE[2]
00  // 23 x18y59 CPE[3]
00  // 24 x18y59 CPE[4]
00  // 25 x18y59 CPE[5]
00  // 26 x18y59 CPE[6]
00  // 27 x18y59 CPE[7]
00  // 28 x18y59 CPE[8]
00  // 29 x18y59 CPE[9]
00  // 30 x18y60 CPE[0]
00  // 31 x18y60 CPE[1]
00  // 32 x18y60 CPE[2]
00  // 33 x18y60 CPE[3]
00  // 34 x18y60 CPE[4]
00  // 35 x18y60 CPE[5]
00  // 36 x18y60 CPE[6]
00  // 37 x18y60 CPE[7]
00  // 38 x18y60 CPE[8]
00  // 39 x18y60 CPE[9]
00  // 40 x17y59 INMUX plane 2,1
08  // 41 x17y59 INMUX plane 4,3
00  // 42 x17y59 INMUX plane 6,5
00  // 43 x17y59 INMUX plane 8,7
01  // 44 x17y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x19y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C55     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1E // y_sel: 59
51 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C5D
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y59 CPE[0]
00  //  1 x19y59 CPE[1]
00  //  2 x19y59 CPE[2]
00  //  3 x19y59 CPE[3]
00  //  4 x19y59 CPE[4]
00  //  5 x19y59 CPE[5]
00  //  6 x19y59 CPE[6]
00  //  7 x19y59 CPE[7]
00  //  8 x19y59 CPE[8]
00  //  9 x19y59 CPE[9]
00  // 10 x19y60 CPE[0]
00  // 11 x19y60 CPE[1]
00  // 12 x19y60 CPE[2]
00  // 13 x19y60 CPE[3]
00  // 14 x19y60 CPE[4]
00  // 15 x19y60 CPE[5]
00  // 16 x19y60 CPE[6]
00  // 17 x19y60 CPE[7]
00  // 18 x19y60 CPE[8]
00  // 19 x19y60 CPE[9]
00  // 20 x20y59 CPE[0]
00  // 21 x20y59 CPE[1]
00  // 22 x20y59 CPE[2]
00  // 23 x20y59 CPE[3]
00  // 24 x20y59 CPE[4]
00  // 25 x20y59 CPE[5]
00  // 26 x20y59 CPE[6]
00  // 27 x20y59 CPE[7]
00  // 28 x20y59 CPE[8]
00  // 29 x20y59 CPE[9]
00  // 30 x20y60 CPE[0]
00  // 31 x20y60 CPE[1]
00  // 32 x20y60 CPE[2]
00  // 33 x20y60 CPE[3]
00  // 34 x20y60 CPE[4]
00  // 35 x20y60 CPE[5]
00  // 36 x20y60 CPE[6]
00  // 37 x20y60 CPE[7]
00  // 38 x20y60 CPE[8]
00  // 39 x20y60 CPE[9]
00  // 40 x19y59 INMUX plane 2,1
00  // 41 x19y59 INMUX plane 4,3
00  // 42 x19y59 INMUX plane 6,5
00  // 43 x19y59 INMUX plane 8,7
00  // 44 x19y59 INMUX plane 10,9
00  // 45 x19y59 INMUX plane 12,11
00  // 46 x19y60 INMUX plane 2,1
00  // 47 x19y60 INMUX plane 4,3
00  // 48 x19y60 INMUX plane 6,5
00  // 49 x19y60 INMUX plane 8,7
00  // 50 x19y60 INMUX plane 10,9
00  // 51 x19y60 INMUX plane 12,11
00  // 52 x20y59 INMUX plane 2,1
08  // 53 x20y59 INMUX plane 4,3
00  // 54 x20y59 INMUX plane 6,5
00  // 55 x20y59 INMUX plane 8,7
01  // 56 x20y59 INMUX plane 10,9
00  // 57 x20y59 INMUX plane 12,11
00  // 58 x20y60 INMUX plane 2,1
00  // 59 x20y60 INMUX plane 4,3
00  // 60 x20y60 INMUX plane 6,5
00  // 61 x20y60 INMUX plane 8,7
00  // 62 x20y60 INMUX plane 10,9
00  // 63 x20y60 INMUX plane 12,11
00  // 64 x19y59 SB_BIG plane 1
00  // 65 x19y59 SB_BIG plane 1
00  // 66 x19y59 SB_DRIVE plane 2,1
00  // 67 x19y59 SB_BIG plane 2
00  // 68 x19y59 SB_BIG plane 2
00  // 69 x19y59 SB_BIG plane 3
00  // 70 x19y59 SB_BIG plane 3
00  // 71 x19y59 SB_DRIVE plane 4,3
39  // 72 x19y59 SB_BIG plane 4
00  // 73 x19y59 SB_BIG plane 4
00  // 74 x19y59 SB_BIG plane 5
00  // 75 x19y59 SB_BIG plane 5
00  // 76 x19y59 SB_DRIVE plane 6,5
00  // 77 x19y59 SB_BIG plane 6
00  // 78 x19y59 SB_BIG plane 6
00  // 79 x19y59 SB_BIG plane 7
00  // 80 x19y59 SB_BIG plane 7
00  // 81 x19y59 SB_DRIVE plane 8,7
00  // 82 x19y59 SB_BIG plane 8
00  // 83 x19y59 SB_BIG plane 8
39  // 84 x19y59 SB_BIG plane 9
C4 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x21y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1E // y_sel: 59
89 // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CC0
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x21y59 CPE[0]
00  //  1 x21y59 CPE[1]
00  //  2 x21y59 CPE[2]
00  //  3 x21y59 CPE[3]
00  //  4 x21y59 CPE[4]
00  //  5 x21y59 CPE[5]
00  //  6 x21y59 CPE[6]
00  //  7 x21y59 CPE[7]
00  //  8 x21y59 CPE[8]
00  //  9 x21y59 CPE[9]
00  // 10 x21y60 CPE[0]
00  // 11 x21y60 CPE[1]
00  // 12 x21y60 CPE[2]
00  // 13 x21y60 CPE[3]
00  // 14 x21y60 CPE[4]
00  // 15 x21y60 CPE[5]
00  // 16 x21y60 CPE[6]
00  // 17 x21y60 CPE[7]
00  // 18 x21y60 CPE[8]
00  // 19 x21y60 CPE[9]
00  // 20 x22y59 CPE[0]
00  // 21 x22y59 CPE[1]
00  // 22 x22y59 CPE[2]
00  // 23 x22y59 CPE[3]
00  // 24 x22y59 CPE[4]
00  // 25 x22y59 CPE[5]
00  // 26 x22y59 CPE[6]
00  // 27 x22y59 CPE[7]
00  // 28 x22y59 CPE[8]
00  // 29 x22y59 CPE[9]
00  // 30 x22y60 CPE[0]
00  // 31 x22y60 CPE[1]
00  // 32 x22y60 CPE[2]
00  // 33 x22y60 CPE[3]
00  // 34 x22y60 CPE[4]
00  // 35 x22y60 CPE[5]
00  // 36 x22y60 CPE[6]
00  // 37 x22y60 CPE[7]
00  // 38 x22y60 CPE[8]
00  // 39 x22y60 CPE[9]
00  // 40 x21y59 INMUX plane 2,1
08  // 41 x21y59 INMUX plane 4,3
00  // 42 x21y59 INMUX plane 6,5
00  // 43 x21y59 INMUX plane 8,7
01  // 44 x21y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x23y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CF3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1E // y_sel: 59
81 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CFB
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y59 CPE[0]
00  //  1 x23y59 CPE[1]
00  //  2 x23y59 CPE[2]
00  //  3 x23y59 CPE[3]
00  //  4 x23y59 CPE[4]
00  //  5 x23y59 CPE[5]
00  //  6 x23y59 CPE[6]
00  //  7 x23y59 CPE[7]
00  //  8 x23y59 CPE[8]
00  //  9 x23y59 CPE[9]
00  // 10 x23y60 CPE[0]
00  // 11 x23y60 CPE[1]
00  // 12 x23y60 CPE[2]
00  // 13 x23y60 CPE[3]
00  // 14 x23y60 CPE[4]
00  // 15 x23y60 CPE[5]
00  // 16 x23y60 CPE[6]
00  // 17 x23y60 CPE[7]
00  // 18 x23y60 CPE[8]
00  // 19 x23y60 CPE[9]
00  // 20 x24y59 CPE[0]
00  // 21 x24y59 CPE[1]
00  // 22 x24y59 CPE[2]
00  // 23 x24y59 CPE[3]
00  // 24 x24y59 CPE[4]
00  // 25 x24y59 CPE[5]
00  // 26 x24y59 CPE[6]
00  // 27 x24y59 CPE[7]
00  // 28 x24y59 CPE[8]
00  // 29 x24y59 CPE[9]
00  // 30 x24y60 CPE[0]
00  // 31 x24y60 CPE[1]
00  // 32 x24y60 CPE[2]
00  // 33 x24y60 CPE[3]
00  // 34 x24y60 CPE[4]
00  // 35 x24y60 CPE[5]
00  // 36 x24y60 CPE[6]
00  // 37 x24y60 CPE[7]
00  // 38 x24y60 CPE[8]
00  // 39 x24y60 CPE[9]
00  // 40 x23y59 INMUX plane 2,1
00  // 41 x23y59 INMUX plane 4,3
00  // 42 x23y59 INMUX plane 6,5
00  // 43 x23y59 INMUX plane 8,7
00  // 44 x23y59 INMUX plane 10,9
00  // 45 x23y59 INMUX plane 12,11
00  // 46 x23y60 INMUX plane 2,1
00  // 47 x23y60 INMUX plane 4,3
00  // 48 x23y60 INMUX plane 6,5
00  // 49 x23y60 INMUX plane 8,7
00  // 50 x23y60 INMUX plane 10,9
00  // 51 x23y60 INMUX plane 12,11
00  // 52 x24y59 INMUX plane 2,1
00  // 53 x24y59 INMUX plane 4,3
00  // 54 x24y59 INMUX plane 6,5
00  // 55 x24y59 INMUX plane 8,7
00  // 56 x24y59 INMUX plane 10,9
00  // 57 x24y59 INMUX plane 12,11
00  // 58 x24y60 INMUX plane 2,1
00  // 59 x24y60 INMUX plane 4,3
00  // 60 x24y60 INMUX plane 6,5
00  // 61 x24y60 INMUX plane 8,7
00  // 62 x24y60 INMUX plane 10,9
00  // 63 x24y60 INMUX plane 12,11
00  // 64 x23y59 SB_BIG plane 1
00  // 65 x23y59 SB_BIG plane 1
00  // 66 x23y59 SB_DRIVE plane 2,1
00  // 67 x23y59 SB_BIG plane 2
00  // 68 x23y59 SB_BIG plane 2
00  // 69 x23y59 SB_BIG plane 3
00  // 70 x23y59 SB_BIG plane 3
40  // 71 x23y59 SB_DRIVE plane 4,3
00  // 72 x23y59 SB_BIG plane 4
00  // 73 x23y59 SB_BIG plane 4
00  // 74 x23y59 SB_BIG plane 5
00  // 75 x23y59 SB_BIG plane 5
00  // 76 x23y59 SB_DRIVE plane 6,5
00  // 77 x23y59 SB_BIG plane 6
00  // 78 x23y59 SB_BIG plane 6
00  // 79 x23y59 SB_BIG plane 7
00  // 80 x23y59 SB_BIG plane 7
00  // 81 x23y59 SB_DRIVE plane 8,7
00  // 82 x23y59 SB_BIG plane 8
00  // 83 x23y59 SB_BIG plane 8
00  // 84 x23y59 SB_BIG plane 9
00  // 85 x23y59 SB_BIG plane 9
04  // 86 x23y59 SB_DRIVE plane 10,9
90 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x31y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1E // y_sel: 59
B0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D60
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x31y59 CPE[0]
00  //  1 x31y59 CPE[1]
00  //  2 x31y59 CPE[2]
00  //  3 x31y59 CPE[3]
00  //  4 x31y59 CPE[4]
00  //  5 x31y59 CPE[5]
00  //  6 x31y59 CPE[6]
00  //  7 x31y59 CPE[7]
00  //  8 x31y59 CPE[8]
00  //  9 x31y59 CPE[9]
00  // 10 x31y60 CPE[0]
00  // 11 x31y60 CPE[1]
00  // 12 x31y60 CPE[2]
00  // 13 x31y60 CPE[3]
00  // 14 x31y60 CPE[4]
00  // 15 x31y60 CPE[5]
00  // 16 x31y60 CPE[6]
00  // 17 x31y60 CPE[7]
00  // 18 x31y60 CPE[8]
00  // 19 x31y60 CPE[9]
00  // 20 x32y59 CPE[0]
00  // 21 x32y59 CPE[1]
00  // 22 x32y59 CPE[2]
00  // 23 x32y59 CPE[3]
00  // 24 x32y59 CPE[4]
00  // 25 x32y59 CPE[5]
00  // 26 x32y59 CPE[6]
00  // 27 x32y59 CPE[7]
00  // 28 x32y59 CPE[8]
00  // 29 x32y59 CPE[9]
00  // 30 x32y60 CPE[0]
00  // 31 x32y60 CPE[1]
00  // 32 x32y60 CPE[2]
00  // 33 x32y60 CPE[3]
00  // 34 x32y60 CPE[4]
00  // 35 x32y60 CPE[5]
00  // 36 x32y60 CPE[6]
00  // 37 x32y60 CPE[7]
00  // 38 x32y60 CPE[8]
00  // 39 x32y60 CPE[9]
00  // 40 x31y59 INMUX plane 2,1
00  // 41 x31y59 INMUX plane 4,3
00  // 42 x31y59 INMUX plane 6,5
00  // 43 x31y59 INMUX plane 8,7
00  // 44 x31y59 INMUX plane 10,9
00  // 45 x31y59 INMUX plane 12,11
00  // 46 x31y60 INMUX plane 2,1
00  // 47 x31y60 INMUX plane 4,3
00  // 48 x31y60 INMUX plane 6,5
00  // 49 x31y60 INMUX plane 8,7
00  // 50 x31y60 INMUX plane 10,9
00  // 51 x31y60 INMUX plane 12,11
00  // 52 x32y59 INMUX plane 2,1
08  // 53 x32y59 INMUX plane 4,3
00  // 54 x32y59 INMUX plane 6,5
00  // 55 x32y59 INMUX plane 8,7
01  // 56 x32y59 INMUX plane 10,9
00  // 57 x32y59 INMUX plane 12,11
00  // 58 x32y60 INMUX plane 2,1
00  // 59 x32y60 INMUX plane 4,3
00  // 60 x32y60 INMUX plane 6,5
00  // 61 x32y60 INMUX plane 8,7
00  // 62 x32y60 INMUX plane 10,9
00  // 63 x32y60 INMUX plane 12,11
00  // 64 x31y59 SB_BIG plane 1
00  // 65 x31y59 SB_BIG plane 1
00  // 66 x31y59 SB_DRIVE plane 2,1
00  // 67 x31y59 SB_BIG plane 2
00  // 68 x31y59 SB_BIG plane 2
00  // 69 x31y59 SB_BIG plane 3
00  // 70 x31y59 SB_BIG plane 3
10  // 71 x31y59 SB_DRIVE plane 4,3
31  // 72 x31y59 SB_BIG plane 4
00  // 73 x31y59 SB_BIG plane 4
00  // 74 x31y59 SB_BIG plane 5
00  // 75 x31y59 SB_BIG plane 5
00  // 76 x31y59 SB_DRIVE plane 6,5
00  // 77 x31y59 SB_BIG plane 6
00  // 78 x31y59 SB_BIG plane 6
00  // 79 x31y59 SB_BIG plane 7
00  // 80 x31y59 SB_BIG plane 7
00  // 81 x31y59 SB_DRIVE plane 8,7
00  // 82 x31y59 SB_BIG plane 8
00  // 83 x31y59 SB_BIG plane 8
31  // 84 x31y59 SB_BIG plane 9
00  // 85 x31y59 SB_BIG plane 9
01  // 86 x31y59 SB_DRIVE plane 10,9
2C // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x33y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1E // y_sel: 59
68 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DC5
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x33y59 CPE[0]
00  //  1 x33y59 CPE[1]
00  //  2 x33y59 CPE[2]
00  //  3 x33y59 CPE[3]
00  //  4 x33y59 CPE[4]
00  //  5 x33y59 CPE[5]
00  //  6 x33y59 CPE[6]
00  //  7 x33y59 CPE[7]
00  //  8 x33y59 CPE[8]
00  //  9 x33y59 CPE[9]
00  // 10 x33y60 CPE[0]
00  // 11 x33y60 CPE[1]
00  // 12 x33y60 CPE[2]
00  // 13 x33y60 CPE[3]
00  // 14 x33y60 CPE[4]
00  // 15 x33y60 CPE[5]
00  // 16 x33y60 CPE[6]
00  // 17 x33y60 CPE[7]
00  // 18 x33y60 CPE[8]
00  // 19 x33y60 CPE[9]
00  // 20 x34y59 CPE[0]
00  // 21 x34y59 CPE[1]
00  // 22 x34y59 CPE[2]
00  // 23 x34y59 CPE[3]
00  // 24 x34y59 CPE[4]
00  // 25 x34y59 CPE[5]
00  // 26 x34y59 CPE[6]
00  // 27 x34y59 CPE[7]
00  // 28 x34y59 CPE[8]
00  // 29 x34y59 CPE[9]
00  // 30 x34y60 CPE[0]
00  // 31 x34y60 CPE[1]
00  // 32 x34y60 CPE[2]
00  // 33 x34y60 CPE[3]
00  // 34 x34y60 CPE[4]
00  // 35 x34y60 CPE[5]
00  // 36 x34y60 CPE[6]
00  // 37 x34y60 CPE[7]
00  // 38 x34y60 CPE[8]
00  // 39 x34y60 CPE[9]
00  // 40 x33y59 INMUX plane 2,1
08  // 41 x33y59 INMUX plane 4,3
00  // 42 x33y59 INMUX plane 6,5
00  // 43 x33y59 INMUX plane 8,7
01  // 44 x33y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x35y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1E // y_sel: 59
00 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E00
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x35y59 CPE[0]
00  //  1 x35y59 CPE[1]
00  //  2 x35y59 CPE[2]
00  //  3 x35y59 CPE[3]
00  //  4 x35y59 CPE[4]
00  //  5 x35y59 CPE[5]
00  //  6 x35y59 CPE[6]
00  //  7 x35y59 CPE[7]
00  //  8 x35y59 CPE[8]
00  //  9 x35y59 CPE[9]
00  // 10 x35y60 CPE[0]
00  // 11 x35y60 CPE[1]
00  // 12 x35y60 CPE[2]
00  // 13 x35y60 CPE[3]
00  // 14 x35y60 CPE[4]
00  // 15 x35y60 CPE[5]
00  // 16 x35y60 CPE[6]
00  // 17 x35y60 CPE[7]
00  // 18 x35y60 CPE[8]
00  // 19 x35y60 CPE[9]
00  // 20 x36y59 CPE[0]
00  // 21 x36y59 CPE[1]
00  // 22 x36y59 CPE[2]
00  // 23 x36y59 CPE[3]
00  // 24 x36y59 CPE[4]
00  // 25 x36y59 CPE[5]
00  // 26 x36y59 CPE[6]
00  // 27 x36y59 CPE[7]
00  // 28 x36y59 CPE[8]
00  // 29 x36y59 CPE[9]
00  // 30 x36y60 CPE[0]
00  // 31 x36y60 CPE[1]
00  // 32 x36y60 CPE[2]
00  // 33 x36y60 CPE[3]
00  // 34 x36y60 CPE[4]
00  // 35 x36y60 CPE[5]
00  // 36 x36y60 CPE[6]
00  // 37 x36y60 CPE[7]
00  // 38 x36y60 CPE[8]
00  // 39 x36y60 CPE[9]
00  // 40 x35y59 INMUX plane 2,1
00  // 41 x35y59 INMUX plane 4,3
00  // 42 x35y59 INMUX plane 6,5
00  // 43 x35y59 INMUX plane 8,7
00  // 44 x35y59 INMUX plane 10,9
00  // 45 x35y59 INMUX plane 12,11
00  // 46 x35y60 INMUX plane 2,1
00  // 47 x35y60 INMUX plane 4,3
00  // 48 x35y60 INMUX plane 6,5
00  // 49 x35y60 INMUX plane 8,7
00  // 50 x35y60 INMUX plane 10,9
00  // 51 x35y60 INMUX plane 12,11
00  // 52 x36y59 INMUX plane 2,1
08  // 53 x36y59 INMUX plane 4,3
00  // 54 x36y59 INMUX plane 6,5
00  // 55 x36y59 INMUX plane 8,7
01  // 56 x36y59 INMUX plane 10,9
00  // 57 x36y59 INMUX plane 12,11
00  // 58 x36y60 INMUX plane 2,1
00  // 59 x36y60 INMUX plane 4,3
00  // 60 x36y60 INMUX plane 6,5
00  // 61 x36y60 INMUX plane 8,7
00  // 62 x36y60 INMUX plane 10,9
00  // 63 x36y60 INMUX plane 12,11
00  // 64 x35y59 SB_BIG plane 1
00  // 65 x35y59 SB_BIG plane 1
00  // 66 x35y59 SB_DRIVE plane 2,1
00  // 67 x35y59 SB_BIG plane 2
00  // 68 x35y59 SB_BIG plane 2
00  // 69 x35y59 SB_BIG plane 3
00  // 70 x35y59 SB_BIG plane 3
00  // 71 x35y59 SB_DRIVE plane 4,3
31  // 72 x35y59 SB_BIG plane 4
00  // 73 x35y59 SB_BIG plane 4
00  // 74 x35y59 SB_BIG plane 5
00  // 75 x35y59 SB_BIG plane 5
00  // 76 x35y59 SB_DRIVE plane 6,5
00  // 77 x35y59 SB_BIG plane 6
00  // 78 x35y59 SB_BIG plane 6
00  // 79 x35y59 SB_BIG plane 7
00  // 80 x35y59 SB_BIG plane 7
00  // 81 x35y59 SB_DRIVE plane 8,7
00  // 82 x35y59 SB_BIG plane 8
00  // 83 x35y59 SB_BIG plane 8
31  // 84 x35y59 SB_BIG plane 9
E4 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x37y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1E // y_sel: 59
D8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E63
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x37y59 CPE[0]
00  //  1 x37y59 CPE[1]
00  //  2 x37y59 CPE[2]
00  //  3 x37y59 CPE[3]
00  //  4 x37y59 CPE[4]
00  //  5 x37y59 CPE[5]
00  //  6 x37y59 CPE[6]
00  //  7 x37y59 CPE[7]
00  //  8 x37y59 CPE[8]
00  //  9 x37y59 CPE[9]
00  // 10 x37y60 CPE[0]
00  // 11 x37y60 CPE[1]
00  // 12 x37y60 CPE[2]
00  // 13 x37y60 CPE[3]
00  // 14 x37y60 CPE[4]
00  // 15 x37y60 CPE[5]
00  // 16 x37y60 CPE[6]
00  // 17 x37y60 CPE[7]
00  // 18 x37y60 CPE[8]
00  // 19 x37y60 CPE[9]
00  // 20 x38y59 CPE[0]
00  // 21 x38y59 CPE[1]
00  // 22 x38y59 CPE[2]
00  // 23 x38y59 CPE[3]
00  // 24 x38y59 CPE[4]
00  // 25 x38y59 CPE[5]
00  // 26 x38y59 CPE[6]
00  // 27 x38y59 CPE[7]
00  // 28 x38y59 CPE[8]
00  // 29 x38y59 CPE[9]
00  // 30 x38y60 CPE[0]
00  // 31 x38y60 CPE[1]
00  // 32 x38y60 CPE[2]
00  // 33 x38y60 CPE[3]
00  // 34 x38y60 CPE[4]
00  // 35 x38y60 CPE[5]
00  // 36 x38y60 CPE[6]
00  // 37 x38y60 CPE[7]
00  // 38 x38y60 CPE[8]
00  // 39 x38y60 CPE[9]
00  // 40 x37y59 INMUX plane 2,1
08  // 41 x37y59 INMUX plane 4,3
00  // 42 x37y59 INMUX plane 6,5
00  // 43 x37y59 INMUX plane 8,7
01  // 44 x37y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x39y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E96     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1E // y_sel: 59
D0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E9E
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x39y59 CPE[0]
00  //  1 x39y59 CPE[1]
00  //  2 x39y59 CPE[2]
00  //  3 x39y59 CPE[3]
00  //  4 x39y59 CPE[4]
00  //  5 x39y59 CPE[5]
00  //  6 x39y59 CPE[6]
00  //  7 x39y59 CPE[7]
00  //  8 x39y59 CPE[8]
00  //  9 x39y59 CPE[9]
00  // 10 x39y60 CPE[0]
00  // 11 x39y60 CPE[1]
00  // 12 x39y60 CPE[2]
00  // 13 x39y60 CPE[3]
00  // 14 x39y60 CPE[4]
00  // 15 x39y60 CPE[5]
00  // 16 x39y60 CPE[6]
00  // 17 x39y60 CPE[7]
00  // 18 x39y60 CPE[8]
00  // 19 x39y60 CPE[9]
00  // 20 x40y59 CPE[0]
00  // 21 x40y59 CPE[1]
00  // 22 x40y59 CPE[2]
00  // 23 x40y59 CPE[3]
00  // 24 x40y59 CPE[4]
00  // 25 x40y59 CPE[5]
00  // 26 x40y59 CPE[6]
00  // 27 x40y59 CPE[7]
00  // 28 x40y59 CPE[8]
00  // 29 x40y59 CPE[9]
00  // 30 x40y60 CPE[0]
00  // 31 x40y60 CPE[1]
00  // 32 x40y60 CPE[2]
00  // 33 x40y60 CPE[3]
00  // 34 x40y60 CPE[4]
00  // 35 x40y60 CPE[5]
00  // 36 x40y60 CPE[6]
00  // 37 x40y60 CPE[7]
00  // 38 x40y60 CPE[8]
00  // 39 x40y60 CPE[9]
00  // 40 x39y59 INMUX plane 2,1
00  // 41 x39y59 INMUX plane 4,3
00  // 42 x39y59 INMUX plane 6,5
00  // 43 x39y59 INMUX plane 8,7
00  // 44 x39y59 INMUX plane 10,9
00  // 45 x39y59 INMUX plane 12,11
00  // 46 x39y60 INMUX plane 2,1
00  // 47 x39y60 INMUX plane 4,3
00  // 48 x39y60 INMUX plane 6,5
00  // 49 x39y60 INMUX plane 8,7
00  // 50 x39y60 INMUX plane 10,9
00  // 51 x39y60 INMUX plane 12,11
00  // 52 x40y59 INMUX plane 2,1
00  // 53 x40y59 INMUX plane 4,3
00  // 54 x40y59 INMUX plane 6,5
00  // 55 x40y59 INMUX plane 8,7
00  // 56 x40y59 INMUX plane 10,9
00  // 57 x40y59 INMUX plane 12,11
00  // 58 x40y60 INMUX plane 2,1
00  // 59 x40y60 INMUX plane 4,3
00  // 60 x40y60 INMUX plane 6,5
00  // 61 x40y60 INMUX plane 8,7
00  // 62 x40y60 INMUX plane 10,9
00  // 63 x40y60 INMUX plane 12,11
00  // 64 x39y59 SB_BIG plane 1
00  // 65 x39y59 SB_BIG plane 1
00  // 66 x39y59 SB_DRIVE plane 2,1
00  // 67 x39y59 SB_BIG plane 2
00  // 68 x39y59 SB_BIG plane 2
00  // 69 x39y59 SB_BIG plane 3
00  // 70 x39y59 SB_BIG plane 3
40  // 71 x39y59 SB_DRIVE plane 4,3
00  // 72 x39y59 SB_BIG plane 4
00  // 73 x39y59 SB_BIG plane 4
00  // 74 x39y59 SB_BIG plane 5
00  // 75 x39y59 SB_BIG plane 5
00  // 76 x39y59 SB_DRIVE plane 6,5
00  // 77 x39y59 SB_BIG plane 6
00  // 78 x39y59 SB_BIG plane 6
00  // 79 x39y59 SB_BIG plane 7
00  // 80 x39y59 SB_BIG plane 7
00  // 81 x39y59 SB_DRIVE plane 8,7
00  // 82 x39y59 SB_BIG plane 8
00  // 83 x39y59 SB_BIG plane 8
00  // 84 x39y59 SB_BIG plane 9
00  // 85 x39y59 SB_BIG plane 9
04  // 86 x39y59 SB_DRIVE plane 10,9
90 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x43y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8EFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1E // y_sel: 59
60 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F03
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x43y59 CPE[0]
00  //  1 x43y59 CPE[1]
00  //  2 x43y59 CPE[2]
00  //  3 x43y59 CPE[3]
00  //  4 x43y59 CPE[4]
00  //  5 x43y59 CPE[5]
00  //  6 x43y59 CPE[6]
00  //  7 x43y59 CPE[7]
00  //  8 x43y59 CPE[8]
00  //  9 x43y59 CPE[9]
00  // 10 x43y60 CPE[0]
00  // 11 x43y60 CPE[1]
00  // 12 x43y60 CPE[2]
00  // 13 x43y60 CPE[3]
00  // 14 x43y60 CPE[4]
00  // 15 x43y60 CPE[5]
00  // 16 x43y60 CPE[6]
00  // 17 x43y60 CPE[7]
00  // 18 x43y60 CPE[8]
00  // 19 x43y60 CPE[9]
00  // 20 x44y59 CPE[0]
00  // 21 x44y59 CPE[1]
00  // 22 x44y59 CPE[2]
00  // 23 x44y59 CPE[3]
00  // 24 x44y59 CPE[4]
00  // 25 x44y59 CPE[5]
00  // 26 x44y59 CPE[6]
00  // 27 x44y59 CPE[7]
00  // 28 x44y59 CPE[8]
00  // 29 x44y59 CPE[9]
00  // 30 x44y60 CPE[0]
00  // 31 x44y60 CPE[1]
00  // 32 x44y60 CPE[2]
00  // 33 x44y60 CPE[3]
00  // 34 x44y60 CPE[4]
00  // 35 x44y60 CPE[5]
00  // 36 x44y60 CPE[6]
00  // 37 x44y60 CPE[7]
00  // 38 x44y60 CPE[8]
00  // 39 x44y60 CPE[9]
00  // 40 x43y59 INMUX plane 2,1
02  // 41 x43y59 INMUX plane 4,3
00  // 42 x43y59 INMUX plane 6,5
00  // 43 x43y59 INMUX plane 8,7
00  // 44 x43y59 INMUX plane 10,9
10  // 45 x43y59 INMUX plane 12,11
00  // 46 x43y60 INMUX plane 2,1
00  // 47 x43y60 INMUX plane 4,3
00  // 48 x43y60 INMUX plane 6,5
00  // 49 x43y60 INMUX plane 8,7
00  // 50 x43y60 INMUX plane 10,9
00  // 51 x43y60 INMUX plane 12,11
00  // 52 x44y59 INMUX plane 2,1
00  // 53 x44y59 INMUX plane 4,3
00  // 54 x44y59 INMUX plane 6,5
00  // 55 x44y59 INMUX plane 8,7
11  // 56 x44y59 INMUX plane 10,9
02  // 57 x44y59 INMUX plane 12,11
00  // 58 x44y60 INMUX plane 2,1
04  // 59 x44y60 INMUX plane 4,3
03  // 60 x44y60 INMUX plane 6,5
00  // 61 x44y60 INMUX plane 8,7
00  // 62 x44y60 INMUX plane 10,9
20  // 63 x44y60 INMUX plane 12,11
00  // 64 x43y59 SB_BIG plane 1
00  // 65 x43y59 SB_BIG plane 1
00  // 66 x43y59 SB_DRIVE plane 2,1
00  // 67 x43y59 SB_BIG plane 2
00  // 68 x43y59 SB_BIG plane 2
00  // 69 x43y59 SB_BIG plane 3
00  // 70 x43y59 SB_BIG plane 3
00  // 71 x43y59 SB_DRIVE plane 4,3
29  // 72 x43y59 SB_BIG plane 4
00  // 73 x43y59 SB_BIG plane 4
00  // 74 x43y59 SB_BIG plane 5
00  // 75 x43y59 SB_BIG plane 5
00  // 76 x43y59 SB_DRIVE plane 6,5
00  // 77 x43y59 SB_BIG plane 6
00  // 78 x43y59 SB_BIG plane 6
00  // 79 x43y59 SB_BIG plane 7
00  // 80 x43y59 SB_BIG plane 7
00  // 81 x43y59 SB_DRIVE plane 8,7
00  // 82 x43y59 SB_BIG plane 8
00  // 83 x43y59 SB_BIG plane 8
29  // 84 x43y59 SB_BIG plane 9
50 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x45y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F5E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1E // y_sel: 59
B8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F66
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y59 CPE[0]  _a96  C_AND////    _a188  C_///AND/D
00  //  1 x45y59 CPE[1]
00  //  2 x45y59 CPE[2]
00  //  3 x45y59 CPE[3]
00  //  4 x45y59 CPE[4]
00  //  5 x45y59 CPE[5]
00  //  6 x45y59 CPE[6]
00  //  7 x45y59 CPE[7]
00  //  8 x45y59 CPE[8]
00  //  9 x45y59 CPE[9]
00  // 10 x45y60 CPE[0]  _a97  C_AND////    _a95  C_///AND/
00  // 11 x45y60 CPE[1]
00  // 12 x45y60 CPE[2]
00  // 13 x45y60 CPE[3]
00  // 14 x45y60 CPE[4]
00  // 15 x45y60 CPE[5]
00  // 16 x45y60 CPE[6]
00  // 17 x45y60 CPE[7]
00  // 18 x45y60 CPE[8]
00  // 19 x45y60 CPE[9]
00  // 20 x46y59 CPE[0]  _a9  C_MX2b/D///    
00  // 21 x46y59 CPE[1]
00  // 22 x46y59 CPE[2]
00  // 23 x46y59 CPE[3]
00  // 24 x46y59 CPE[4]
00  // 25 x46y59 CPE[5]
00  // 26 x46y59 CPE[6]
00  // 27 x46y59 CPE[7]
00  // 28 x46y59 CPE[8]
00  // 29 x46y59 CPE[9]
00  // 30 x46y60 CPE[0]  _a94  C_AND////    _a45  C_///AND/D
00  // 31 x46y60 CPE[1]
00  // 32 x46y60 CPE[2]
00  // 33 x46y60 CPE[3]
00  // 34 x46y60 CPE[4]
00  // 35 x46y60 CPE[5]
00  // 36 x46y60 CPE[6]
00  // 37 x46y60 CPE[7]
00  // 38 x46y60 CPE[8]
00  // 39 x46y60 CPE[9]
00  // 40 x45y59 INMUX plane 2,1
04  // 41 x45y59 INMUX plane 4,3
2B  // 42 x45y59 INMUX plane 6,5
2D  // 43 x45y59 INMUX plane 8,7
30  // 44 x45y59 INMUX plane 10,9
28  // 45 x45y59 INMUX plane 12,11
36  // 46 x45y60 INMUX plane 2,1
36  // 47 x45y60 INMUX plane 4,3
2B  // 48 x45y60 INMUX plane 6,5
0A  // 49 x45y60 INMUX plane 8,7
00  // 50 x45y60 INMUX plane 10,9
00  // 51 x45y60 INMUX plane 12,11
00  // 52 x46y59 INMUX plane 2,1
20  // 53 x46y59 INMUX plane 4,3
92  // 54 x46y59 INMUX plane 6,5
20  // 55 x46y59 INMUX plane 8,7
88  // 56 x46y59 INMUX plane 10,9
4D  // 57 x46y59 INMUX plane 12,11
28  // 58 x46y60 INMUX plane 2,1
04  // 59 x46y60 INMUX plane 4,3
8D  // 60 x46y60 INMUX plane 6,5
6A  // 61 x46y60 INMUX plane 8,7
A9  // 62 x46y60 INMUX plane 10,9
D8  // 63 x46y60 INMUX plane 12,11
48  // 64 x46y60 SB_BIG plane 1
12  // 65 x46y60 SB_BIG plane 1
00  // 66 x46y60 SB_DRIVE plane 2,1
48  // 67 x46y60 SB_BIG plane 2
12  // 68 x46y60 SB_BIG plane 2
08  // 69 x46y60 SB_BIG plane 3
12  // 70 x46y60 SB_BIG plane 3
00  // 71 x46y60 SB_DRIVE plane 4,3
48  // 72 x46y60 SB_BIG plane 4
12  // 73 x46y60 SB_BIG plane 4
41  // 74 x46y60 SB_BIG plane 5
12  // 75 x46y60 SB_BIG plane 5
00  // 76 x46y60 SB_DRIVE plane 6,5
89  // 77 x46y60 SB_BIG plane 6
26  // 78 x46y60 SB_BIG plane 6
48  // 79 x46y60 SB_BIG plane 7
14  // 80 x46y60 SB_BIG plane 7
00  // 81 x46y60 SB_DRIVE plane 8,7
8E  // 82 x46y60 SB_BIG plane 8
26  // 83 x46y60 SB_BIG plane 8
56  // 84 x46y60 SB_BIG plane 9
24  // 85 x46y60 SB_BIG plane 9
00  // 86 x46y60 SB_DRIVE plane 10,9
41  // 87 x46y60 SB_BIG plane 10
12  // 88 x46y60 SB_BIG plane 10
92  // 89 x46y60 SB_BIG plane 11
14  // 90 x46y60 SB_BIG plane 11
00  // 91 x46y60 SB_DRIVE plane 12,11
48  // 92 x46y60 SB_BIG plane 12
02  // 93 x46y60 SB_BIG plane 12
A8  // 94 x45y59 SB_SML plane 1
E4  // 95 x45y59 SB_SML plane 2,1
54  // 96 x45y59 SB_SML plane 2
A8  // 97 x45y59 SB_SML plane 3
03  // 98 x45y59 SB_SML plane 4,3
5B  // 99 x45y59 SB_SML plane 4
A8  // 100 x45y59 SB_SML plane 5
82  // 101 x45y59 SB_SML plane 6,5
2A  // 102 x45y59 SB_SML plane 6
A8  // 103 x45y59 SB_SML plane 7
12  // 104 x45y59 SB_SML plane 8,7
78  // 105 x45y59 SB_SML plane 8
B0  // 106 x45y59 SB_SML plane 9
15  // 107 x45y59 SB_SML plane 10,9
52  // 108 x45y59 SB_SML plane 10
28  // 109 x45y59 SB_SML plane 11
13  // 110 x45y59 SB_SML plane 12,11
3A  // 111 x45y59 SB_SML plane 12
15 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x47y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8FDC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1E // y_sel: 59
70 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8FE4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y59 CPE[0]  _a258  C_MX4b////    
00  //  1 x47y59 CPE[1]
00  //  2 x47y59 CPE[2]
00  //  3 x47y59 CPE[3]
00  //  4 x47y59 CPE[4]
00  //  5 x47y59 CPE[5]
00  //  6 x47y59 CPE[6]
00  //  7 x47y59 CPE[7]
00  //  8 x47y59 CPE[8]
00  //  9 x47y59 CPE[9]
00  // 10 x47y60 CPE[0]  _a259  C_MX4b////    
00  // 11 x47y60 CPE[1]
00  // 12 x47y60 CPE[2]
00  // 13 x47y60 CPE[3]
00  // 14 x47y60 CPE[4]
00  // 15 x47y60 CPE[5]
00  // 16 x47y60 CPE[6]
00  // 17 x47y60 CPE[7]
00  // 18 x47y60 CPE[8]
00  // 19 x47y60 CPE[9]
00  // 20 x48y59 CPE[0]  _a132  C_ADDF/D///    _a311  C_////Bridge
00  // 21 x48y59 CPE[1]
00  // 22 x48y59 CPE[2]
00  // 23 x48y59 CPE[3]
00  // 24 x48y59 CPE[4]
00  // 25 x48y59 CPE[5]
00  // 26 x48y59 CPE[6]
00  // 27 x48y59 CPE[7]
00  // 28 x48y59 CPE[8]
00  // 29 x48y59 CPE[9]
00  // 30 x48y60 CPE[0]  _a74  C_///AND/
00  // 31 x48y60 CPE[1]
00  // 32 x48y60 CPE[2]
00  // 33 x48y60 CPE[3]
00  // 34 x48y60 CPE[4]
00  // 35 x48y60 CPE[5]
00  // 36 x48y60 CPE[6]
00  // 37 x48y60 CPE[7]
00  // 38 x48y60 CPE[8]
00  // 39 x48y60 CPE[9]
12  // 40 x47y59 INMUX plane 2,1
20  // 41 x47y59 INMUX plane 4,3
09  // 42 x47y59 INMUX plane 6,5
3A  // 43 x47y59 INMUX plane 8,7
11  // 44 x47y59 INMUX plane 10,9
2C  // 45 x47y59 INMUX plane 12,11
10  // 46 x47y60 INMUX plane 2,1
20  // 47 x47y60 INMUX plane 4,3
38  // 48 x47y60 INMUX plane 6,5
25  // 49 x47y60 INMUX plane 8,7
08  // 50 x47y60 INMUX plane 10,9
02  // 51 x47y60 INMUX plane 12,11
00  // 52 x48y59 INMUX plane 2,1
03  // 53 x48y59 INMUX plane 4,3
08  // 54 x48y59 INMUX plane 6,5
CB  // 55 x48y59 INMUX plane 8,7
80  // 56 x48y59 INMUX plane 10,9
C4  // 57 x48y59 INMUX plane 12,11
36  // 58 x48y60 INMUX plane 2,1
37  // 59 x48y60 INMUX plane 4,3
05  // 60 x48y60 INMUX plane 6,5
C0  // 61 x48y60 INMUX plane 8,7
88  // 62 x48y60 INMUX plane 10,9
EC  // 63 x48y60 INMUX plane 12,11
48  // 64 x47y59 SB_BIG plane 1
12  // 65 x47y59 SB_BIG plane 1
00  // 66 x47y59 SB_DRIVE plane 2,1
88  // 67 x47y59 SB_BIG plane 2
12  // 68 x47y59 SB_BIG plane 2
48  // 69 x47y59 SB_BIG plane 3
12  // 70 x47y59 SB_BIG plane 3
00  // 71 x47y59 SB_DRIVE plane 4,3
B0  // 72 x47y59 SB_BIG plane 4
14  // 73 x47y59 SB_BIG plane 4
48  // 74 x47y59 SB_BIG plane 5
10  // 75 x47y59 SB_BIG plane 5
00  // 76 x47y59 SB_DRIVE plane 6,5
D4  // 77 x47y59 SB_BIG plane 6
22  // 78 x47y59 SB_BIG plane 6
48  // 79 x47y59 SB_BIG plane 7
12  // 80 x47y59 SB_BIG plane 7
00  // 81 x47y59 SB_DRIVE plane 8,7
90  // 82 x47y59 SB_BIG plane 8
14  // 83 x47y59 SB_BIG plane 8
B0  // 84 x47y59 SB_BIG plane 9
14  // 85 x47y59 SB_BIG plane 9
00  // 86 x47y59 SB_DRIVE plane 10,9
93  // 87 x47y59 SB_BIG plane 10
10  // 88 x47y59 SB_BIG plane 10
48  // 89 x47y59 SB_BIG plane 11
10  // 90 x47y59 SB_BIG plane 11
00  // 91 x47y59 SB_DRIVE plane 12,11
48  // 92 x47y59 SB_BIG plane 12
12  // 93 x47y59 SB_BIG plane 12
A8  // 94 x48y60 SB_SML plane 1
82  // 95 x48y60 SB_SML plane 2,1
32  // 96 x48y60 SB_SML plane 2
A1  // 97 x48y60 SB_SML plane 3
10  // 98 x48y60 SB_SML plane 4,3
2A  // 99 x48y60 SB_SML plane 4
A8  // 100 x48y60 SB_SML plane 5
B2  // 101 x48y60 SB_SML plane 6,5
17  // 102 x48y60 SB_SML plane 6
28  // 103 x48y60 SB_SML plane 7
90  // 104 x48y60 SB_SML plane 8,7
54  // 105 x48y60 SB_SML plane 8
A8  // 106 x48y60 SB_SML plane 9
82  // 107 x48y60 SB_SML plane 10,9
2A  // 108 x48y60 SB_SML plane 10
28  // 109 x48y60 SB_SML plane 11
82  // 110 x48y60 SB_SML plane 12,11
2A  // 111 x48y60 SB_SML plane 12
12 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x49y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 905A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1E // y_sel: 59
A8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9062
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y59 CPE[0]
00  //  1 x49y59 CPE[1]
00  //  2 x49y59 CPE[2]
00  //  3 x49y59 CPE[3]
00  //  4 x49y59 CPE[4]
00  //  5 x49y59 CPE[5]
00  //  6 x49y59 CPE[6]
00  //  7 x49y59 CPE[7]
00  //  8 x49y59 CPE[8]
00  //  9 x49y59 CPE[9]
00  // 10 x49y60 CPE[0]  _a325  C_////Bridge
00  // 11 x49y60 CPE[1]
00  // 12 x49y60 CPE[2]
00  // 13 x49y60 CPE[3]
00  // 14 x49y60 CPE[4]
00  // 15 x49y60 CPE[5]
00  // 16 x49y60 CPE[6]
00  // 17 x49y60 CPE[7]
00  // 18 x49y60 CPE[8]
00  // 19 x49y60 CPE[9]
00  // 20 x50y59 CPE[0]  _a186  C_AND/D///    _a73  C_///AND/
00  // 21 x50y59 CPE[1]
00  // 22 x50y59 CPE[2]
00  // 23 x50y59 CPE[3]
00  // 24 x50y59 CPE[4]
00  // 25 x50y59 CPE[5]
00  // 26 x50y59 CPE[6]
00  // 27 x50y59 CPE[7]
00  // 28 x50y59 CPE[8]
00  // 29 x50y59 CPE[9]
00  // 30 x50y60 CPE[0]
00  // 31 x50y60 CPE[1]
00  // 32 x50y60 CPE[2]
00  // 33 x50y60 CPE[3]
00  // 34 x50y60 CPE[4]
00  // 35 x50y60 CPE[5]
00  // 36 x50y60 CPE[6]
00  // 37 x50y60 CPE[7]
00  // 38 x50y60 CPE[8]
00  // 39 x50y60 CPE[9]
00  // 40 x49y59 INMUX plane 2,1
08  // 41 x49y59 INMUX plane 4,3
00  // 42 x49y59 INMUX plane 6,5
28  // 43 x49y59 INMUX plane 8,7
09  // 44 x49y59 INMUX plane 10,9
00  // 45 x49y59 INMUX plane 12,11
00  // 46 x49y60 INMUX plane 2,1
09  // 47 x49y60 INMUX plane 4,3
00  // 48 x49y60 INMUX plane 6,5
20  // 49 x49y60 INMUX plane 8,7
00  // 50 x49y60 INMUX plane 10,9
00  // 51 x49y60 INMUX plane 12,11
08  // 52 x50y59 INMUX plane 2,1
2D  // 53 x50y59 INMUX plane 4,3
05  // 54 x50y59 INMUX plane 6,5
38  // 55 x50y59 INMUX plane 8,7
28  // 56 x50y59 INMUX plane 10,9
A0  // 57 x50y59 INMUX plane 12,11
00  // 58 x50y60 INMUX plane 2,1
09  // 59 x50y60 INMUX plane 4,3
00  // 60 x50y60 INMUX plane 6,5
00  // 61 x50y60 INMUX plane 8,7
00  // 62 x50y60 INMUX plane 10,9
00  // 63 x50y60 INMUX plane 12,11
00  // 64 x50y60 SB_BIG plane 1
00  // 65 x50y60 SB_BIG plane 1
00  // 66 x50y60 SB_DRIVE plane 2,1
D3  // 67 x50y60 SB_BIG plane 2
00  // 68 x50y60 SB_BIG plane 2
51  // 69 x50y60 SB_BIG plane 3
12  // 70 x50y60 SB_BIG plane 3
00  // 71 x50y60 SB_DRIVE plane 4,3
11  // 72 x50y60 SB_BIG plane 4
00  // 73 x50y60 SB_BIG plane 4
00  // 74 x50y60 SB_BIG plane 5
00  // 75 x50y60 SB_BIG plane 5
00  // 76 x50y60 SB_DRIVE plane 6,5
48  // 77 x50y60 SB_BIG plane 6
12  // 78 x50y60 SB_BIG plane 6
48  // 79 x50y60 SB_BIG plane 7
12  // 80 x50y60 SB_BIG plane 7
00  // 81 x50y60 SB_DRIVE plane 8,7
00  // 82 x50y60 SB_BIG plane 8
00  // 83 x50y60 SB_BIG plane 8
00  // 84 x50y60 SB_BIG plane 9
00  // 85 x50y60 SB_BIG plane 9
00  // 86 x50y60 SB_DRIVE plane 10,9
19  // 87 x50y60 SB_BIG plane 10
00  // 88 x50y60 SB_BIG plane 10
00  // 89 x50y60 SB_BIG plane 11
00  // 90 x50y60 SB_BIG plane 11
00  // 91 x50y60 SB_DRIVE plane 12,11
00  // 92 x50y60 SB_BIG plane 12
00  // 93 x50y60 SB_BIG plane 12
00  // 94 x49y59 SB_SML plane 1
41  // 95 x49y59 SB_SML plane 2,1
4D  // 96 x49y59 SB_SML plane 2
A8  // 97 x49y59 SB_SML plane 3
13  // 98 x49y59 SB_SML plane 4,3
01  // 99 x49y59 SB_SML plane 4
00  // 100 x49y59 SB_SML plane 5
80  // 101 x49y59 SB_SML plane 6,5
0A  // 102 x49y59 SB_SML plane 6
28  // 103 x49y59 SB_SML plane 7
02  // 104 x49y59 SB_SML plane 8,7
00  // 105 x49y59 SB_SML plane 8
11  // 106 x49y59 SB_SML plane 9
00  // 107 x49y59 SB_SML plane 10,9
00  // 108 x49y59 SB_SML plane 10
00  // 109 x49y59 SB_SML plane 11
90  // 110 x49y59 SB_SML plane 12,11
01  // 111 x49y59 SB_SML plane 12
EC // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x51y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 90D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1E // y_sel: 59
C0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 90E0
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x51y59 CPE[0]  _a237  C_AND/D///    
00  //  1 x51y59 CPE[1]
00  //  2 x51y59 CPE[2]
00  //  3 x51y59 CPE[3]
00  //  4 x51y59 CPE[4]
00  //  5 x51y59 CPE[5]
00  //  6 x51y59 CPE[6]
00  //  7 x51y59 CPE[7]
00  //  8 x51y59 CPE[8]
00  //  9 x51y59 CPE[9]
00  // 10 x51y60 CPE[0]
00  // 11 x51y60 CPE[1]
00  // 12 x51y60 CPE[2]
00  // 13 x51y60 CPE[3]
00  // 14 x51y60 CPE[4]
00  // 15 x51y60 CPE[5]
00  // 16 x51y60 CPE[6]
00  // 17 x51y60 CPE[7]
00  // 18 x51y60 CPE[8]
00  // 19 x51y60 CPE[9]
00  // 20 x52y59 CPE[0]  _a190  C_///AND/D
00  // 21 x52y59 CPE[1]
00  // 22 x52y59 CPE[2]
00  // 23 x52y59 CPE[3]
00  // 24 x52y59 CPE[4]
00  // 25 x52y59 CPE[5]
00  // 26 x52y59 CPE[6]
00  // 27 x52y59 CPE[7]
00  // 28 x52y59 CPE[8]
00  // 29 x52y59 CPE[9]
00  // 30 x52y60 CPE[0]
00  // 31 x52y60 CPE[1]
00  // 32 x52y60 CPE[2]
00  // 33 x52y60 CPE[3]
00  // 34 x52y60 CPE[4]
00  // 35 x52y60 CPE[5]
00  // 36 x52y60 CPE[6]
00  // 37 x52y60 CPE[7]
00  // 38 x52y60 CPE[8]
00  // 39 x52y60 CPE[9]
00  // 40 x51y59 INMUX plane 2,1
04  // 41 x51y59 INMUX plane 4,3
00  // 42 x51y59 INMUX plane 6,5
06  // 43 x51y59 INMUX plane 8,7
00  // 44 x51y59 INMUX plane 10,9
00  // 45 x51y59 INMUX plane 12,11
00  // 46 x51y60 INMUX plane 2,1
00  // 47 x51y60 INMUX plane 4,3
03  // 48 x51y60 INMUX plane 6,5
00  // 49 x51y60 INMUX plane 8,7
00  // 50 x51y60 INMUX plane 10,9
00  // 51 x51y60 INMUX plane 12,11
00  // 52 x52y59 INMUX plane 2,1
00  // 53 x52y59 INMUX plane 4,3
00  // 54 x52y59 INMUX plane 6,5
40  // 55 x52y59 INMUX plane 8,7
28  // 56 x52y59 INMUX plane 10,9
40  // 57 x52y59 INMUX plane 12,11
00  // 58 x52y60 INMUX plane 2,1
09  // 59 x52y60 INMUX plane 4,3
00  // 60 x52y60 INMUX plane 6,5
40  // 61 x52y60 INMUX plane 8,7
08  // 62 x52y60 INMUX plane 10,9
40  // 63 x52y60 INMUX plane 12,11
94  // 64 x51y59 SB_BIG plane 1
22  // 65 x51y59 SB_BIG plane 1
00  // 66 x51y59 SB_DRIVE plane 2,1
00  // 67 x51y59 SB_BIG plane 2
00  // 68 x51y59 SB_BIG plane 2
48  // 69 x51y59 SB_BIG plane 3
12  // 70 x51y59 SB_BIG plane 3
00  // 71 x51y59 SB_DRIVE plane 4,3
30  // 72 x51y59 SB_BIG plane 4
00  // 73 x51y59 SB_BIG plane 4
48  // 74 x51y59 SB_BIG plane 5
12  // 75 x51y59 SB_BIG plane 5
00  // 76 x51y59 SB_DRIVE plane 6,5
00  // 77 x51y59 SB_BIG plane 6
00  // 78 x51y59 SB_BIG plane 6
48  // 79 x51y59 SB_BIG plane 7
12  // 80 x51y59 SB_BIG plane 7
00  // 81 x51y59 SB_DRIVE plane 8,7
19  // 82 x51y59 SB_BIG plane 8
00  // 83 x51y59 SB_BIG plane 8
31  // 84 x51y59 SB_BIG plane 9
00  // 85 x51y59 SB_BIG plane 9
00  // 86 x51y59 SB_DRIVE plane 10,9
00  // 87 x51y59 SB_BIG plane 10
00  // 88 x51y59 SB_BIG plane 10
00  // 89 x51y59 SB_BIG plane 11
00  // 90 x51y59 SB_BIG plane 11
00  // 91 x51y59 SB_DRIVE plane 12,11
00  // 92 x51y59 SB_BIG plane 12
00  // 93 x51y59 SB_BIG plane 12
53  // 94 x52y60 SB_SML plane 1
01  // 95 x52y60 SB_SML plane 2,1
00  // 96 x52y60 SB_SML plane 2
A8  // 97 x52y60 SB_SML plane 3
02  // 98 x52y60 SB_SML plane 4,3
00  // 99 x52y60 SB_SML plane 4
A8  // 100 x52y60 SB_SML plane 5
02  // 101 x52y60 SB_SML plane 6,5
00  // 102 x52y60 SB_SML plane 6
11  // 103 x52y60 SB_SML plane 7
05  // 104 x52y60 SB_SML plane 8,7
43 // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x53y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 914F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1E // y_sel: 59
18 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9157
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x53y59 CPE[0]
00  //  1 x53y59 CPE[1]
00  //  2 x53y59 CPE[2]
00  //  3 x53y59 CPE[3]
00  //  4 x53y59 CPE[4]
00  //  5 x53y59 CPE[5]
00  //  6 x53y59 CPE[6]
00  //  7 x53y59 CPE[7]
00  //  8 x53y59 CPE[8]
00  //  9 x53y59 CPE[9]
00  // 10 x53y60 CPE[0]
00  // 11 x53y60 CPE[1]
00  // 12 x53y60 CPE[2]
00  // 13 x53y60 CPE[3]
00  // 14 x53y60 CPE[4]
00  // 15 x53y60 CPE[5]
00  // 16 x53y60 CPE[6]
00  // 17 x53y60 CPE[7]
00  // 18 x53y60 CPE[8]
00  // 19 x53y60 CPE[9]
00  // 20 x54y59 CPE[0]  _a241  C_///AND/D
00  // 21 x54y59 CPE[1]
00  // 22 x54y59 CPE[2]
00  // 23 x54y59 CPE[3]
00  // 24 x54y59 CPE[4]
00  // 25 x54y59 CPE[5]
00  // 26 x54y59 CPE[6]
00  // 27 x54y59 CPE[7]
00  // 28 x54y59 CPE[8]
00  // 29 x54y59 CPE[9]
00  // 30 x54y60 CPE[0]
00  // 31 x54y60 CPE[1]
00  // 32 x54y60 CPE[2]
00  // 33 x54y60 CPE[3]
00  // 34 x54y60 CPE[4]
00  // 35 x54y60 CPE[5]
00  // 36 x54y60 CPE[6]
00  // 37 x54y60 CPE[7]
00  // 38 x54y60 CPE[8]
00  // 39 x54y60 CPE[9]
00  // 40 x53y59 INMUX plane 2,1
08  // 41 x53y59 INMUX plane 4,3
00  // 42 x53y59 INMUX plane 6,5
08  // 43 x53y59 INMUX plane 8,7
01  // 44 x53y59 INMUX plane 10,9
00  // 45 x53y59 INMUX plane 12,11
00  // 46 x53y60 INMUX plane 2,1
00  // 47 x53y60 INMUX plane 4,3
00  // 48 x53y60 INMUX plane 6,5
00  // 49 x53y60 INMUX plane 8,7
28  // 50 x53y60 INMUX plane 10,9
00  // 51 x53y60 INMUX plane 12,11
00  // 52 x54y59 INMUX plane 2,1
00  // 53 x54y59 INMUX plane 4,3
00  // 54 x54y59 INMUX plane 6,5
00  // 55 x54y59 INMUX plane 8,7
00  // 56 x54y59 INMUX plane 10,9
00  // 57 x54y59 INMUX plane 12,11
00  // 58 x54y60 INMUX plane 2,1
00  // 59 x54y60 INMUX plane 4,3
00  // 60 x54y60 INMUX plane 6,5
00  // 61 x54y60 INMUX plane 8,7
00  // 62 x54y60 INMUX plane 10,9
00  // 63 x54y60 INMUX plane 12,11
00  // 64 x54y60 SB_BIG plane 1
00  // 65 x54y60 SB_BIG plane 1
00  // 66 x54y60 SB_DRIVE plane 2,1
00  // 67 x54y60 SB_BIG plane 2
00  // 68 x54y60 SB_BIG plane 2
48  // 69 x54y60 SB_BIG plane 3
12  // 70 x54y60 SB_BIG plane 3
00  // 71 x54y60 SB_DRIVE plane 4,3
00  // 72 x54y60 SB_BIG plane 4
00  // 73 x54y60 SB_BIG plane 4
00  // 74 x54y60 SB_BIG plane 5
00  // 75 x54y60 SB_BIG plane 5
00  // 76 x54y60 SB_DRIVE plane 6,5
00  // 77 x54y60 SB_BIG plane 6
00  // 78 x54y60 SB_BIG plane 6
48  // 79 x54y60 SB_BIG plane 7
12  // 80 x54y60 SB_BIG plane 7
00  // 81 x54y60 SB_DRIVE plane 8,7
00  // 82 x54y60 SB_BIG plane 8
00  // 83 x54y60 SB_BIG plane 8
00  // 84 x54y60 SB_BIG plane 9
00  // 85 x54y60 SB_BIG plane 9
00  // 86 x54y60 SB_DRIVE plane 10,9
00  // 87 x54y60 SB_BIG plane 10
00  // 88 x54y60 SB_BIG plane 10
00  // 89 x54y60 SB_BIG plane 11
00  // 90 x54y60 SB_BIG plane 11
00  // 91 x54y60 SB_DRIVE plane 12,11
00  // 92 x54y60 SB_BIG plane 12
00  // 93 x54y60 SB_BIG plane 12
00  // 94 x53y59 SB_SML plane 1
00  // 95 x53y59 SB_SML plane 2,1
00  // 96 x53y59 SB_SML plane 2
28  // 97 x53y59 SB_SML plane 3
12  // 98 x53y59 SB_SML plane 4,3
01  // 99 x53y59 SB_SML plane 4
00  // 100 x53y59 SB_SML plane 5
00  // 101 x53y59 SB_SML plane 6,5
00  // 102 x53y59 SB_SML plane 6
A8  // 103 x53y59 SB_SML plane 7
02  // 104 x53y59 SB_SML plane 8,7
00  // 105 x53y59 SB_SML plane 8
11  // 106 x53y59 SB_SML plane 9
B9 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x55y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 91C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
1E // y_sel: 59
10 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 91D0
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x55y59 CPE[0]
00  //  1 x55y59 CPE[1]
00  //  2 x55y59 CPE[2]
00  //  3 x55y59 CPE[3]
00  //  4 x55y59 CPE[4]
00  //  5 x55y59 CPE[5]
00  //  6 x55y59 CPE[6]
00  //  7 x55y59 CPE[7]
00  //  8 x55y59 CPE[8]
00  //  9 x55y59 CPE[9]
00  // 10 x55y60 CPE[0]
00  // 11 x55y60 CPE[1]
00  // 12 x55y60 CPE[2]
00  // 13 x55y60 CPE[3]
00  // 14 x55y60 CPE[4]
00  // 15 x55y60 CPE[5]
00  // 16 x55y60 CPE[6]
00  // 17 x55y60 CPE[7]
00  // 18 x55y60 CPE[8]
00  // 19 x55y60 CPE[9]
00  // 20 x56y59 CPE[0]
00  // 21 x56y59 CPE[1]
00  // 22 x56y59 CPE[2]
00  // 23 x56y59 CPE[3]
00  // 24 x56y59 CPE[4]
00  // 25 x56y59 CPE[5]
00  // 26 x56y59 CPE[6]
00  // 27 x56y59 CPE[7]
00  // 28 x56y59 CPE[8]
00  // 29 x56y59 CPE[9]
00  // 30 x56y60 CPE[0]
00  // 31 x56y60 CPE[1]
00  // 32 x56y60 CPE[2]
00  // 33 x56y60 CPE[3]
00  // 34 x56y60 CPE[4]
00  // 35 x56y60 CPE[5]
00  // 36 x56y60 CPE[6]
00  // 37 x56y60 CPE[7]
00  // 38 x56y60 CPE[8]
00  // 39 x56y60 CPE[9]
00  // 40 x55y59 INMUX plane 2,1
08  // 41 x55y59 INMUX plane 4,3
00  // 42 x55y59 INMUX plane 6,5
00  // 43 x55y59 INMUX plane 8,7
01  // 44 x55y59 INMUX plane 10,9
D2 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9203     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 920B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9281     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9289
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
48  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
00  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1F // y_sel: 61
E9 // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9307
4C // Length: 76
F5 // -- CRC low byte
B0 // -- CRC high byte
00  //  0 x43y61 CPE[0]
00  //  1 x43y61 CPE[1]
00  //  2 x43y61 CPE[2]
00  //  3 x43y61 CPE[3]
00  //  4 x43y61 CPE[4]
00  //  5 x43y61 CPE[5]
00  //  6 x43y61 CPE[6]
00  //  7 x43y61 CPE[7]
00  //  8 x43y61 CPE[8]
00  //  9 x43y61 CPE[9]
00  // 10 x43y62 CPE[0]
00  // 11 x43y62 CPE[1]
00  // 12 x43y62 CPE[2]
00  // 13 x43y62 CPE[3]
00  // 14 x43y62 CPE[4]
00  // 15 x43y62 CPE[5]
00  // 16 x43y62 CPE[6]
00  // 17 x43y62 CPE[7]
00  // 18 x43y62 CPE[8]
00  // 19 x43y62 CPE[9]
00  // 20 x44y61 CPE[0]
00  // 21 x44y61 CPE[1]
00  // 22 x44y61 CPE[2]
00  // 23 x44y61 CPE[3]
00  // 24 x44y61 CPE[4]
00  // 25 x44y61 CPE[5]
00  // 26 x44y61 CPE[6]
00  // 27 x44y61 CPE[7]
00  // 28 x44y61 CPE[8]
00  // 29 x44y61 CPE[9]
00  // 30 x44y62 CPE[0]
00  // 31 x44y62 CPE[1]
00  // 32 x44y62 CPE[2]
00  // 33 x44y62 CPE[3]
00  // 34 x44y62 CPE[4]
00  // 35 x44y62 CPE[5]
00  // 36 x44y62 CPE[6]
00  // 37 x44y62 CPE[7]
00  // 38 x44y62 CPE[8]
00  // 39 x44y62 CPE[9]
00  // 40 x43y61 INMUX plane 2,1
00  // 41 x43y61 INMUX plane 4,3
00  // 42 x43y61 INMUX plane 6,5
00  // 43 x43y61 INMUX plane 8,7
00  // 44 x43y61 INMUX plane 10,9
00  // 45 x43y61 INMUX plane 12,11
00  // 46 x43y62 INMUX plane 2,1
00  // 47 x43y62 INMUX plane 4,3
00  // 48 x43y62 INMUX plane 6,5
00  // 49 x43y62 INMUX plane 8,7
00  // 50 x43y62 INMUX plane 10,9
00  // 51 x43y62 INMUX plane 12,11
00  // 52 x44y61 INMUX plane 2,1
00  // 53 x44y61 INMUX plane 4,3
00  // 54 x44y61 INMUX plane 6,5
00  // 55 x44y61 INMUX plane 8,7
00  // 56 x44y61 INMUX plane 10,9
00  // 57 x44y61 INMUX plane 12,11
00  // 58 x44y62 INMUX plane 2,1
00  // 59 x44y62 INMUX plane 4,3
00  // 60 x44y62 INMUX plane 6,5
00  // 61 x44y62 INMUX plane 8,7
00  // 62 x44y62 INMUX plane 10,9
00  // 63 x44y62 INMUX plane 12,11
00  // 64 x44y62 SB_BIG plane 1
00  // 65 x44y62 SB_BIG plane 1
00  // 66 x44y62 SB_DRIVE plane 2,1
00  // 67 x44y62 SB_BIG plane 2
00  // 68 x44y62 SB_BIG plane 2
00  // 69 x44y62 SB_BIG plane 3
00  // 70 x44y62 SB_BIG plane 3
00  // 71 x44y62 SB_DRIVE plane 4,3
00  // 72 x44y62 SB_BIG plane 4
00  // 73 x44y62 SB_BIG plane 4
02  // 74 x44y62 SB_BIG plane 5
14  // 75 x44y62 SB_BIG plane 5
79 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x45y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9359     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1F // y_sel: 61
31 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9361
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x45y61 CPE[0]  net1 = net2: _a65  C_ICOMP////D
00  //  1 x45y61 CPE[1]
00  //  2 x45y61 CPE[2]
00  //  3 x45y61 CPE[3]
00  //  4 x45y61 CPE[4]
00  //  5 x45y61 CPE[5]
00  //  6 x45y61 CPE[6]
00  //  7 x45y61 CPE[7]
00  //  8 x45y61 CPE[8]
00  //  9 x45y61 CPE[9]
00  // 10 x45y62 CPE[0]
00  // 11 x45y62 CPE[1]
00  // 12 x45y62 CPE[2]
00  // 13 x45y62 CPE[3]
00  // 14 x45y62 CPE[4]
00  // 15 x45y62 CPE[5]
00  // 16 x45y62 CPE[6]
00  // 17 x45y62 CPE[7]
00  // 18 x45y62 CPE[8]
00  // 19 x45y62 CPE[9]
00  // 20 x46y61 CPE[0]  _a99  C_AND////    _a98  C_///AND/
00  // 21 x46y61 CPE[1]
00  // 22 x46y61 CPE[2]
00  // 23 x46y61 CPE[3]
00  // 24 x46y61 CPE[4]
00  // 25 x46y61 CPE[5]
00  // 26 x46y61 CPE[6]
00  // 27 x46y61 CPE[7]
00  // 28 x46y61 CPE[8]
00  // 29 x46y61 CPE[9]
00  // 30 x46y62 CPE[0]  _a227  C_///AND/D
00  // 31 x46y62 CPE[1]
00  // 32 x46y62 CPE[2]
00  // 33 x46y62 CPE[3]
00  // 34 x46y62 CPE[4]
00  // 35 x46y62 CPE[5]
00  // 36 x46y62 CPE[6]
00  // 37 x46y62 CPE[7]
00  // 38 x46y62 CPE[8]
00  // 39 x46y62 CPE[9]
06  // 40 x45y61 INMUX plane 2,1
0C  // 41 x45y61 INMUX plane 4,3
04  // 42 x45y61 INMUX plane 6,5
00  // 43 x45y61 INMUX plane 8,7
31  // 44 x45y61 INMUX plane 10,9
20  // 45 x45y61 INMUX plane 12,11
00  // 46 x45y62 INMUX plane 2,1
00  // 47 x45y62 INMUX plane 4,3
00  // 48 x45y62 INMUX plane 6,5
00  // 49 x45y62 INMUX plane 8,7
00  // 50 x45y62 INMUX plane 10,9
00  // 51 x45y62 INMUX plane 12,11
36  // 52 x46y61 INMUX plane 2,1
36  // 53 x46y61 INMUX plane 4,3
48  // 54 x46y61 INMUX plane 6,5
24  // 55 x46y61 INMUX plane 8,7
48  // 56 x46y61 INMUX plane 10,9
C8  // 57 x46y61 INMUX plane 12,11
00  // 58 x46y62 INMUX plane 2,1
20  // 59 x46y62 INMUX plane 4,3
40  // 60 x46y62 INMUX plane 6,5
40  // 61 x46y62 INMUX plane 8,7
B9  // 62 x46y62 INMUX plane 10,9
85  // 63 x46y62 INMUX plane 12,11
48  // 64 x45y61 SB_BIG plane 1
02  // 65 x45y61 SB_BIG plane 1
00  // 66 x45y61 SB_DRIVE plane 2,1
00  // 67 x45y61 SB_BIG plane 2
00  // 68 x45y61 SB_BIG plane 2
48  // 69 x45y61 SB_BIG plane 3
12  // 70 x45y61 SB_BIG plane 3
00  // 71 x45y61 SB_DRIVE plane 4,3
48  // 72 x45y61 SB_BIG plane 4
12  // 73 x45y61 SB_BIG plane 4
41  // 74 x45y61 SB_BIG plane 5
02  // 75 x45y61 SB_BIG plane 5
00  // 76 x45y61 SB_DRIVE plane 6,5
00  // 77 x45y61 SB_BIG plane 6
00  // 78 x45y61 SB_BIG plane 6
48  // 79 x45y61 SB_BIG plane 7
12  // 80 x45y61 SB_BIG plane 7
00  // 81 x45y61 SB_DRIVE plane 8,7
89  // 82 x45y61 SB_BIG plane 8
24  // 83 x45y61 SB_BIG plane 8
00  // 84 x45y61 SB_BIG plane 9
00  // 85 x45y61 SB_BIG plane 9
00  // 86 x45y61 SB_DRIVE plane 10,9
01  // 87 x45y61 SB_BIG plane 10
00  // 88 x45y61 SB_BIG plane 10
00  // 89 x45y61 SB_BIG plane 11
00  // 90 x45y61 SB_BIG plane 11
00  // 91 x45y61 SB_DRIVE plane 12,11
01  // 92 x45y61 SB_BIG plane 12
00  // 93 x45y61 SB_BIG plane 12
A8  // 94 x46y62 SB_SML plane 1
02  // 95 x46y62 SB_SML plane 2,1
00  // 96 x46y62 SB_SML plane 2
A8  // 97 x46y62 SB_SML plane 3
82  // 98 x46y62 SB_SML plane 4,3
2A  // 99 x46y62 SB_SML plane 4
28  // 100 x46y62 SB_SML plane 5
02  // 101 x46y62 SB_SML plane 6,5
00  // 102 x46y62 SB_SML plane 6
A8  // 103 x46y62 SB_SML plane 7
82  // 104 x46y62 SB_SML plane 8,7
2A  // 105 x46y62 SB_SML plane 8
00  // 106 x46y62 SB_SML plane 9
00  // 107 x46y62 SB_SML plane 10,9
00  // 108 x46y62 SB_SML plane 10
01  // 109 x46y62 SB_SML plane 11
DB // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x47y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 93D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1F // y_sel: 61
F9 // -- CRC low byte
4F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 93DD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y61 CPE[0]
00  //  1 x47y61 CPE[1]
00  //  2 x47y61 CPE[2]
00  //  3 x47y61 CPE[3]
00  //  4 x47y61 CPE[4]
00  //  5 x47y61 CPE[5]
00  //  6 x47y61 CPE[6]
00  //  7 x47y61 CPE[7]
00  //  8 x47y61 CPE[8]
00  //  9 x47y61 CPE[9]
00  // 10 x47y62 CPE[0]  _a100  C_AND////    
00  // 11 x47y62 CPE[1]
00  // 12 x47y62 CPE[2]
00  // 13 x47y62 CPE[3]
00  // 14 x47y62 CPE[4]
00  // 15 x47y62 CPE[5]
00  // 16 x47y62 CPE[6]
00  // 17 x47y62 CPE[7]
00  // 18 x47y62 CPE[8]
00  // 19 x47y62 CPE[9]
00  // 20 x48y61 CPE[0]
00  // 21 x48y61 CPE[1]
00  // 22 x48y61 CPE[2]
00  // 23 x48y61 CPE[3]
00  // 24 x48y61 CPE[4]
00  // 25 x48y61 CPE[5]
00  // 26 x48y61 CPE[6]
00  // 27 x48y61 CPE[7]
00  // 28 x48y61 CPE[8]
00  // 29 x48y61 CPE[9]
00  // 30 x48y62 CPE[0]
00  // 31 x48y62 CPE[1]
00  // 32 x48y62 CPE[2]
00  // 33 x48y62 CPE[3]
00  // 34 x48y62 CPE[4]
00  // 35 x48y62 CPE[5]
00  // 36 x48y62 CPE[6]
00  // 37 x48y62 CPE[7]
00  // 38 x48y62 CPE[8]
00  // 39 x48y62 CPE[9]
08  // 40 x47y61 INMUX plane 2,1
00  // 41 x47y61 INMUX plane 4,3
00  // 42 x47y61 INMUX plane 6,5
00  // 43 x47y61 INMUX plane 8,7
00  // 44 x47y61 INMUX plane 10,9
08  // 45 x47y61 INMUX plane 12,11
00  // 46 x47y62 INMUX plane 2,1
00  // 47 x47y62 INMUX plane 4,3
24  // 48 x47y62 INMUX plane 6,5
24  // 49 x47y62 INMUX plane 8,7
00  // 50 x47y62 INMUX plane 10,9
01  // 51 x47y62 INMUX plane 12,11
00  // 52 x48y61 INMUX plane 2,1
00  // 53 x48y61 INMUX plane 4,3
01  // 54 x48y61 INMUX plane 6,5
42  // 55 x48y61 INMUX plane 8,7
08  // 56 x48y61 INMUX plane 10,9
08  // 57 x48y61 INMUX plane 12,11
00  // 58 x48y62 INMUX plane 2,1
00  // 59 x48y62 INMUX plane 4,3
00  // 60 x48y62 INMUX plane 6,5
00  // 61 x48y62 INMUX plane 8,7
00  // 62 x48y62 INMUX plane 10,9
01  // 63 x48y62 INMUX plane 12,11
00  // 64 x48y62 SB_BIG plane 1
00  // 65 x48y62 SB_BIG plane 1
00  // 66 x48y62 SB_DRIVE plane 2,1
48  // 67 x48y62 SB_BIG plane 2
12  // 68 x48y62 SB_BIG plane 2
00  // 69 x48y62 SB_BIG plane 3
00  // 70 x48y62 SB_BIG plane 3
00  // 71 x48y62 SB_DRIVE plane 4,3
00  // 72 x48y62 SB_BIG plane 4
00  // 73 x48y62 SB_BIG plane 4
00  // 74 x48y62 SB_BIG plane 5
00  // 75 x48y62 SB_BIG plane 5
00  // 76 x48y62 SB_DRIVE plane 6,5
48  // 77 x48y62 SB_BIG plane 6
12  // 78 x48y62 SB_BIG plane 6
00  // 79 x48y62 SB_BIG plane 7
00  // 80 x48y62 SB_BIG plane 7
00  // 81 x48y62 SB_DRIVE plane 8,7
00  // 82 x48y62 SB_BIG plane 8
00  // 83 x48y62 SB_BIG plane 8
00  // 84 x48y62 SB_BIG plane 9
00  // 85 x48y62 SB_BIG plane 9
00  // 86 x48y62 SB_DRIVE plane 10,9
00  // 87 x48y62 SB_BIG plane 10
00  // 88 x48y62 SB_BIG plane 10
50  // 89 x48y62 SB_BIG plane 11
00  // 90 x48y62 SB_BIG plane 11
00  // 91 x48y62 SB_DRIVE plane 12,11
00  // 92 x48y62 SB_BIG plane 12
00  // 93 x48y62 SB_BIG plane 12
00  // 94 x47y61 SB_SML plane 1
80  // 95 x47y61 SB_SML plane 2,1
2A  // 96 x47y61 SB_SML plane 2
00  // 97 x47y61 SB_SML plane 3
00  // 98 x47y61 SB_SML plane 4,3
00  // 99 x47y61 SB_SML plane 4
11  // 100 x47y61 SB_SML plane 5
80  // 101 x47y61 SB_SML plane 6,5
2A  // 102 x47y61 SB_SML plane 6
00  // 103 x47y61 SB_SML plane 7
00  // 104 x47y61 SB_SML plane 8,7
00  // 105 x47y61 SB_SML plane 8
00  // 106 x47y61 SB_SML plane 9
10  // 107 x47y61 SB_SML plane 10,9
00  // 108 x47y61 SB_SML plane 10
00  // 109 x47y61 SB_SML plane 11
10  // 110 x47y61 SB_SML plane 12,11
01  // 111 x47y61 SB_SML plane 12
FA // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x49y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9453     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1F // y_sel: 61
21 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 945B
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x49y61 CPE[0]
00  //  1 x49y61 CPE[1]
00  //  2 x49y61 CPE[2]
00  //  3 x49y61 CPE[3]
00  //  4 x49y61 CPE[4]
00  //  5 x49y61 CPE[5]
00  //  6 x49y61 CPE[6]
00  //  7 x49y61 CPE[7]
00  //  8 x49y61 CPE[8]
00  //  9 x49y61 CPE[9]
00  // 10 x49y62 CPE[0]
00  // 11 x49y62 CPE[1]
00  // 12 x49y62 CPE[2]
00  // 13 x49y62 CPE[3]
00  // 14 x49y62 CPE[4]
00  // 15 x49y62 CPE[5]
00  // 16 x49y62 CPE[6]
00  // 17 x49y62 CPE[7]
00  // 18 x49y62 CPE[8]
00  // 19 x49y62 CPE[9]
00  // 20 x50y61 CPE[0]
00  // 21 x50y61 CPE[1]
00  // 22 x50y61 CPE[2]
00  // 23 x50y61 CPE[3]
00  // 24 x50y61 CPE[4]
00  // 25 x50y61 CPE[5]
00  // 26 x50y61 CPE[6]
00  // 27 x50y61 CPE[7]
00  // 28 x50y61 CPE[8]
00  // 29 x50y61 CPE[9]
00  // 30 x50y62 CPE[0]
00  // 31 x50y62 CPE[1]
00  // 32 x50y62 CPE[2]
00  // 33 x50y62 CPE[3]
00  // 34 x50y62 CPE[4]
00  // 35 x50y62 CPE[5]
00  // 36 x50y62 CPE[6]
00  // 37 x50y62 CPE[7]
00  // 38 x50y62 CPE[8]
00  // 39 x50y62 CPE[9]
00  // 40 x49y61 INMUX plane 2,1
00  // 41 x49y61 INMUX plane 4,3
00  // 42 x49y61 INMUX plane 6,5
00  // 43 x49y61 INMUX plane 8,7
08  // 44 x49y61 INMUX plane 10,9
00  // 45 x49y61 INMUX plane 12,11
00  // 46 x49y62 INMUX plane 2,1
00  // 47 x49y62 INMUX plane 4,3
00  // 48 x49y62 INMUX plane 6,5
00  // 49 x49y62 INMUX plane 8,7
00  // 50 x49y62 INMUX plane 10,9
01  // 51 x49y62 INMUX plane 12,11
00  // 52 x50y61 INMUX plane 2,1
00  // 53 x50y61 INMUX plane 4,3
00  // 54 x50y61 INMUX plane 6,5
00  // 55 x50y61 INMUX plane 8,7
08  // 56 x50y61 INMUX plane 10,9
00  // 57 x50y61 INMUX plane 12,11
00  // 58 x50y62 INMUX plane 2,1
00  // 59 x50y62 INMUX plane 4,3
00  // 60 x50y62 INMUX plane 6,5
00  // 61 x50y62 INMUX plane 8,7
00  // 62 x50y62 INMUX plane 10,9
01  // 63 x50y62 INMUX plane 12,11
00  // 64 x49y61 SB_BIG plane 1
00  // 65 x49y61 SB_BIG plane 1
00  // 66 x49y61 SB_DRIVE plane 2,1
00  // 67 x49y61 SB_BIG plane 2
00  // 68 x49y61 SB_BIG plane 2
00  // 69 x49y61 SB_BIG plane 3
00  // 70 x49y61 SB_BIG plane 3
00  // 71 x49y61 SB_DRIVE plane 4,3
00  // 72 x49y61 SB_BIG plane 4
00  // 73 x49y61 SB_BIG plane 4
00  // 74 x49y61 SB_BIG plane 5
00  // 75 x49y61 SB_BIG plane 5
00  // 76 x49y61 SB_DRIVE plane 6,5
00  // 77 x49y61 SB_BIG plane 6
00  // 78 x49y61 SB_BIG plane 6
00  // 79 x49y61 SB_BIG plane 7
06  // 80 x49y61 SB_BIG plane 7
00  // 81 x49y61 SB_DRIVE plane 8,7
00  // 82 x49y61 SB_BIG plane 8
00  // 83 x49y61 SB_BIG plane 8
00  // 84 x49y61 SB_BIG plane 9
00  // 85 x49y61 SB_BIG plane 9
00  // 86 x49y61 SB_DRIVE plane 10,9
11  // 87 x49y61 SB_BIG plane 10
95 // -- CRC low byte
03 // -- CRC high byte


// Config Latches on x51y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 94B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1F // y_sel: 61
49 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 94C1
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x51y61 CPE[0]
00  //  1 x51y61 CPE[1]
00  //  2 x51y61 CPE[2]
00  //  3 x51y61 CPE[3]
00  //  4 x51y61 CPE[4]
00  //  5 x51y61 CPE[5]
00  //  6 x51y61 CPE[6]
00  //  7 x51y61 CPE[7]
00  //  8 x51y61 CPE[8]
00  //  9 x51y61 CPE[9]
00  // 10 x51y62 CPE[0]
00  // 11 x51y62 CPE[1]
00  // 12 x51y62 CPE[2]
00  // 13 x51y62 CPE[3]
00  // 14 x51y62 CPE[4]
00  // 15 x51y62 CPE[5]
00  // 16 x51y62 CPE[6]
00  // 17 x51y62 CPE[7]
00  // 18 x51y62 CPE[8]
00  // 19 x51y62 CPE[9]
00  // 20 x52y61 CPE[0]
00  // 21 x52y61 CPE[1]
00  // 22 x52y61 CPE[2]
00  // 23 x52y61 CPE[3]
00  // 24 x52y61 CPE[4]
00  // 25 x52y61 CPE[5]
00  // 26 x52y61 CPE[6]
00  // 27 x52y61 CPE[7]
00  // 28 x52y61 CPE[8]
00  // 29 x52y61 CPE[9]
00  // 30 x52y62 CPE[0]
00  // 31 x52y62 CPE[1]
00  // 32 x52y62 CPE[2]
00  // 33 x52y62 CPE[3]
00  // 34 x52y62 CPE[4]
00  // 35 x52y62 CPE[5]
00  // 36 x52y62 CPE[6]
00  // 37 x52y62 CPE[7]
00  // 38 x52y62 CPE[8]
00  // 39 x52y62 CPE[9]
00  // 40 x51y61 INMUX plane 2,1
00  // 41 x51y61 INMUX plane 4,3
00  // 42 x51y61 INMUX plane 6,5
00  // 43 x51y61 INMUX plane 8,7
08  // 44 x51y61 INMUX plane 10,9
00  // 45 x51y61 INMUX plane 12,11
00  // 46 x51y62 INMUX plane 2,1
00  // 47 x51y62 INMUX plane 4,3
00  // 48 x51y62 INMUX plane 6,5
00  // 49 x51y62 INMUX plane 8,7
00  // 50 x51y62 INMUX plane 10,9
00  // 51 x51y62 INMUX plane 12,11
00  // 52 x52y61 INMUX plane 2,1
00  // 53 x52y61 INMUX plane 4,3
01  // 54 x52y61 INMUX plane 6,5
00  // 55 x52y61 INMUX plane 8,7
00  // 56 x52y61 INMUX plane 10,9
00  // 57 x52y61 INMUX plane 12,11
00  // 58 x52y62 INMUX plane 2,1
00  // 59 x52y62 INMUX plane 4,3
00  // 60 x52y62 INMUX plane 6,5
00  // 61 x52y62 INMUX plane 8,7
00  // 62 x52y62 INMUX plane 10,9
00  // 63 x52y62 INMUX plane 12,11
00  // 64 x52y62 SB_BIG plane 1
00  // 65 x52y62 SB_BIG plane 1
00  // 66 x52y62 SB_DRIVE plane 2,1
00  // 67 x52y62 SB_BIG plane 2
00  // 68 x52y62 SB_BIG plane 2
00  // 69 x52y62 SB_BIG plane 3
00  // 70 x52y62 SB_BIG plane 3
00  // 71 x52y62 SB_DRIVE plane 4,3
00  // 72 x52y62 SB_BIG plane 4
00  // 73 x52y62 SB_BIG plane 4
00  // 74 x52y62 SB_BIG plane 5
00  // 75 x52y62 SB_BIG plane 5
00  // 76 x52y62 SB_DRIVE plane 6,5
00  // 77 x52y62 SB_BIG plane 6
00  // 78 x52y62 SB_BIG plane 6
00  // 79 x52y62 SB_BIG plane 7
00  // 80 x52y62 SB_BIG plane 7
00  // 81 x52y62 SB_DRIVE plane 8,7
00  // 82 x52y62 SB_BIG plane 8
00  // 83 x52y62 SB_BIG plane 8
00  // 84 x52y62 SB_BIG plane 9
00  // 85 x52y62 SB_BIG plane 9
00  // 86 x52y62 SB_DRIVE plane 10,9
00  // 87 x52y62 SB_BIG plane 10
00  // 88 x52y62 SB_BIG plane 10
00  // 89 x52y62 SB_BIG plane 11
00  // 90 x52y62 SB_BIG plane 11
00  // 91 x52y62 SB_DRIVE plane 12,11
00  // 92 x52y62 SB_BIG plane 12
00  // 93 x52y62 SB_BIG plane 12
00  // 94 x51y61 SB_SML plane 1
00  // 95 x51y61 SB_SML plane 2,1
00  // 96 x51y61 SB_SML plane 2
00  // 97 x51y61 SB_SML plane 3
00  // 98 x51y61 SB_SML plane 4,3
00  // 99 x51y61 SB_SML plane 4
18  // 100 x51y61 SB_SML plane 5
02  // 101 x51y61 SB_SML plane 6,5
EB // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x53y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 952D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1F // y_sel: 61
91 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9535
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x53y61 CPE[0]
00  //  1 x53y61 CPE[1]
00  //  2 x53y61 CPE[2]
00  //  3 x53y61 CPE[3]
00  //  4 x53y61 CPE[4]
00  //  5 x53y61 CPE[5]
00  //  6 x53y61 CPE[6]
00  //  7 x53y61 CPE[7]
00  //  8 x53y61 CPE[8]
00  //  9 x53y61 CPE[9]
00  // 10 x53y62 CPE[0]
00  // 11 x53y62 CPE[1]
00  // 12 x53y62 CPE[2]
00  // 13 x53y62 CPE[3]
00  // 14 x53y62 CPE[4]
00  // 15 x53y62 CPE[5]
00  // 16 x53y62 CPE[6]
00  // 17 x53y62 CPE[7]
00  // 18 x53y62 CPE[8]
00  // 19 x53y62 CPE[9]
00  // 20 x54y61 CPE[0]
00  // 21 x54y61 CPE[1]
00  // 22 x54y61 CPE[2]
00  // 23 x54y61 CPE[3]
00  // 24 x54y61 CPE[4]
00  // 25 x54y61 CPE[5]
00  // 26 x54y61 CPE[6]
00  // 27 x54y61 CPE[7]
00  // 28 x54y61 CPE[8]
00  // 29 x54y61 CPE[9]
00  // 30 x54y62 CPE[0]
00  // 31 x54y62 CPE[1]
00  // 32 x54y62 CPE[2]
00  // 33 x54y62 CPE[3]
00  // 34 x54y62 CPE[4]
00  // 35 x54y62 CPE[5]
00  // 36 x54y62 CPE[6]
00  // 37 x54y62 CPE[7]
00  // 38 x54y62 CPE[8]
00  // 39 x54y62 CPE[9]
00  // 40 x53y61 INMUX plane 2,1
00  // 41 x53y61 INMUX plane 4,3
01  // 42 x53y61 INMUX plane 6,5
00  // 43 x53y61 INMUX plane 8,7
00  // 44 x53y61 INMUX plane 10,9
00  // 45 x53y61 INMUX plane 12,11
00  // 46 x53y62 INMUX plane 2,1
00  // 47 x53y62 INMUX plane 4,3
00  // 48 x53y62 INMUX plane 6,5
00  // 49 x53y62 INMUX plane 8,7
00  // 50 x53y62 INMUX plane 10,9
00  // 51 x53y62 INMUX plane 12,11
00  // 52 x54y61 INMUX plane 2,1
00  // 53 x54y61 INMUX plane 4,3
00  // 54 x54y61 INMUX plane 6,5
00  // 55 x54y61 INMUX plane 8,7
00  // 56 x54y61 INMUX plane 10,9
00  // 57 x54y61 INMUX plane 12,11
00  // 58 x54y62 INMUX plane 2,1
00  // 59 x54y62 INMUX plane 4,3
00  // 60 x54y62 INMUX plane 6,5
00  // 61 x54y62 INMUX plane 8,7
00  // 62 x54y62 INMUX plane 10,9
00  // 63 x54y62 INMUX plane 12,11
00  // 64 x53y61 SB_BIG plane 1
00  // 65 x53y61 SB_BIG plane 1
00  // 66 x53y61 SB_DRIVE plane 2,1
00  // 67 x53y61 SB_BIG plane 2
00  // 68 x53y61 SB_BIG plane 2
00  // 69 x53y61 SB_BIG plane 3
00  // 70 x53y61 SB_BIG plane 3
00  // 71 x53y61 SB_DRIVE plane 4,3
00  // 72 x53y61 SB_BIG plane 4
00  // 73 x53y61 SB_BIG plane 4
00  // 74 x53y61 SB_BIG plane 5
00  // 75 x53y61 SB_BIG plane 5
00  // 76 x53y61 SB_DRIVE plane 6,5
00  // 77 x53y61 SB_BIG plane 6
00  // 78 x53y61 SB_BIG plane 6
06  // 79 x53y61 SB_BIG plane 7
02  // 80 x53y61 SB_BIG plane 7
00  // 81 x53y61 SB_DRIVE plane 8,7
00  // 82 x53y61 SB_BIG plane 8
00  // 83 x53y61 SB_BIG plane 8
00  // 84 x53y61 SB_BIG plane 9
00  // 85 x53y61 SB_BIG plane 9
00  // 86 x53y61 SB_DRIVE plane 10,9
19  // 87 x53y61 SB_BIG plane 10
01 // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x55y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9593     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
1F // y_sel: 61
99 // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 959B
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x55y61 CPE[0]
00  //  1 x55y61 CPE[1]
00  //  2 x55y61 CPE[2]
00  //  3 x55y61 CPE[3]
00  //  4 x55y61 CPE[4]
00  //  5 x55y61 CPE[5]
00  //  6 x55y61 CPE[6]
00  //  7 x55y61 CPE[7]
00  //  8 x55y61 CPE[8]
00  //  9 x55y61 CPE[9]
00  // 10 x55y62 CPE[0]
00  // 11 x55y62 CPE[1]
00  // 12 x55y62 CPE[2]
00  // 13 x55y62 CPE[3]
00  // 14 x55y62 CPE[4]
00  // 15 x55y62 CPE[5]
00  // 16 x55y62 CPE[6]
00  // 17 x55y62 CPE[7]
00  // 18 x55y62 CPE[8]
00  // 19 x55y62 CPE[9]
00  // 20 x56y61 CPE[0]
00  // 21 x56y61 CPE[1]
00  // 22 x56y61 CPE[2]
00  // 23 x56y61 CPE[3]
00  // 24 x56y61 CPE[4]
00  // 25 x56y61 CPE[5]
00  // 26 x56y61 CPE[6]
00  // 27 x56y61 CPE[7]
00  // 28 x56y61 CPE[8]
00  // 29 x56y61 CPE[9]
00  // 30 x56y62 CPE[0]
00  // 31 x56y62 CPE[1]
00  // 32 x56y62 CPE[2]
00  // 33 x56y62 CPE[3]
00  // 34 x56y62 CPE[4]
00  // 35 x56y62 CPE[5]
00  // 36 x56y62 CPE[6]
00  // 37 x56y62 CPE[7]
00  // 38 x56y62 CPE[8]
00  // 39 x56y62 CPE[9]
00  // 40 x55y61 INMUX plane 2,1
00  // 41 x55y61 INMUX plane 4,3
00  // 42 x55y61 INMUX plane 6,5
00  // 43 x55y61 INMUX plane 8,7
08  // 44 x55y61 INMUX plane 10,9
CB // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 95D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 964C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9654
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
00  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
12  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
00  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
12  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
00  // 81 x-1y63 SB_DRIVE plane 8,7
48  // 82 x-1y63 SB_BIG plane 8
12  // 83 x-1y63 SB_BIG plane 8
48  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
00  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
62  // 90 x-1y63 SB_BIG plane 11
08  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
2F // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x45y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 96CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
20 // y_sel: 63
45 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96D2
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x45y63 CPE[0]
00  //  1 x45y63 CPE[1]
00  //  2 x45y63 CPE[2]
00  //  3 x45y63 CPE[3]
00  //  4 x45y63 CPE[4]
00  //  5 x45y63 CPE[5]
00  //  6 x45y63 CPE[6]
00  //  7 x45y63 CPE[7]
00  //  8 x45y63 CPE[8]
00  //  9 x45y63 CPE[9]
00  // 10 x45y64 CPE[0]
00  // 11 x45y64 CPE[1]
00  // 12 x45y64 CPE[2]
00  // 13 x45y64 CPE[3]
00  // 14 x45y64 CPE[4]
00  // 15 x45y64 CPE[5]
00  // 16 x45y64 CPE[6]
00  // 17 x45y64 CPE[7]
00  // 18 x45y64 CPE[8]
00  // 19 x45y64 CPE[9]
00  // 20 x46y63 CPE[0]
00  // 21 x46y63 CPE[1]
00  // 22 x46y63 CPE[2]
00  // 23 x46y63 CPE[3]
00  // 24 x46y63 CPE[4]
00  // 25 x46y63 CPE[5]
00  // 26 x46y63 CPE[6]
00  // 27 x46y63 CPE[7]
00  // 28 x46y63 CPE[8]
00  // 29 x46y63 CPE[9]
00  // 30 x46y64 CPE[0]
00  // 31 x46y64 CPE[1]
00  // 32 x46y64 CPE[2]
00  // 33 x46y64 CPE[3]
00  // 34 x46y64 CPE[4]
00  // 35 x46y64 CPE[5]
00  // 36 x46y64 CPE[6]
00  // 37 x46y64 CPE[7]
00  // 38 x46y64 CPE[8]
00  // 39 x46y64 CPE[9]
00  // 40 x45y63 INMUX plane 2,1
00  // 41 x45y63 INMUX plane 4,3
00  // 42 x45y63 INMUX plane 6,5
00  // 43 x45y63 INMUX plane 8,7
00  // 44 x45y63 INMUX plane 10,9
00  // 45 x45y63 INMUX plane 12,11
00  // 46 x45y64 INMUX plane 2,1
00  // 47 x45y64 INMUX plane 4,3
00  // 48 x45y64 INMUX plane 6,5
00  // 49 x45y64 INMUX plane 8,7
00  // 50 x45y64 INMUX plane 10,9
00  // 51 x45y64 INMUX plane 12,11
00  // 52 x46y63 INMUX plane 2,1
00  // 53 x46y63 INMUX plane 4,3
00  // 54 x46y63 INMUX plane 6,5
00  // 55 x46y63 INMUX plane 8,7
00  // 56 x46y63 INMUX plane 10,9
00  // 57 x46y63 INMUX plane 12,11
00  // 58 x46y64 INMUX plane 2,1
00  // 59 x46y64 INMUX plane 4,3
00  // 60 x46y64 INMUX plane 6,5
00  // 61 x46y64 INMUX plane 8,7
00  // 62 x46y64 INMUX plane 10,9
00  // 63 x46y64 INMUX plane 12,11
00  // 64 x46y64 SB_BIG plane 1
00  // 65 x46y64 SB_BIG plane 1
00  // 66 x46y64 SB_DRIVE plane 2,1
00  // 67 x46y64 SB_BIG plane 2
00  // 68 x46y64 SB_BIG plane 2
00  // 69 x46y64 SB_BIG plane 3
00  // 70 x46y64 SB_BIG plane 3
08  // 71 x46y64 SB_DRIVE plane 4,3
03 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x47y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9720     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
20 // y_sel: 63
8D // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9728
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x47y63 CPE[0]
00  //  1 x47y63 CPE[1]
00  //  2 x47y63 CPE[2]
00  //  3 x47y63 CPE[3]
00  //  4 x47y63 CPE[4]
00  //  5 x47y63 CPE[5]
00  //  6 x47y63 CPE[6]
00  //  7 x47y63 CPE[7]
00  //  8 x47y63 CPE[8]
00  //  9 x47y63 CPE[9]
00  // 10 x47y64 CPE[0]
00  // 11 x47y64 CPE[1]
00  // 12 x47y64 CPE[2]
00  // 13 x47y64 CPE[3]
00  // 14 x47y64 CPE[4]
00  // 15 x47y64 CPE[5]
00  // 16 x47y64 CPE[6]
00  // 17 x47y64 CPE[7]
00  // 18 x47y64 CPE[8]
00  // 19 x47y64 CPE[9]
00  // 20 x48y63 CPE[0]
00  // 21 x48y63 CPE[1]
00  // 22 x48y63 CPE[2]
00  // 23 x48y63 CPE[3]
00  // 24 x48y63 CPE[4]
00  // 25 x48y63 CPE[5]
00  // 26 x48y63 CPE[6]
00  // 27 x48y63 CPE[7]
00  // 28 x48y63 CPE[8]
00  // 29 x48y63 CPE[9]
00  // 30 x48y64 CPE[0]
00  // 31 x48y64 CPE[1]
00  // 32 x48y64 CPE[2]
00  // 33 x48y64 CPE[3]
00  // 34 x48y64 CPE[4]
00  // 35 x48y64 CPE[5]
00  // 36 x48y64 CPE[6]
00  // 37 x48y64 CPE[7]
00  // 38 x48y64 CPE[8]
00  // 39 x48y64 CPE[9]
00  // 40 x47y63 INMUX plane 2,1
00  // 41 x47y63 INMUX plane 4,3
00  // 42 x47y63 INMUX plane 6,5
00  // 43 x47y63 INMUX plane 8,7
00  // 44 x47y63 INMUX plane 10,9
05  // 45 x47y63 INMUX plane 12,11
00  // 46 x47y64 INMUX plane 2,1
00  // 47 x47y64 INMUX plane 4,3
00  // 48 x47y64 INMUX plane 6,5
00  // 49 x47y64 INMUX plane 8,7
00  // 50 x47y64 INMUX plane 10,9
00  // 51 x47y64 INMUX plane 12,11
00  // 52 x48y63 INMUX plane 2,1
00  // 53 x48y63 INMUX plane 4,3
00  // 54 x48y63 INMUX plane 6,5
00  // 55 x48y63 INMUX plane 8,7
00  // 56 x48y63 INMUX plane 10,9
00  // 57 x48y63 INMUX plane 12,11
00  // 58 x48y64 INMUX plane 2,1
00  // 59 x48y64 INMUX plane 4,3
00  // 60 x48y64 INMUX plane 6,5
00  // 61 x48y64 INMUX plane 8,7
00  // 62 x48y64 INMUX plane 10,9
01  // 63 x48y64 INMUX plane 12,11
92 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 976E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9776
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 97EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 97F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
48  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
00  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 986A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9872
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 98E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 98F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
10  // 71 x-1y67 SB_DRIVE plane 4,3
89  // 72 x-1y67 SB_BIG plane 4
25  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
48  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
00  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
6B // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9966     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
22 // y_sel: 67
16 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 996E
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x1y67 CPE[0]
00  //  1 x1y67 CPE[1]
00  //  2 x1y67 CPE[2]
00  //  3 x1y67 CPE[3]
00  //  4 x1y67 CPE[4]
00  //  5 x1y67 CPE[5]
00  //  6 x1y67 CPE[6]
00  //  7 x1y67 CPE[7]
00  //  8 x1y67 CPE[8]
00  //  9 x1y67 CPE[9]
00  // 10 x1y68 CPE[0]
00  // 11 x1y68 CPE[1]
00  // 12 x1y68 CPE[2]
00  // 13 x1y68 CPE[3]
00  // 14 x1y68 CPE[4]
00  // 15 x1y68 CPE[5]
00  // 16 x1y68 CPE[6]
00  // 17 x1y68 CPE[7]
00  // 18 x1y68 CPE[8]
00  // 19 x1y68 CPE[9]
00  // 20 x2y67 CPE[0]
00  // 21 x2y67 CPE[1]
00  // 22 x2y67 CPE[2]
00  // 23 x2y67 CPE[3]
00  // 24 x2y67 CPE[4]
00  // 25 x2y67 CPE[5]
00  // 26 x2y67 CPE[6]
00  // 27 x2y67 CPE[7]
00  // 28 x2y67 CPE[8]
00  // 29 x2y67 CPE[9]
00  // 30 x2y68 CPE[0]
00  // 31 x2y68 CPE[1]
00  // 32 x2y68 CPE[2]
00  // 33 x2y68 CPE[3]
00  // 34 x2y68 CPE[4]
00  // 35 x2y68 CPE[5]
00  // 36 x2y68 CPE[6]
00  // 37 x2y68 CPE[7]
00  // 38 x2y68 CPE[8]
00  // 39 x2y68 CPE[9]
00  // 40 x1y67 INMUX plane 2,1
08  // 41 x1y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x19y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 999E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
22 // y_sel: 67
BE // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99A6
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x19y67 CPE[0]
00  //  1 x19y67 CPE[1]
00  //  2 x19y67 CPE[2]
00  //  3 x19y67 CPE[3]
00  //  4 x19y67 CPE[4]
00  //  5 x19y67 CPE[5]
00  //  6 x19y67 CPE[6]
00  //  7 x19y67 CPE[7]
00  //  8 x19y67 CPE[8]
00  //  9 x19y67 CPE[9]
00  // 10 x19y68 CPE[0]
00  // 11 x19y68 CPE[1]
00  // 12 x19y68 CPE[2]
00  // 13 x19y68 CPE[3]
00  // 14 x19y68 CPE[4]
00  // 15 x19y68 CPE[5]
00  // 16 x19y68 CPE[6]
00  // 17 x19y68 CPE[7]
00  // 18 x19y68 CPE[8]
00  // 19 x19y68 CPE[9]
00  // 20 x20y67 CPE[0]
00  // 21 x20y67 CPE[1]
00  // 22 x20y67 CPE[2]
00  // 23 x20y67 CPE[3]
00  // 24 x20y67 CPE[4]
00  // 25 x20y67 CPE[5]
00  // 26 x20y67 CPE[6]
00  // 27 x20y67 CPE[7]
00  // 28 x20y67 CPE[8]
00  // 29 x20y67 CPE[9]
00  // 30 x20y68 CPE[0]
00  // 31 x20y68 CPE[1]
00  // 32 x20y68 CPE[2]
00  // 33 x20y68 CPE[3]
00  // 34 x20y68 CPE[4]
00  // 35 x20y68 CPE[5]
00  // 36 x20y68 CPE[6]
00  // 37 x20y68 CPE[7]
00  // 38 x20y68 CPE[8]
00  // 39 x20y68 CPE[9]
00  // 40 x19y67 INMUX plane 2,1
00  // 41 x19y67 INMUX plane 4,3
00  // 42 x19y67 INMUX plane 6,5
00  // 43 x19y67 INMUX plane 8,7
00  // 44 x19y67 INMUX plane 10,9
00  // 45 x19y67 INMUX plane 12,11
00  // 46 x19y68 INMUX plane 2,1
00  // 47 x19y68 INMUX plane 4,3
00  // 48 x19y68 INMUX plane 6,5
00  // 49 x19y68 INMUX plane 8,7
00  // 50 x19y68 INMUX plane 10,9
00  // 51 x19y68 INMUX plane 12,11
00  // 52 x20y67 INMUX plane 2,1
08  // 53 x20y67 INMUX plane 4,3
00  // 54 x20y67 INMUX plane 6,5
00  // 55 x20y67 INMUX plane 8,7
00  // 56 x20y67 INMUX plane 10,9
00  // 57 x20y67 INMUX plane 12,11
00  // 58 x20y68 INMUX plane 2,1
00  // 59 x20y68 INMUX plane 4,3
00  // 60 x20y68 INMUX plane 6,5
00  // 61 x20y68 INMUX plane 8,7
00  // 62 x20y68 INMUX plane 10,9
00  // 63 x20y68 INMUX plane 12,11
00  // 64 x19y67 SB_BIG plane 1
00  // 65 x19y67 SB_BIG plane 1
00  // 66 x19y67 SB_DRIVE plane 2,1
00  // 67 x19y67 SB_BIG plane 2
00  // 68 x19y67 SB_BIG plane 2
00  // 69 x19y67 SB_BIG plane 3
00  // 70 x19y67 SB_BIG plane 3
00  // 71 x19y67 SB_DRIVE plane 4,3
39  // 72 x19y67 SB_BIG plane 4
94 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x21y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 99F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
22 // y_sel: 67
66 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99FD
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x21y67 CPE[0]
00  //  1 x21y67 CPE[1]
00  //  2 x21y67 CPE[2]
00  //  3 x21y67 CPE[3]
00  //  4 x21y67 CPE[4]
00  //  5 x21y67 CPE[5]
00  //  6 x21y67 CPE[6]
00  //  7 x21y67 CPE[7]
00  //  8 x21y67 CPE[8]
00  //  9 x21y67 CPE[9]
00  // 10 x21y68 CPE[0]
00  // 11 x21y68 CPE[1]
00  // 12 x21y68 CPE[2]
00  // 13 x21y68 CPE[3]
00  // 14 x21y68 CPE[4]
00  // 15 x21y68 CPE[5]
00  // 16 x21y68 CPE[6]
00  // 17 x21y68 CPE[7]
00  // 18 x21y68 CPE[8]
00  // 19 x21y68 CPE[9]
00  // 20 x22y67 CPE[0]
00  // 21 x22y67 CPE[1]
00  // 22 x22y67 CPE[2]
00  // 23 x22y67 CPE[3]
00  // 24 x22y67 CPE[4]
00  // 25 x22y67 CPE[5]
00  // 26 x22y67 CPE[6]
00  // 27 x22y67 CPE[7]
00  // 28 x22y67 CPE[8]
00  // 29 x22y67 CPE[9]
00  // 30 x22y68 CPE[0]
00  // 31 x22y68 CPE[1]
00  // 32 x22y68 CPE[2]
00  // 33 x22y68 CPE[3]
00  // 34 x22y68 CPE[4]
00  // 35 x22y68 CPE[5]
00  // 36 x22y68 CPE[6]
00  // 37 x22y68 CPE[7]
00  // 38 x22y68 CPE[8]
00  // 39 x22y68 CPE[9]
00  // 40 x21y67 INMUX plane 2,1
08  // 41 x21y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x23y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A2D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
22 // y_sel: 67
6E // -- CRC low byte
57 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A35
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x23y67 CPE[0]
00  //  1 x23y67 CPE[1]
00  //  2 x23y67 CPE[2]
00  //  3 x23y67 CPE[3]
00  //  4 x23y67 CPE[4]
00  //  5 x23y67 CPE[5]
00  //  6 x23y67 CPE[6]
00  //  7 x23y67 CPE[7]
00  //  8 x23y67 CPE[8]
00  //  9 x23y67 CPE[9]
00  // 10 x23y68 CPE[0]
00  // 11 x23y68 CPE[1]
00  // 12 x23y68 CPE[2]
00  // 13 x23y68 CPE[3]
00  // 14 x23y68 CPE[4]
00  // 15 x23y68 CPE[5]
00  // 16 x23y68 CPE[6]
00  // 17 x23y68 CPE[7]
00  // 18 x23y68 CPE[8]
00  // 19 x23y68 CPE[9]
00  // 20 x24y67 CPE[0]
00  // 21 x24y67 CPE[1]
00  // 22 x24y67 CPE[2]
00  // 23 x24y67 CPE[3]
00  // 24 x24y67 CPE[4]
00  // 25 x24y67 CPE[5]
00  // 26 x24y67 CPE[6]
00  // 27 x24y67 CPE[7]
00  // 28 x24y67 CPE[8]
00  // 29 x24y67 CPE[9]
00  // 30 x24y68 CPE[0]
00  // 31 x24y68 CPE[1]
00  // 32 x24y68 CPE[2]
00  // 33 x24y68 CPE[3]
00  // 34 x24y68 CPE[4]
00  // 35 x24y68 CPE[5]
00  // 36 x24y68 CPE[6]
00  // 37 x24y68 CPE[7]
00  // 38 x24y68 CPE[8]
00  // 39 x24y68 CPE[9]
00  // 40 x23y67 INMUX plane 2,1
00  // 41 x23y67 INMUX plane 4,3
00  // 42 x23y67 INMUX plane 6,5
00  // 43 x23y67 INMUX plane 8,7
00  // 44 x23y67 INMUX plane 10,9
00  // 45 x23y67 INMUX plane 12,11
00  // 46 x23y68 INMUX plane 2,1
00  // 47 x23y68 INMUX plane 4,3
00  // 48 x23y68 INMUX plane 6,5
00  // 49 x23y68 INMUX plane 8,7
00  // 50 x23y68 INMUX plane 10,9
00  // 51 x23y68 INMUX plane 12,11
00  // 52 x24y67 INMUX plane 2,1
00  // 53 x24y67 INMUX plane 4,3
00  // 54 x24y67 INMUX plane 6,5
00  // 55 x24y67 INMUX plane 8,7
00  // 56 x24y67 INMUX plane 10,9
00  // 57 x24y67 INMUX plane 12,11
00  // 58 x24y68 INMUX plane 2,1
00  // 59 x24y68 INMUX plane 4,3
00  // 60 x24y68 INMUX plane 6,5
00  // 61 x24y68 INMUX plane 8,7
00  // 62 x24y68 INMUX plane 10,9
00  // 63 x24y68 INMUX plane 12,11
00  // 64 x23y67 SB_BIG plane 1
00  // 65 x23y67 SB_BIG plane 1
00  // 66 x23y67 SB_DRIVE plane 2,1
00  // 67 x23y67 SB_BIG plane 2
00  // 68 x23y67 SB_BIG plane 2
00  // 69 x23y67 SB_BIG plane 3
00  // 70 x23y67 SB_BIG plane 3
40  // 71 x23y67 SB_DRIVE plane 4,3
4F // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x39y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
22 // y_sel: 67
3F // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A8B
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x39y67 CPE[0]
00  //  1 x39y67 CPE[1]
00  //  2 x39y67 CPE[2]
00  //  3 x39y67 CPE[3]
00  //  4 x39y67 CPE[4]
00  //  5 x39y67 CPE[5]
00  //  6 x39y67 CPE[6]
00  //  7 x39y67 CPE[7]
00  //  8 x39y67 CPE[8]
00  //  9 x39y67 CPE[9]
00  // 10 x39y68 CPE[0]
00  // 11 x39y68 CPE[1]
00  // 12 x39y68 CPE[2]
00  // 13 x39y68 CPE[3]
00  // 14 x39y68 CPE[4]
00  // 15 x39y68 CPE[5]
00  // 16 x39y68 CPE[6]
00  // 17 x39y68 CPE[7]
00  // 18 x39y68 CPE[8]
00  // 19 x39y68 CPE[9]
00  // 20 x40y67 CPE[0]
00  // 21 x40y67 CPE[1]
00  // 22 x40y67 CPE[2]
00  // 23 x40y67 CPE[3]
00  // 24 x40y67 CPE[4]
00  // 25 x40y67 CPE[5]
00  // 26 x40y67 CPE[6]
00  // 27 x40y67 CPE[7]
00  // 28 x40y67 CPE[8]
00  // 29 x40y67 CPE[9]
00  // 30 x40y68 CPE[0]
00  // 31 x40y68 CPE[1]
00  // 32 x40y68 CPE[2]
00  // 33 x40y68 CPE[3]
00  // 34 x40y68 CPE[4]
00  // 35 x40y68 CPE[5]
00  // 36 x40y68 CPE[6]
00  // 37 x40y68 CPE[7]
00  // 38 x40y68 CPE[8]
00  // 39 x40y68 CPE[9]
00  // 40 x39y67 INMUX plane 2,1
00  // 41 x39y67 INMUX plane 4,3
00  // 42 x39y67 INMUX plane 6,5
00  // 43 x39y67 INMUX plane 8,7
00  // 44 x39y67 INMUX plane 10,9
00  // 45 x39y67 INMUX plane 12,11
00  // 46 x39y68 INMUX plane 2,1
00  // 47 x39y68 INMUX plane 4,3
00  // 48 x39y68 INMUX plane 6,5
00  // 49 x39y68 INMUX plane 8,7
00  // 50 x39y68 INMUX plane 10,9
00  // 51 x39y68 INMUX plane 12,11
00  // 52 x40y67 INMUX plane 2,1
08  // 53 x40y67 INMUX plane 4,3
00  // 54 x40y67 INMUX plane 6,5
00  // 55 x40y67 INMUX plane 8,7
00  // 56 x40y67 INMUX plane 10,9
00  // 57 x40y67 INMUX plane 12,11
00  // 58 x40y68 INMUX plane 2,1
00  // 59 x40y68 INMUX plane 4,3
00  // 60 x40y68 INMUX plane 6,5
00  // 61 x40y68 INMUX plane 8,7
00  // 62 x40y68 INMUX plane 10,9
00  // 63 x40y68 INMUX plane 12,11
00  // 64 x39y67 SB_BIG plane 1
00  // 65 x39y67 SB_BIG plane 1
00  // 66 x39y67 SB_DRIVE plane 2,1
00  // 67 x39y67 SB_BIG plane 2
00  // 68 x39y67 SB_BIG plane 2
00  // 69 x39y67 SB_BIG plane 3
00  // 70 x39y67 SB_BIG plane 3
10  // 71 x39y67 SB_DRIVE plane 4,3
39  // 72 x39y67 SB_BIG plane 4
05 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x41y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9ADA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
22 // y_sel: 67
E7 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9AE2
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x41y67 CPE[0]
00  //  1 x41y67 CPE[1]
00  //  2 x41y67 CPE[2]
00  //  3 x41y67 CPE[3]
00  //  4 x41y67 CPE[4]
00  //  5 x41y67 CPE[5]
00  //  6 x41y67 CPE[6]
00  //  7 x41y67 CPE[7]
00  //  8 x41y67 CPE[8]
00  //  9 x41y67 CPE[9]
00  // 10 x41y68 CPE[0]
00  // 11 x41y68 CPE[1]
00  // 12 x41y68 CPE[2]
00  // 13 x41y68 CPE[3]
00  // 14 x41y68 CPE[4]
00  // 15 x41y68 CPE[5]
00  // 16 x41y68 CPE[6]
00  // 17 x41y68 CPE[7]
00  // 18 x41y68 CPE[8]
00  // 19 x41y68 CPE[9]
00  // 20 x42y67 CPE[0]
00  // 21 x42y67 CPE[1]
00  // 22 x42y67 CPE[2]
00  // 23 x42y67 CPE[3]
00  // 24 x42y67 CPE[4]
00  // 25 x42y67 CPE[5]
00  // 26 x42y67 CPE[6]
00  // 27 x42y67 CPE[7]
00  // 28 x42y67 CPE[8]
00  // 29 x42y67 CPE[9]
00  // 30 x42y68 CPE[0]
00  // 31 x42y68 CPE[1]
00  // 32 x42y68 CPE[2]
00  // 33 x42y68 CPE[3]
00  // 34 x42y68 CPE[4]
00  // 35 x42y68 CPE[5]
00  // 36 x42y68 CPE[6]
00  // 37 x42y68 CPE[7]
00  // 38 x42y68 CPE[8]
00  // 39 x42y68 CPE[9]
00  // 40 x41y67 INMUX plane 2,1
08  // 41 x41y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x59y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B12     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
22 // y_sel: 67
4F // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B1A
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x59y67 CPE[0]
00  //  1 x59y67 CPE[1]
00  //  2 x59y67 CPE[2]
00  //  3 x59y67 CPE[3]
00  //  4 x59y67 CPE[4]
00  //  5 x59y67 CPE[5]
00  //  6 x59y67 CPE[6]
00  //  7 x59y67 CPE[7]
00  //  8 x59y67 CPE[8]
00  //  9 x59y67 CPE[9]
00  // 10 x59y68 CPE[0]
00  // 11 x59y68 CPE[1]
00  // 12 x59y68 CPE[2]
00  // 13 x59y68 CPE[3]
00  // 14 x59y68 CPE[4]
00  // 15 x59y68 CPE[5]
00  // 16 x59y68 CPE[6]
00  // 17 x59y68 CPE[7]
00  // 18 x59y68 CPE[8]
00  // 19 x59y68 CPE[9]
00  // 20 x60y67 CPE[0]
00  // 21 x60y67 CPE[1]
00  // 22 x60y67 CPE[2]
00  // 23 x60y67 CPE[3]
00  // 24 x60y67 CPE[4]
00  // 25 x60y67 CPE[5]
00  // 26 x60y67 CPE[6]
00  // 27 x60y67 CPE[7]
00  // 28 x60y67 CPE[8]
00  // 29 x60y67 CPE[9]
00  // 30 x60y68 CPE[0]
00  // 31 x60y68 CPE[1]
00  // 32 x60y68 CPE[2]
00  // 33 x60y68 CPE[3]
00  // 34 x60y68 CPE[4]
00  // 35 x60y68 CPE[5]
00  // 36 x60y68 CPE[6]
00  // 37 x60y68 CPE[7]
00  // 38 x60y68 CPE[8]
00  // 39 x60y68 CPE[9]
00  // 40 x59y67 INMUX plane 2,1
00  // 41 x59y67 INMUX plane 4,3
00  // 42 x59y67 INMUX plane 6,5
00  // 43 x59y67 INMUX plane 8,7
00  // 44 x59y67 INMUX plane 10,9
00  // 45 x59y67 INMUX plane 12,11
00  // 46 x59y68 INMUX plane 2,1
00  // 47 x59y68 INMUX plane 4,3
00  // 48 x59y68 INMUX plane 6,5
00  // 49 x59y68 INMUX plane 8,7
00  // 50 x59y68 INMUX plane 10,9
00  // 51 x59y68 INMUX plane 12,11
00  // 52 x60y67 INMUX plane 2,1
08  // 53 x60y67 INMUX plane 4,3
00  // 54 x60y67 INMUX plane 6,5
00  // 55 x60y67 INMUX plane 8,7
00  // 56 x60y67 INMUX plane 10,9
00  // 57 x60y67 INMUX plane 12,11
00  // 58 x60y68 INMUX plane 2,1
00  // 59 x60y68 INMUX plane 4,3
00  // 60 x60y68 INMUX plane 6,5
00  // 61 x60y68 INMUX plane 8,7
00  // 62 x60y68 INMUX plane 10,9
00  // 63 x60y68 INMUX plane 12,11
00  // 64 x59y67 SB_BIG plane 1
00  // 65 x59y67 SB_BIG plane 1
00  // 66 x59y67 SB_DRIVE plane 2,1
00  // 67 x59y67 SB_BIG plane 2
00  // 68 x59y67 SB_BIG plane 2
00  // 69 x59y67 SB_BIG plane 3
00  // 70 x59y67 SB_BIG plane 3
80  // 71 x59y67 SB_DRIVE plane 4,3
38  // 72 x59y67 SB_BIG plane 4
10  // 73 x59y67 SB_BIG plane 4
0A // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x61y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B6A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
22 // y_sel: 67
97 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B72
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x61y67 CPE[0]
00  //  1 x61y67 CPE[1]
00  //  2 x61y67 CPE[2]
00  //  3 x61y67 CPE[3]
00  //  4 x61y67 CPE[4]
00  //  5 x61y67 CPE[5]
00  //  6 x61y67 CPE[6]
00  //  7 x61y67 CPE[7]
00  //  8 x61y67 CPE[8]
00  //  9 x61y67 CPE[9]
00  // 10 x61y68 CPE[0]
00  // 11 x61y68 CPE[1]
00  // 12 x61y68 CPE[2]
00  // 13 x61y68 CPE[3]
00  // 14 x61y68 CPE[4]
00  // 15 x61y68 CPE[5]
00  // 16 x61y68 CPE[6]
00  // 17 x61y68 CPE[7]
00  // 18 x61y68 CPE[8]
00  // 19 x61y68 CPE[9]
00  // 20 x62y67 CPE[0]
00  // 21 x62y67 CPE[1]
00  // 22 x62y67 CPE[2]
00  // 23 x62y67 CPE[3]
00  // 24 x62y67 CPE[4]
00  // 25 x62y67 CPE[5]
00  // 26 x62y67 CPE[6]
00  // 27 x62y67 CPE[7]
00  // 28 x62y67 CPE[8]
00  // 29 x62y67 CPE[9]
00  // 30 x62y68 CPE[0]
00  // 31 x62y68 CPE[1]
00  // 32 x62y68 CPE[2]
00  // 33 x62y68 CPE[3]
00  // 34 x62y68 CPE[4]
00  // 35 x62y68 CPE[5]
00  // 36 x62y68 CPE[6]
00  // 37 x62y68 CPE[7]
00  // 38 x62y68 CPE[8]
00  // 39 x62y68 CPE[9]
00  // 40 x61y67 INMUX plane 2,1
08  // 41 x61y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x63y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BA2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
22 // y_sel: 67
FD // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9BAA
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x63y67 CPE[0]
00  //  1 x63y67 CPE[1]
00  //  2 x63y67 CPE[2]
00  //  3 x63y67 CPE[3]
00  //  4 x63y67 CPE[4]
00  //  5 x63y67 CPE[5]
00  //  6 x63y67 CPE[6]
00  //  7 x63y67 CPE[7]
00  //  8 x63y67 CPE[8]
00  //  9 x63y67 CPE[9]
00  // 10 x63y68 CPE[0]
00  // 11 x63y68 CPE[1]
00  // 12 x63y68 CPE[2]
00  // 13 x63y68 CPE[3]
00  // 14 x63y68 CPE[4]
00  // 15 x63y68 CPE[5]
00  // 16 x63y68 CPE[6]
00  // 17 x63y68 CPE[7]
00  // 18 x63y68 CPE[8]
00  // 19 x63y68 CPE[9]
00  // 20 x64y67 CPE[0]
00  // 21 x64y67 CPE[1]
00  // 22 x64y67 CPE[2]
00  // 23 x64y67 CPE[3]
00  // 24 x64y67 CPE[4]
00  // 25 x64y67 CPE[5]
00  // 26 x64y67 CPE[6]
00  // 27 x64y67 CPE[7]
00  // 28 x64y67 CPE[8]
00  // 29 x64y67 CPE[9]
00  // 30 x64y68 CPE[0]
00  // 31 x64y68 CPE[1]
00  // 32 x64y68 CPE[2]
00  // 33 x64y68 CPE[3]
00  // 34 x64y68 CPE[4]
00  // 35 x64y68 CPE[5]
00  // 36 x64y68 CPE[6]
00  // 37 x64y68 CPE[7]
00  // 38 x64y68 CPE[8]
00  // 39 x64y68 CPE[9]
00  // 40 x63y67 INMUX plane 2,1
00  // 41 x63y67 INMUX plane 4,3
00  // 42 x63y67 INMUX plane 6,5
00  // 43 x63y67 INMUX plane 8,7
00  // 44 x63y67 INMUX plane 10,9
00  // 45 x63y67 INMUX plane 12,11
00  // 46 x63y68 INMUX plane 2,1
00  // 47 x63y68 INMUX plane 4,3
00  // 48 x63y68 INMUX plane 6,5
00  // 49 x63y68 INMUX plane 8,7
00  // 50 x63y68 INMUX plane 10,9
00  // 51 x63y68 INMUX plane 12,11
00  // 52 x64y67 INMUX plane 2,1
00  // 53 x64y67 INMUX plane 4,3
00  // 54 x64y67 INMUX plane 6,5
00  // 55 x64y67 INMUX plane 8,7
00  // 56 x64y67 INMUX plane 10,9
00  // 57 x64y67 INMUX plane 12,11
00  // 58 x64y68 INMUX plane 2,1
00  // 59 x64y68 INMUX plane 4,3
00  // 60 x64y68 INMUX plane 6,5
00  // 61 x64y68 INMUX plane 8,7
00  // 62 x64y68 INMUX plane 10,9
00  // 63 x64y68 INMUX plane 12,11
00  // 64 x63y67 SB_BIG plane 1
00  // 65 x63y67 SB_BIG plane 1
00  // 66 x63y67 SB_DRIVE plane 2,1
00  // 67 x63y67 SB_BIG plane 2
00  // 68 x63y67 SB_BIG plane 2
00  // 69 x63y67 SB_BIG plane 3
00  // 70 x63y67 SB_BIG plane 3
40  // 71 x63y67 SB_DRIVE plane 4,3
4F // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x79y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
22 // y_sel: 67
3D // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C00
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x79y67 CPE[0]
00  //  1 x79y67 CPE[1]
00  //  2 x79y67 CPE[2]
00  //  3 x79y67 CPE[3]
00  //  4 x79y67 CPE[4]
00  //  5 x79y67 CPE[5]
00  //  6 x79y67 CPE[6]
00  //  7 x79y67 CPE[7]
00  //  8 x79y67 CPE[8]
00  //  9 x79y67 CPE[9]
00  // 10 x79y68 CPE[0]
00  // 11 x79y68 CPE[1]
00  // 12 x79y68 CPE[2]
00  // 13 x79y68 CPE[3]
00  // 14 x79y68 CPE[4]
00  // 15 x79y68 CPE[5]
00  // 16 x79y68 CPE[6]
00  // 17 x79y68 CPE[7]
00  // 18 x79y68 CPE[8]
00  // 19 x79y68 CPE[9]
00  // 20 x80y67 CPE[0]
00  // 21 x80y67 CPE[1]
00  // 22 x80y67 CPE[2]
00  // 23 x80y67 CPE[3]
00  // 24 x80y67 CPE[4]
00  // 25 x80y67 CPE[5]
00  // 26 x80y67 CPE[6]
00  // 27 x80y67 CPE[7]
00  // 28 x80y67 CPE[8]
00  // 29 x80y67 CPE[9]
00  // 30 x80y68 CPE[0]
00  // 31 x80y68 CPE[1]
00  // 32 x80y68 CPE[2]
00  // 33 x80y68 CPE[3]
00  // 34 x80y68 CPE[4]
00  // 35 x80y68 CPE[5]
00  // 36 x80y68 CPE[6]
00  // 37 x80y68 CPE[7]
00  // 38 x80y68 CPE[8]
00  // 39 x80y68 CPE[9]
00  // 40 x79y67 INMUX plane 2,1
00  // 41 x79y67 INMUX plane 4,3
00  // 42 x79y67 INMUX plane 6,5
00  // 43 x79y67 INMUX plane 8,7
00  // 44 x79y67 INMUX plane 10,9
00  // 45 x79y67 INMUX plane 12,11
00  // 46 x79y68 INMUX plane 2,1
00  // 47 x79y68 INMUX plane 4,3
00  // 48 x79y68 INMUX plane 6,5
00  // 49 x79y68 INMUX plane 8,7
00  // 50 x79y68 INMUX plane 10,9
00  // 51 x79y68 INMUX plane 12,11
00  // 52 x80y67 INMUX plane 2,1
08  // 53 x80y67 INMUX plane 4,3
00  // 54 x80y67 INMUX plane 6,5
00  // 55 x80y67 INMUX plane 8,7
00  // 56 x80y67 INMUX plane 10,9
00  // 57 x80y67 INMUX plane 12,11
00  // 58 x80y68 INMUX plane 2,1
00  // 59 x80y68 INMUX plane 4,3
00  // 60 x80y68 INMUX plane 6,5
00  // 61 x80y68 INMUX plane 8,7
00  // 62 x80y68 INMUX plane 10,9
00  // 63 x80y68 INMUX plane 12,11
00  // 64 x79y67 SB_BIG plane 1
00  // 65 x79y67 SB_BIG plane 1
00  // 66 x79y67 SB_DRIVE plane 2,1
00  // 67 x79y67 SB_BIG plane 2
00  // 68 x79y67 SB_BIG plane 2
00  // 69 x79y67 SB_BIG plane 3
00  // 70 x79y67 SB_BIG plane 3
10  // 71 x79y67 SB_DRIVE plane 4,3
39  // 72 x79y67 SB_BIG plane 4
05 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x81y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
22 // y_sel: 67
E5 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C57
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x81y67 CPE[0]
00  //  1 x81y67 CPE[1]
00  //  2 x81y67 CPE[2]
00  //  3 x81y67 CPE[3]
00  //  4 x81y67 CPE[4]
00  //  5 x81y67 CPE[5]
00  //  6 x81y67 CPE[6]
00  //  7 x81y67 CPE[7]
00  //  8 x81y67 CPE[8]
00  //  9 x81y67 CPE[9]
00  // 10 x81y68 CPE[0]
00  // 11 x81y68 CPE[1]
00  // 12 x81y68 CPE[2]
00  // 13 x81y68 CPE[3]
00  // 14 x81y68 CPE[4]
00  // 15 x81y68 CPE[5]
00  // 16 x81y68 CPE[6]
00  // 17 x81y68 CPE[7]
00  // 18 x81y68 CPE[8]
00  // 19 x81y68 CPE[9]
00  // 20 x82y67 CPE[0]
00  // 21 x82y67 CPE[1]
00  // 22 x82y67 CPE[2]
00  // 23 x82y67 CPE[3]
00  // 24 x82y67 CPE[4]
00  // 25 x82y67 CPE[5]
00  // 26 x82y67 CPE[6]
00  // 27 x82y67 CPE[7]
00  // 28 x82y67 CPE[8]
00  // 29 x82y67 CPE[9]
00  // 30 x82y68 CPE[0]
00  // 31 x82y68 CPE[1]
00  // 32 x82y68 CPE[2]
00  // 33 x82y68 CPE[3]
00  // 34 x82y68 CPE[4]
00  // 35 x82y68 CPE[5]
00  // 36 x82y68 CPE[6]
00  // 37 x82y68 CPE[7]
00  // 38 x82y68 CPE[8]
00  // 39 x82y68 CPE[9]
00  // 40 x81y67 INMUX plane 2,1
08  // 41 x81y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x99y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
22 // y_sel: 67
DC // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C8F
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x99y67 CPE[0]
00  //  1 x99y67 CPE[1]
00  //  2 x99y67 CPE[2]
00  //  3 x99y67 CPE[3]
00  //  4 x99y67 CPE[4]
00  //  5 x99y67 CPE[5]
00  //  6 x99y67 CPE[6]
00  //  7 x99y67 CPE[7]
00  //  8 x99y67 CPE[8]
00  //  9 x99y67 CPE[9]
00  // 10 x99y68 CPE[0]
00  // 11 x99y68 CPE[1]
00  // 12 x99y68 CPE[2]
00  // 13 x99y68 CPE[3]
00  // 14 x99y68 CPE[4]
00  // 15 x99y68 CPE[5]
00  // 16 x99y68 CPE[6]
00  // 17 x99y68 CPE[7]
00  // 18 x99y68 CPE[8]
00  // 19 x99y68 CPE[9]
00  // 20 x100y67 CPE[0]
00  // 21 x100y67 CPE[1]
00  // 22 x100y67 CPE[2]
00  // 23 x100y67 CPE[3]
00  // 24 x100y67 CPE[4]
00  // 25 x100y67 CPE[5]
00  // 26 x100y67 CPE[6]
00  // 27 x100y67 CPE[7]
00  // 28 x100y67 CPE[8]
00  // 29 x100y67 CPE[9]
00  // 30 x100y68 CPE[0]
00  // 31 x100y68 CPE[1]
00  // 32 x100y68 CPE[2]
00  // 33 x100y68 CPE[3]
00  // 34 x100y68 CPE[4]
00  // 35 x100y68 CPE[5]
00  // 36 x100y68 CPE[6]
00  // 37 x100y68 CPE[7]
00  // 38 x100y68 CPE[8]
00  // 39 x100y68 CPE[9]
00  // 40 x99y67 INMUX plane 2,1
00  // 41 x99y67 INMUX plane 4,3
00  // 42 x99y67 INMUX plane 6,5
00  // 43 x99y67 INMUX plane 8,7
00  // 44 x99y67 INMUX plane 10,9
00  // 45 x99y67 INMUX plane 12,11
00  // 46 x99y68 INMUX plane 2,1
00  // 47 x99y68 INMUX plane 4,3
00  // 48 x99y68 INMUX plane 6,5
00  // 49 x99y68 INMUX plane 8,7
00  // 50 x99y68 INMUX plane 10,9
00  // 51 x99y68 INMUX plane 12,11
00  // 52 x100y67 INMUX plane 2,1
08  // 53 x100y67 INMUX plane 4,3
00  // 54 x100y67 INMUX plane 6,5
00  // 55 x100y67 INMUX plane 8,7
00  // 56 x100y67 INMUX plane 10,9
00  // 57 x100y67 INMUX plane 12,11
00  // 58 x100y68 INMUX plane 2,1
00  // 59 x100y68 INMUX plane 4,3
00  // 60 x100y68 INMUX plane 6,5
00  // 61 x100y68 INMUX plane 8,7
00  // 62 x100y68 INMUX plane 10,9
00  // 63 x100y68 INMUX plane 12,11
00  // 64 x99y67 SB_BIG plane 1
00  // 65 x99y67 SB_BIG plane 1
00  // 66 x99y67 SB_DRIVE plane 2,1
00  // 67 x99y67 SB_BIG plane 2
00  // 68 x99y67 SB_BIG plane 2
00  // 69 x99y67 SB_BIG plane 3
00  // 70 x99y67 SB_BIG plane 3
00  // 71 x99y67 SB_DRIVE plane 4,3
39  // 72 x99y67 SB_BIG plane 4
94 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x101y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
22 // y_sel: 67
04 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CE6
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x101y67 CPE[0]
00  //  1 x101y67 CPE[1]
00  //  2 x101y67 CPE[2]
00  //  3 x101y67 CPE[3]
00  //  4 x101y67 CPE[4]
00  //  5 x101y67 CPE[5]
00  //  6 x101y67 CPE[6]
00  //  7 x101y67 CPE[7]
00  //  8 x101y67 CPE[8]
00  //  9 x101y67 CPE[9]
00  // 10 x101y68 CPE[0]
00  // 11 x101y68 CPE[1]
00  // 12 x101y68 CPE[2]
00  // 13 x101y68 CPE[3]
00  // 14 x101y68 CPE[4]
00  // 15 x101y68 CPE[5]
00  // 16 x101y68 CPE[6]
00  // 17 x101y68 CPE[7]
00  // 18 x101y68 CPE[8]
00  // 19 x101y68 CPE[9]
00  // 20 x102y67 CPE[0]
00  // 21 x102y67 CPE[1]
00  // 22 x102y67 CPE[2]
00  // 23 x102y67 CPE[3]
00  // 24 x102y67 CPE[4]
00  // 25 x102y67 CPE[5]
00  // 26 x102y67 CPE[6]
00  // 27 x102y67 CPE[7]
00  // 28 x102y67 CPE[8]
00  // 29 x102y67 CPE[9]
00  // 30 x102y68 CPE[0]
00  // 31 x102y68 CPE[1]
00  // 32 x102y68 CPE[2]
00  // 33 x102y68 CPE[3]
00  // 34 x102y68 CPE[4]
00  // 35 x102y68 CPE[5]
00  // 36 x102y68 CPE[6]
00  // 37 x102y68 CPE[7]
00  // 38 x102y68 CPE[8]
00  // 39 x102y68 CPE[9]
00  // 40 x101y67 INMUX plane 2,1
08  // 41 x101y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x103y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D16     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
22 // y_sel: 67
0C // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D1E
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x103y67 CPE[0]
00  //  1 x103y67 CPE[1]
00  //  2 x103y67 CPE[2]
00  //  3 x103y67 CPE[3]
00  //  4 x103y67 CPE[4]
00  //  5 x103y67 CPE[5]
00  //  6 x103y67 CPE[6]
00  //  7 x103y67 CPE[7]
00  //  8 x103y67 CPE[8]
00  //  9 x103y67 CPE[9]
00  // 10 x103y68 CPE[0]
00  // 11 x103y68 CPE[1]
00  // 12 x103y68 CPE[2]
00  // 13 x103y68 CPE[3]
00  // 14 x103y68 CPE[4]
00  // 15 x103y68 CPE[5]
00  // 16 x103y68 CPE[6]
00  // 17 x103y68 CPE[7]
00  // 18 x103y68 CPE[8]
00  // 19 x103y68 CPE[9]
00  // 20 x104y67 CPE[0]
00  // 21 x104y67 CPE[1]
00  // 22 x104y67 CPE[2]
00  // 23 x104y67 CPE[3]
00  // 24 x104y67 CPE[4]
00  // 25 x104y67 CPE[5]
00  // 26 x104y67 CPE[6]
00  // 27 x104y67 CPE[7]
00  // 28 x104y67 CPE[8]
00  // 29 x104y67 CPE[9]
00  // 30 x104y68 CPE[0]
00  // 31 x104y68 CPE[1]
00  // 32 x104y68 CPE[2]
00  // 33 x104y68 CPE[3]
00  // 34 x104y68 CPE[4]
00  // 35 x104y68 CPE[5]
00  // 36 x104y68 CPE[6]
00  // 37 x104y68 CPE[7]
00  // 38 x104y68 CPE[8]
00  // 39 x104y68 CPE[9]
00  // 40 x103y67 INMUX plane 2,1
00  // 41 x103y67 INMUX plane 4,3
00  // 42 x103y67 INMUX plane 6,5
00  // 43 x103y67 INMUX plane 8,7
00  // 44 x103y67 INMUX plane 10,9
00  // 45 x103y67 INMUX plane 12,11
00  // 46 x103y68 INMUX plane 2,1
00  // 47 x103y68 INMUX plane 4,3
00  // 48 x103y68 INMUX plane 6,5
00  // 49 x103y68 INMUX plane 8,7
00  // 50 x103y68 INMUX plane 10,9
00  // 51 x103y68 INMUX plane 12,11
00  // 52 x104y67 INMUX plane 2,1
00  // 53 x104y67 INMUX plane 4,3
00  // 54 x104y67 INMUX plane 6,5
00  // 55 x104y67 INMUX plane 8,7
00  // 56 x104y67 INMUX plane 10,9
00  // 57 x104y67 INMUX plane 12,11
00  // 58 x104y68 INMUX plane 2,1
00  // 59 x104y68 INMUX plane 4,3
00  // 60 x104y68 INMUX plane 6,5
00  // 61 x104y68 INMUX plane 8,7
00  // 62 x104y68 INMUX plane 10,9
00  // 63 x104y68 INMUX plane 12,11
00  // 64 x103y67 SB_BIG plane 1
00  // 65 x103y67 SB_BIG plane 1
00  // 66 x103y67 SB_DRIVE plane 2,1
00  // 67 x103y67 SB_BIG plane 2
00  // 68 x103y67 SB_BIG plane 2
00  // 69 x103y67 SB_BIG plane 3
00  // 70 x103y67 SB_BIG plane 3
40  // 71 x103y67 SB_DRIVE plane 4,3
4F // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x119y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
22 // y_sel: 67
CC // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D74
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x119y67 CPE[0]
00  //  1 x119y67 CPE[1]
00  //  2 x119y67 CPE[2]
00  //  3 x119y67 CPE[3]
00  //  4 x119y67 CPE[4]
00  //  5 x119y67 CPE[5]
00  //  6 x119y67 CPE[6]
00  //  7 x119y67 CPE[7]
00  //  8 x119y67 CPE[8]
00  //  9 x119y67 CPE[9]
00  // 10 x119y68 CPE[0]
00  // 11 x119y68 CPE[1]
00  // 12 x119y68 CPE[2]
00  // 13 x119y68 CPE[3]
00  // 14 x119y68 CPE[4]
00  // 15 x119y68 CPE[5]
00  // 16 x119y68 CPE[6]
00  // 17 x119y68 CPE[7]
00  // 18 x119y68 CPE[8]
00  // 19 x119y68 CPE[9]
00  // 20 x120y67 CPE[0]
00  // 21 x120y67 CPE[1]
00  // 22 x120y67 CPE[2]
00  // 23 x120y67 CPE[3]
00  // 24 x120y67 CPE[4]
00  // 25 x120y67 CPE[5]
00  // 26 x120y67 CPE[6]
00  // 27 x120y67 CPE[7]
00  // 28 x120y67 CPE[8]
00  // 29 x120y67 CPE[9]
00  // 30 x120y68 CPE[0]
00  // 31 x120y68 CPE[1]
00  // 32 x120y68 CPE[2]
00  // 33 x120y68 CPE[3]
00  // 34 x120y68 CPE[4]
00  // 35 x120y68 CPE[5]
00  // 36 x120y68 CPE[6]
00  // 37 x120y68 CPE[7]
00  // 38 x120y68 CPE[8]
00  // 39 x120y68 CPE[9]
00  // 40 x119y67 INMUX plane 2,1
00  // 41 x119y67 INMUX plane 4,3
00  // 42 x119y67 INMUX plane 6,5
00  // 43 x119y67 INMUX plane 8,7
00  // 44 x119y67 INMUX plane 10,9
00  // 45 x119y67 INMUX plane 12,11
00  // 46 x119y68 INMUX plane 2,1
00  // 47 x119y68 INMUX plane 4,3
00  // 48 x119y68 INMUX plane 6,5
00  // 49 x119y68 INMUX plane 8,7
00  // 50 x119y68 INMUX plane 10,9
00  // 51 x119y68 INMUX plane 12,11
00  // 52 x120y67 INMUX plane 2,1
08  // 53 x120y67 INMUX plane 4,3
00  // 54 x120y67 INMUX plane 6,5
00  // 55 x120y67 INMUX plane 8,7
00  // 56 x120y67 INMUX plane 10,9
00  // 57 x120y67 INMUX plane 12,11
00  // 58 x120y68 INMUX plane 2,1
00  // 59 x120y68 INMUX plane 4,3
00  // 60 x120y68 INMUX plane 6,5
00  // 61 x120y68 INMUX plane 8,7
00  // 62 x120y68 INMUX plane 10,9
00  // 63 x120y68 INMUX plane 12,11
00  // 64 x119y67 SB_BIG plane 1
00  // 65 x119y67 SB_BIG plane 1
00  // 66 x119y67 SB_DRIVE plane 2,1
00  // 67 x119y67 SB_BIG plane 2
00  // 68 x119y67 SB_BIG plane 2
00  // 69 x119y67 SB_BIG plane 3
00  // 70 x119y67 SB_BIG plane 3
10  // 71 x119y67 SB_DRIVE plane 4,3
39  // 72 x119y67 SB_BIG plane 4
05 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x121y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
22 // y_sel: 67
14 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DCB
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x121y67 CPE[0]
00  //  1 x121y67 CPE[1]
00  //  2 x121y67 CPE[2]
00  //  3 x121y67 CPE[3]
00  //  4 x121y67 CPE[4]
00  //  5 x121y67 CPE[5]
00  //  6 x121y67 CPE[6]
00  //  7 x121y67 CPE[7]
00  //  8 x121y67 CPE[8]
00  //  9 x121y67 CPE[9]
00  // 10 x121y68 CPE[0]
00  // 11 x121y68 CPE[1]
00  // 12 x121y68 CPE[2]
00  // 13 x121y68 CPE[3]
00  // 14 x121y68 CPE[4]
00  // 15 x121y68 CPE[5]
00  // 16 x121y68 CPE[6]
00  // 17 x121y68 CPE[7]
00  // 18 x121y68 CPE[8]
00  // 19 x121y68 CPE[9]
00  // 20 x122y67 CPE[0]
00  // 21 x122y67 CPE[1]
00  // 22 x122y67 CPE[2]
00  // 23 x122y67 CPE[3]
00  // 24 x122y67 CPE[4]
00  // 25 x122y67 CPE[5]
00  // 26 x122y67 CPE[6]
00  // 27 x122y67 CPE[7]
00  // 28 x122y67 CPE[8]
00  // 29 x122y67 CPE[9]
00  // 30 x122y68 CPE[0]
00  // 31 x122y68 CPE[1]
00  // 32 x122y68 CPE[2]
00  // 33 x122y68 CPE[3]
00  // 34 x122y68 CPE[4]
00  // 35 x122y68 CPE[5]
00  // 36 x122y68 CPE[6]
00  // 37 x122y68 CPE[7]
00  // 38 x122y68 CPE[8]
00  // 39 x122y68 CPE[9]
00  // 40 x121y67 INMUX plane 2,1
08  // 41 x121y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x139y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
22 // y_sel: 67
78 // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E03
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x139y67 CPE[0]
00  //  1 x139y67 CPE[1]
00  //  2 x139y67 CPE[2]
00  //  3 x139y67 CPE[3]
00  //  4 x139y67 CPE[4]
00  //  5 x139y67 CPE[5]
00  //  6 x139y67 CPE[6]
00  //  7 x139y67 CPE[7]
00  //  8 x139y67 CPE[8]
00  //  9 x139y67 CPE[9]
00  // 10 x139y68 CPE[0]
00  // 11 x139y68 CPE[1]
00  // 12 x139y68 CPE[2]
00  // 13 x139y68 CPE[3]
00  // 14 x139y68 CPE[4]
00  // 15 x139y68 CPE[5]
00  // 16 x139y68 CPE[6]
00  // 17 x139y68 CPE[7]
00  // 18 x139y68 CPE[8]
00  // 19 x139y68 CPE[9]
00  // 20 x140y67 CPE[0]
00  // 21 x140y67 CPE[1]
00  // 22 x140y67 CPE[2]
00  // 23 x140y67 CPE[3]
00  // 24 x140y67 CPE[4]
00  // 25 x140y67 CPE[5]
00  // 26 x140y67 CPE[6]
00  // 27 x140y67 CPE[7]
00  // 28 x140y67 CPE[8]
00  // 29 x140y67 CPE[9]
00  // 30 x140y68 CPE[0]
00  // 31 x140y68 CPE[1]
00  // 32 x140y68 CPE[2]
00  // 33 x140y68 CPE[3]
00  // 34 x140y68 CPE[4]
00  // 35 x140y68 CPE[5]
00  // 36 x140y68 CPE[6]
00  // 37 x140y68 CPE[7]
00  // 38 x140y68 CPE[8]
00  // 39 x140y68 CPE[9]
00  // 40 x139y67 INMUX plane 2,1
00  // 41 x139y67 INMUX plane 4,3
00  // 42 x139y67 INMUX plane 6,5
00  // 43 x139y67 INMUX plane 8,7
00  // 44 x139y67 INMUX plane 10,9
00  // 45 x139y67 INMUX plane 12,11
00  // 46 x139y68 INMUX plane 2,1
00  // 47 x139y68 INMUX plane 4,3
00  // 48 x139y68 INMUX plane 6,5
00  // 49 x139y68 INMUX plane 8,7
00  // 50 x139y68 INMUX plane 10,9
00  // 51 x139y68 INMUX plane 12,11
00  // 52 x140y67 INMUX plane 2,1
08  // 53 x140y67 INMUX plane 4,3
00  // 54 x140y67 INMUX plane 6,5
00  // 55 x140y67 INMUX plane 8,7
00  // 56 x140y67 INMUX plane 10,9
00  // 57 x140y67 INMUX plane 12,11
00  // 58 x140y68 INMUX plane 2,1
00  // 59 x140y68 INMUX plane 4,3
00  // 60 x140y68 INMUX plane 6,5
00  // 61 x140y68 INMUX plane 8,7
00  // 62 x140y68 INMUX plane 10,9
00  // 63 x140y68 INMUX plane 12,11
00  // 64 x139y67 SB_BIG plane 1
00  // 65 x139y67 SB_BIG plane 1
00  // 66 x139y67 SB_DRIVE plane 2,1
00  // 67 x139y67 SB_BIG plane 2
00  // 68 x139y67 SB_BIG plane 2
00  // 69 x139y67 SB_BIG plane 3
00  // 70 x139y67 SB_BIG plane 3
00  // 71 x139y67 SB_DRIVE plane 4,3
39  // 72 x139y67 SB_BIG plane 4
94 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x141y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E52     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
22 // y_sel: 67
A0 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E5A
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x141y67 CPE[0]
00  //  1 x141y67 CPE[1]
00  //  2 x141y67 CPE[2]
00  //  3 x141y67 CPE[3]
00  //  4 x141y67 CPE[4]
00  //  5 x141y67 CPE[5]
00  //  6 x141y67 CPE[6]
00  //  7 x141y67 CPE[7]
00  //  8 x141y67 CPE[8]
00  //  9 x141y67 CPE[9]
00  // 10 x141y68 CPE[0]
00  // 11 x141y68 CPE[1]
00  // 12 x141y68 CPE[2]
00  // 13 x141y68 CPE[3]
00  // 14 x141y68 CPE[4]
00  // 15 x141y68 CPE[5]
00  // 16 x141y68 CPE[6]
00  // 17 x141y68 CPE[7]
00  // 18 x141y68 CPE[8]
00  // 19 x141y68 CPE[9]
00  // 20 x142y67 CPE[0]
00  // 21 x142y67 CPE[1]
00  // 22 x142y67 CPE[2]
00  // 23 x142y67 CPE[3]
00  // 24 x142y67 CPE[4]
00  // 25 x142y67 CPE[5]
00  // 26 x142y67 CPE[6]
00  // 27 x142y67 CPE[7]
00  // 28 x142y67 CPE[8]
00  // 29 x142y67 CPE[9]
00  // 30 x142y68 CPE[0]
00  // 31 x142y68 CPE[1]
00  // 32 x142y68 CPE[2]
00  // 33 x142y68 CPE[3]
00  // 34 x142y68 CPE[4]
00  // 35 x142y68 CPE[5]
00  // 36 x142y68 CPE[6]
00  // 37 x142y68 CPE[7]
00  // 38 x142y68 CPE[8]
00  // 39 x142y68 CPE[9]
00  // 40 x141y67 INMUX plane 2,1
08  // 41 x141y67 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x143y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
22 // y_sel: 67
68 // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E92
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x143y67 CPE[0]
00  //  1 x143y67 CPE[1]
00  //  2 x143y67 CPE[2]
00  //  3 x143y67 CPE[3]
00  //  4 x143y67 CPE[4]
00  //  5 x143y67 CPE[5]
00  //  6 x143y67 CPE[6]
00  //  7 x143y67 CPE[7]
00  //  8 x143y67 CPE[8]
00  //  9 x143y67 CPE[9]
00  // 10 x143y68 CPE[0]
00  // 11 x143y68 CPE[1]
00  // 12 x143y68 CPE[2]
00  // 13 x143y68 CPE[3]
00  // 14 x143y68 CPE[4]
00  // 15 x143y68 CPE[5]
00  // 16 x143y68 CPE[6]
00  // 17 x143y68 CPE[7]
00  // 18 x143y68 CPE[8]
00  // 19 x143y68 CPE[9]
00  // 20 x144y67 CPE[0]
00  // 21 x144y67 CPE[1]
00  // 22 x144y67 CPE[2]
00  // 23 x144y67 CPE[3]
00  // 24 x144y67 CPE[4]
00  // 25 x144y67 CPE[5]
00  // 26 x144y67 CPE[6]
00  // 27 x144y67 CPE[7]
00  // 28 x144y67 CPE[8]
00  // 29 x144y67 CPE[9]
00  // 30 x144y68 CPE[0]
00  // 31 x144y68 CPE[1]
00  // 32 x144y68 CPE[2]
00  // 33 x144y68 CPE[3]
00  // 34 x144y68 CPE[4]
00  // 35 x144y68 CPE[5]
00  // 36 x144y68 CPE[6]
00  // 37 x144y68 CPE[7]
00  // 38 x144y68 CPE[8]
00  // 39 x144y68 CPE[9]
00  // 40 x143y67 INMUX plane 2,1
00  // 41 x143y67 INMUX plane 4,3
00  // 42 x143y67 INMUX plane 6,5
00  // 43 x143y67 INMUX plane 8,7
00  // 44 x143y67 INMUX plane 10,9
00  // 45 x143y67 INMUX plane 12,11
00  // 46 x143y68 INMUX plane 2,1
00  // 47 x143y68 INMUX plane 4,3
00  // 48 x143y68 INMUX plane 6,5
00  // 49 x143y68 INMUX plane 8,7
00  // 50 x143y68 INMUX plane 10,9
00  // 51 x143y68 INMUX plane 12,11
00  // 52 x144y67 INMUX plane 2,1
00  // 53 x144y67 INMUX plane 4,3
00  // 54 x144y67 INMUX plane 6,5
00  // 55 x144y67 INMUX plane 8,7
00  // 56 x144y67 INMUX plane 10,9
00  // 57 x144y67 INMUX plane 12,11
00  // 58 x144y68 INMUX plane 2,1
00  // 59 x144y68 INMUX plane 4,3
00  // 60 x144y68 INMUX plane 6,5
00  // 61 x144y68 INMUX plane 8,7
00  // 62 x144y68 INMUX plane 10,9
00  // 63 x144y68 INMUX plane 12,11
00  // 64 x143y67 SB_BIG plane 1
00  // 65 x143y67 SB_BIG plane 1
00  // 66 x143y67 SB_DRIVE plane 2,1
00  // 67 x143y67 SB_BIG plane 2
00  // 68 x143y67 SB_BIG plane 2
00  // 69 x143y67 SB_BIG plane 3
00  // 70 x143y67 SB_BIG plane 3
40  // 71 x143y67 SB_DRIVE plane 4,3
4F // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x155y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9EE0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
22 // y_sel: 67
B8 // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EE8
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x155y67 CPE[0]
00  //  1 x155y67 CPE[1]
00  //  2 x155y67 CPE[2]
00  //  3 x155y67 CPE[3]
00  //  4 x155y67 CPE[4]
00  //  5 x155y67 CPE[5]
00  //  6 x155y67 CPE[6]
00  //  7 x155y67 CPE[7]
00  //  8 x155y67 CPE[8]
00  //  9 x155y67 CPE[9]
00  // 10 x155y68 CPE[0]
00  // 11 x155y68 CPE[1]
00  // 12 x155y68 CPE[2]
00  // 13 x155y68 CPE[3]
00  // 14 x155y68 CPE[4]
00  // 15 x155y68 CPE[5]
00  // 16 x155y68 CPE[6]
00  // 17 x155y68 CPE[7]
00  // 18 x155y68 CPE[8]
00  // 19 x155y68 CPE[9]
00  // 20 x156y67 CPE[0]
00  // 21 x156y67 CPE[1]
00  // 22 x156y67 CPE[2]
00  // 23 x156y67 CPE[3]
00  // 24 x156y67 CPE[4]
00  // 25 x156y67 CPE[5]
00  // 26 x156y67 CPE[6]
00  // 27 x156y67 CPE[7]
00  // 28 x156y67 CPE[8]
00  // 29 x156y67 CPE[9]
00  // 30 x156y68 CPE[0]
00  // 31 x156y68 CPE[1]
00  // 32 x156y68 CPE[2]
00  // 33 x156y68 CPE[3]
00  // 34 x156y68 CPE[4]
00  // 35 x156y68 CPE[5]
00  // 36 x156y68 CPE[6]
00  // 37 x156y68 CPE[7]
00  // 38 x156y68 CPE[8]
00  // 39 x156y68 CPE[9]
00  // 40 x155y67 INMUX plane 2,1
00  // 41 x155y67 INMUX plane 4,3
00  // 42 x155y67 INMUX plane 6,5
00  // 43 x155y67 INMUX plane 8,7
00  // 44 x155y67 INMUX plane 10,9
00  // 45 x155y67 INMUX plane 12,11
00  // 46 x155y68 INMUX plane 2,1
00  // 47 x155y68 INMUX plane 4,3
00  // 48 x155y68 INMUX plane 6,5
00  // 49 x155y68 INMUX plane 8,7
00  // 50 x155y68 INMUX plane 10,9
00  // 51 x155y68 INMUX plane 12,11
00  // 52 x156y67 INMUX plane 2,1
08  // 53 x156y67 INMUX plane 4,3
00  // 54 x156y67 INMUX plane 6,5
00  // 55 x156y67 INMUX plane 8,7
00  // 56 x156y67 INMUX plane 10,9
00  // 57 x156y67 INMUX plane 12,11
00  // 58 x156y68 INMUX plane 2,1
00  // 59 x156y68 INMUX plane 4,3
00  // 60 x156y68 INMUX plane 6,5
00  // 61 x156y68 INMUX plane 8,7
00  // 62 x156y68 INMUX plane 10,9
00  // 63 x156y68 INMUX plane 12,11
00  // 64 x155y67 SB_BIG plane 1
00  // 65 x155y67 SB_BIG plane 1
00  // 66 x155y67 SB_DRIVE plane 2,1
00  // 67 x155y67 SB_BIG plane 2
00  // 68 x155y67 SB_BIG plane 2
00  // 69 x155y67 SB_BIG plane 3
00  // 70 x155y67 SB_BIG plane 3
00  // 71 x155y67 SB_DRIVE plane 4,3
31  // 72 x155y67 SB_BIG plane 4
DC // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x157y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F37     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
22 // y_sel: 67
60 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F3F
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x157y67 CPE[0]
00  //  1 x157y67 CPE[1]
00  //  2 x157y67 CPE[2]
00  //  3 x157y67 CPE[3]
00  //  4 x157y67 CPE[4]
00  //  5 x157y67 CPE[5]
00  //  6 x157y67 CPE[6]
00  //  7 x157y67 CPE[7]
00  //  8 x157y67 CPE[8]
00  //  9 x157y67 CPE[9]
00  // 10 x157y68 CPE[0]
00  // 11 x157y68 CPE[1]
00  // 12 x157y68 CPE[2]
00  // 13 x157y68 CPE[3]
00  // 14 x157y68 CPE[4]
00  // 15 x157y68 CPE[5]
00  // 16 x157y68 CPE[6]
00  // 17 x157y68 CPE[7]
00  // 18 x157y68 CPE[8]
00  // 19 x157y68 CPE[9]
00  // 20 x158y67 CPE[0]
00  // 21 x158y67 CPE[1]
00  // 22 x158y67 CPE[2]
00  // 23 x158y67 CPE[3]
00  // 24 x158y67 CPE[4]
00  // 25 x158y67 CPE[5]
00  // 26 x158y67 CPE[6]
00  // 27 x158y67 CPE[7]
00  // 28 x158y67 CPE[8]
00  // 29 x158y67 CPE[9]
00  // 30 x158y68 CPE[0]
00  // 31 x158y68 CPE[1]
00  // 32 x158y68 CPE[2]
00  // 33 x158y68 CPE[3]
00  // 34 x158y68 CPE[4]
00  // 35 x158y68 CPE[5]
00  // 36 x158y68 CPE[6]
00  // 37 x158y68 CPE[7]
00  // 38 x158y68 CPE[8]
00  // 39 x158y68 CPE[9]
00  // 40 x157y67 INMUX plane 2,1
08  // 41 x157y67 INMUX plane 4,3
00  // 42 x157y67 INMUX plane 6,5
00  // 43 x157y67 INMUX plane 8,7
00  // 44 x157y67 INMUX plane 10,9
00  // 45 x157y67 INMUX plane 12,11
00  // 46 x157y68 INMUX plane 2,1
00  // 47 x157y68 INMUX plane 4,3
00  // 48 x157y68 INMUX plane 6,5
00  // 49 x157y68 INMUX plane 8,7
00  // 50 x157y68 INMUX plane 10,9
00  // 51 x157y68 INMUX plane 12,11
00  // 52 x158y67 INMUX plane 2,1
00  // 53 x158y67 INMUX plane 4,3
00  // 54 x158y67 INMUX plane 6,5
00  // 55 x158y67 INMUX plane 8,7
00  // 56 x158y67 INMUX plane 10,9
00  // 57 x158y67 INMUX plane 12,11
00  // 58 x158y68 INMUX plane 2,1
00  // 59 x158y68 INMUX plane 4,3
00  // 60 x158y68 INMUX plane 6,5
00  // 61 x158y68 INMUX plane 8,7
00  // 62 x158y68 INMUX plane 10,9
00  // 63 x158y68 INMUX plane 12,11
00  // 64 x158y68 SB_BIG plane 1
00  // 65 x158y68 SB_BIG plane 1
00  // 66 x158y68 SB_DRIVE plane 2,1
00  // 67 x158y68 SB_BIG plane 2
00  // 68 x158y68 SB_BIG plane 2
00  // 69 x158y68 SB_BIG plane 3
00  // 70 x158y68 SB_BIG plane 3
00  // 71 x158y68 SB_DRIVE plane 4,3
00  // 72 x158y68 SB_BIG plane 4
00  // 73 x158y68 SB_BIG plane 4
00  // 74 x158y68 SB_BIG plane 5
00  // 75 x158y68 SB_BIG plane 5
00  // 76 x158y68 SB_DRIVE plane 6,5
00  // 77 x158y68 SB_BIG plane 6
00  // 78 x158y68 SB_BIG plane 6
00  // 79 x158y68 SB_BIG plane 7
00  // 80 x158y68 SB_BIG plane 7
00  // 81 x158y68 SB_DRIVE plane 8,7
00  // 82 x158y68 SB_BIG plane 8
00  // 83 x158y68 SB_BIG plane 8
00  // 84 x158y68 SB_BIG plane 9
00  // 85 x158y68 SB_BIG plane 9
00  // 86 x158y68 SB_DRIVE plane 10,9
00  // 87 x158y68 SB_BIG plane 10
00  // 88 x158y68 SB_BIG plane 10
00  // 89 x158y68 SB_BIG plane 11
00  // 90 x158y68 SB_BIG plane 11
00  // 91 x158y68 SB_DRIVE plane 12,11
00  // 92 x158y68 SB_BIG plane 12
00  // 93 x158y68 SB_BIG plane 12
00  // 94 x157y67 SB_SML plane 1
00  // 95 x157y67 SB_SML plane 2,1
00  // 96 x157y67 SB_SML plane 2
00  // 97 x157y67 SB_SML plane 3
10  // 98 x157y67 SB_SML plane 4,3
01  // 99 x157y67 SB_SML plane 4
43 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x159y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9FA9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
22 // y_sel: 67
39 // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FB1
30 // Length: 48
1E // -- CRC low byte
09 // -- CRC high byte
00  //  0 x159y67 CPE[0]
00  //  1 x159y67 CPE[1]
00  //  2 x159y67 CPE[2]
00  //  3 x159y67 CPE[3]
00  //  4 x159y67 CPE[4]
00  //  5 x159y67 CPE[5]
00  //  6 x159y67 CPE[6]
00  //  7 x159y67 CPE[7]
00  //  8 x159y67 CPE[8]
00  //  9 x159y67 CPE[9]
00  // 10 x159y68 CPE[0]
00  // 11 x159y68 CPE[1]
00  // 12 x159y68 CPE[2]
00  // 13 x159y68 CPE[3]
00  // 14 x159y68 CPE[4]
00  // 15 x159y68 CPE[5]
00  // 16 x159y68 CPE[6]
00  // 17 x159y68 CPE[7]
00  // 18 x159y68 CPE[8]
00  // 19 x159y68 CPE[9]
00  // 20 x160y67 CPE[0]
00  // 21 x160y67 CPE[1]
00  // 22 x160y67 CPE[2]
00  // 23 x160y67 CPE[3]
00  // 24 x160y67 CPE[4]
00  // 25 x160y67 CPE[5]
00  // 26 x160y67 CPE[6]
00  // 27 x160y67 CPE[7]
00  // 28 x160y67 CPE[8]
00  // 29 x160y67 CPE[9]
00  // 30 x160y68 CPE[0]
00  // 31 x160y68 CPE[1]
00  // 32 x160y68 CPE[2]
00  // 33 x160y68 CPE[3]
00  // 34 x160y68 CPE[4]
00  // 35 x160y68 CPE[5]
00  // 36 x160y68 CPE[6]
00  // 37 x160y68 CPE[7]
00  // 38 x160y68 CPE[8]
00  // 39 x160y68 CPE[9]
00  // 40 x159y67 INMUX plane 2,1
08  // 41 x159y67 INMUX plane 4,3
00  // 42 x159y67 INMUX plane 6,5
00  // 43 x159y67 INMUX plane 8,7
00  // 44 x159y67 INMUX plane 10,9
00  // 45 x159y67 INMUX plane 12,11
00  // 46 x159y68 INMUX plane 2,1
20  // 47 x159y68 INMUX plane 4,3
FB // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9FE7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FEF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A065     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A06D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A0E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
23 // y_sel: 69
B0 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A0EB
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x159y69 CPE[0]
00  //  1 x159y69 CPE[1]
00  //  2 x159y69 CPE[2]
00  //  3 x159y69 CPE[3]
00  //  4 x159y69 CPE[4]
00  //  5 x159y69 CPE[5]
00  //  6 x159y69 CPE[6]
00  //  7 x159y69 CPE[7]
00  //  8 x159y69 CPE[8]
00  //  9 x159y69 CPE[9]
00  // 10 x159y70 CPE[0]
00  // 11 x159y70 CPE[1]
00  // 12 x159y70 CPE[2]
00  // 13 x159y70 CPE[3]
00  // 14 x159y70 CPE[4]
00  // 15 x159y70 CPE[5]
00  // 16 x159y70 CPE[6]
00  // 17 x159y70 CPE[7]
00  // 18 x159y70 CPE[8]
00  // 19 x159y70 CPE[9]
00  // 20 x160y69 CPE[0]  _a306  C_///AND/
00  // 21 x160y69 CPE[1]
00  // 22 x160y69 CPE[2]
00  // 23 x160y69 CPE[3]
00  // 24 x160y69 CPE[4]
00  // 25 x160y69 CPE[5]
00  // 26 x160y69 CPE[6]
00  // 27 x160y69 CPE[7]
00  // 28 x160y69 CPE[8]
00  // 29 x160y69 CPE[9]
00  // 30 x160y70 CPE[0]
00  // 31 x160y70 CPE[1]
00  // 32 x160y70 CPE[2]
00  // 33 x160y70 CPE[3]
00  // 34 x160y70 CPE[4]
00  // 35 x160y70 CPE[5]
00  // 36 x160y70 CPE[6]
00  // 37 x160y70 CPE[7]
00  // 38 x160y70 CPE[8]
00  // 39 x160y70 CPE[9]
00  // 40 x159y69 INMUX plane 2,1
00  // 41 x159y69 INMUX plane 4,3
00  // 42 x159y69 INMUX plane 6,5
00  // 43 x159y69 INMUX plane 8,7
00  // 44 x159y69 INMUX plane 10,9
00  // 45 x159y69 INMUX plane 12,11
00  // 46 x159y70 INMUX plane 2,1
00  // 47 x159y70 INMUX plane 4,3
00  // 48 x159y70 INMUX plane 6,5
00  // 49 x159y70 INMUX plane 8,7
00  // 50 x159y70 INMUX plane 10,9
00  // 51 x159y70 INMUX plane 12,11
00  // 52 x160y69 INMUX plane 2,1
20  // 53 x160y69 INMUX plane 4,3
00  // 54 x160y69 INMUX plane 6,5
00  // 55 x160y69 INMUX plane 8,7
00  // 56 x160y69 INMUX plane 10,9
00  // 57 x160y69 INMUX plane 12,11
00  // 58 x160y70 INMUX plane 2,1
00  // 59 x160y70 INMUX plane 4,3
00  // 60 x160y70 INMUX plane 6,5
00  // 61 x160y70 INMUX plane 8,7
00  // 62 x160y70 INMUX plane 10,9
00  // 63 x160y70 INMUX plane 12,11
00  // 64 x160y70 SB_BIG plane 1
00  // 65 x160y70 SB_BIG plane 1
00  // 66 x160y70 SB_DRIVE plane 2,1
00  // 67 x160y70 SB_BIG plane 2
00  // 68 x160y70 SB_BIG plane 2
48  // 69 x160y70 SB_BIG plane 3
12  // 70 x160y70 SB_BIG plane 3
00  // 71 x160y70 SB_DRIVE plane 4,3
00  // 72 x160y70 SB_BIG plane 4
00  // 73 x160y70 SB_BIG plane 4
00  // 74 x160y70 SB_BIG plane 5
00  // 75 x160y70 SB_BIG plane 5
00  // 76 x160y70 SB_DRIVE plane 6,5
00  // 77 x160y70 SB_BIG plane 6
00  // 78 x160y70 SB_BIG plane 6
48  // 79 x160y70 SB_BIG plane 7
12  // 80 x160y70 SB_BIG plane 7
00  // 81 x160y70 SB_DRIVE plane 8,7
00  // 82 x160y70 SB_BIG plane 8
00  // 83 x160y70 SB_BIG plane 8
00  // 84 x160y70 SB_BIG plane 9
00  // 85 x160y70 SB_BIG plane 9
00  // 86 x160y70 SB_DRIVE plane 10,9
00  // 87 x160y70 SB_BIG plane 10
00  // 88 x160y70 SB_BIG plane 10
00  // 89 x160y70 SB_BIG plane 11
00  // 90 x160y70 SB_BIG plane 11
00  // 91 x160y70 SB_DRIVE plane 12,11
00  // 92 x160y70 SB_BIG plane 12
00  // 93 x160y70 SB_BIG plane 12
00  // 94 x159y69 SB_SML plane 1
00  // 95 x159y69 SB_SML plane 2,1
00  // 96 x159y69 SB_SML plane 2
A8  // 97 x159y69 SB_SML plane 3
02  // 98 x159y69 SB_SML plane 4,3
00  // 99 x159y69 SB_SML plane 4
00  // 100 x159y69 SB_SML plane 5
00  // 101 x159y69 SB_SML plane 6,5
00  // 102 x159y69 SB_SML plane 6
A8  // 103 x159y69 SB_SML plane 7
02  // 104 x159y69 SB_SML plane 8,7
E5 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A15A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A162
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_E2_A[0]  _a263  OBF  at x161y69
09  //  1 GPIO_E2_A[0]
01  //  2 GPIO_E2_A[0]
00  //  3 GPIO_E2_A[0]
01  //  4 GPIO_E2_A[0]
00  //  5 GPIO_E2_A[0]
00  //  6 GPIO_E2_A[0]
00  //  7 GPIO_E2_A[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x163y69
00  // 10 edge_io_EN1 at x163y69
00  // 11 edge_io_EN0 at x163y70
00  // 12 edge_io_EN1 at x163y70
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A1D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A1E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A256     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A25E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A2D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A2DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A352     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A35A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A3D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A3D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A44E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A456
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A4CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A4D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A54A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A552
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A5C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A5D0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
00  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
12  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
00  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
12  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
72  // 90 x-1y79 SB_BIG plane 11
08  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
55 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x45y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A646     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
28 // y_sel: 79
0D // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A64E
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x45y79 CPE[0]
00  //  1 x45y79 CPE[1]
00  //  2 x45y79 CPE[2]
00  //  3 x45y79 CPE[3]
00  //  4 x45y79 CPE[4]
00  //  5 x45y79 CPE[5]
00  //  6 x45y79 CPE[6]
00  //  7 x45y79 CPE[7]
00  //  8 x45y79 CPE[8]
00  //  9 x45y79 CPE[9]
00  // 10 x45y80 CPE[0]
00  // 11 x45y80 CPE[1]
00  // 12 x45y80 CPE[2]
00  // 13 x45y80 CPE[3]
00  // 14 x45y80 CPE[4]
00  // 15 x45y80 CPE[5]
00  // 16 x45y80 CPE[6]
00  // 17 x45y80 CPE[7]
00  // 18 x45y80 CPE[8]
00  // 19 x45y80 CPE[9]
00  // 20 x46y79 CPE[0]
00  // 21 x46y79 CPE[1]
00  // 22 x46y79 CPE[2]
00  // 23 x46y79 CPE[3]
00  // 24 x46y79 CPE[4]
00  // 25 x46y79 CPE[5]
00  // 26 x46y79 CPE[6]
00  // 27 x46y79 CPE[7]
00  // 28 x46y79 CPE[8]
00  // 29 x46y79 CPE[9]
00  // 30 x46y80 CPE[0]
00  // 31 x46y80 CPE[1]
00  // 32 x46y80 CPE[2]
00  // 33 x46y80 CPE[3]
00  // 34 x46y80 CPE[4]
00  // 35 x46y80 CPE[5]
00  // 36 x46y80 CPE[6]
00  // 37 x46y80 CPE[7]
00  // 38 x46y80 CPE[8]
00  // 39 x46y80 CPE[9]
00  // 40 x45y79 INMUX plane 2,1
00  // 41 x45y79 INMUX plane 4,3
00  // 42 x45y79 INMUX plane 6,5
00  // 43 x45y79 INMUX plane 8,7
00  // 44 x45y79 INMUX plane 10,9
00  // 45 x45y79 INMUX plane 12,11
00  // 46 x45y80 INMUX plane 2,1
00  // 47 x45y80 INMUX plane 4,3
00  // 48 x45y80 INMUX plane 6,5
00  // 49 x45y80 INMUX plane 8,7
00  // 50 x45y80 INMUX plane 10,9
00  // 51 x45y80 INMUX plane 12,11
00  // 52 x46y79 INMUX plane 2,1
00  // 53 x46y79 INMUX plane 4,3
00  // 54 x46y79 INMUX plane 6,5
00  // 55 x46y79 INMUX plane 8,7
00  // 56 x46y79 INMUX plane 10,9
00  // 57 x46y79 INMUX plane 12,11
00  // 58 x46y80 INMUX plane 2,1
00  // 59 x46y80 INMUX plane 4,3
00  // 60 x46y80 INMUX plane 6,5
00  // 61 x46y80 INMUX plane 8,7
00  // 62 x46y80 INMUX plane 10,9
00  // 63 x46y80 INMUX plane 12,11
00  // 64 x46y80 SB_BIG plane 1
00  // 65 x46y80 SB_BIG plane 1
00  // 66 x46y80 SB_DRIVE plane 2,1
00  // 67 x46y80 SB_BIG plane 2
00  // 68 x46y80 SB_BIG plane 2
C0  // 69 x46y80 SB_BIG plane 3
01  // 70 x46y80 SB_BIG plane 3
02  // 71 x46y80 SB_DRIVE plane 4,3
1B // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A69C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A6A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A71A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A722
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A798     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A7A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A816     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A81E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A894     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A89C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A912     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A91A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
48  // 84 x0y86 SB_BIG plane 9
12  // 85 x0y86 SB_BIG plane 9
00  // 86 x0y86 SB_DRIVE plane 10,9
48  // 87 x0y86 SB_BIG plane 10
12  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A990     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A998
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA0E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA16
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
48  // 84 x-1y87 SB_BIG plane 9
12  // 85 x-1y87 SB_BIG plane 9
00  // 86 x-1y87 SB_DRIVE plane 10,9
48  // 87 x-1y87 SB_BIG plane 10
12  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA8C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA94
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB12
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB88     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB90
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC06     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC0E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC84     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC8C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
48  // 84 x0y94 SB_BIG plane 9
12  // 85 x0y94 SB_BIG plane 9
00  // 86 x0y94 SB_DRIVE plane 10,9
48  // 87 x0y94 SB_BIG plane 10
12  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE06
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[6]  _a262  OBF  at x0y95
09  //  1 GPIO_W2_B[6]
01  //  2 GPIO_W2_B[6]
00  //  3 GPIO_W2_B[6]
01  //  4 GPIO_W2_B[6]
00  //  5 GPIO_W2_B[6]
00  //  6 GPIO_W2_B[6]
00  //  7 GPIO_W2_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y95
00  // 10 edge_io_EN1 at x-2y95
00  // 11 edge_io_EN0 at x-2y96
00  // 12 edge_io_EN1 at x-2y96
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
48  // 84 x-1y95 SB_BIG plane 9
12  // 85 x-1y95 SB_BIG plane 9
00  // 86 x-1y95 SB_DRIVE plane 10,9
48  // 87 x-1y95 SB_BIG plane 10
12  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE7C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE84
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y95 CPE[0]  _a305  C_///AND/
00  //  1 x1y95 CPE[1]
00  //  2 x1y95 CPE[2]
00  //  3 x1y95 CPE[3]
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
00  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
00  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
00  // 15 x1y96 CPE[5]
00  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
00  // 40 x1y95 INMUX plane 2,1
05  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
00  // 58 x2y96 INMUX plane 2,1
02  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
18 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x3y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AEF0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
30 // y_sel: 95
ED // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AEF8
63 // Length: 99
00 // -- CRC low byte
69 // -- CRC high byte
00  //  0 x3y95 CPE[0]
00  //  1 x3y95 CPE[1]
00  //  2 x3y95 CPE[2]
00  //  3 x3y95 CPE[3]
00  //  4 x3y95 CPE[4]
00  //  5 x3y95 CPE[5]
00  //  6 x3y95 CPE[6]
00  //  7 x3y95 CPE[7]
00  //  8 x3y95 CPE[8]
00  //  9 x3y95 CPE[9]
00  // 10 x3y96 CPE[0]
00  // 11 x3y96 CPE[1]
00  // 12 x3y96 CPE[2]
00  // 13 x3y96 CPE[3]
00  // 14 x3y96 CPE[4]
00  // 15 x3y96 CPE[5]
00  // 16 x3y96 CPE[6]
00  // 17 x3y96 CPE[7]
00  // 18 x3y96 CPE[8]
00  // 19 x3y96 CPE[9]
00  // 20 x4y95 CPE[0]
00  // 21 x4y95 CPE[1]
00  // 22 x4y95 CPE[2]
00  // 23 x4y95 CPE[3]
00  // 24 x4y95 CPE[4]
00  // 25 x4y95 CPE[5]
00  // 26 x4y95 CPE[6]
00  // 27 x4y95 CPE[7]
00  // 28 x4y95 CPE[8]
00  // 29 x4y95 CPE[9]
00  // 30 x4y96 CPE[0]
00  // 31 x4y96 CPE[1]
00  // 32 x4y96 CPE[2]
00  // 33 x4y96 CPE[3]
00  // 34 x4y96 CPE[4]
00  // 35 x4y96 CPE[5]
00  // 36 x4y96 CPE[6]
00  // 37 x4y96 CPE[7]
00  // 38 x4y96 CPE[8]
00  // 39 x4y96 CPE[9]
00  // 40 x3y95 INMUX plane 2,1
00  // 41 x3y95 INMUX plane 4,3
00  // 42 x3y95 INMUX plane 6,5
00  // 43 x3y95 INMUX plane 8,7
00  // 44 x3y95 INMUX plane 10,9
00  // 45 x3y95 INMUX plane 12,11
00  // 46 x3y96 INMUX plane 2,1
00  // 47 x3y96 INMUX plane 4,3
00  // 48 x3y96 INMUX plane 6,5
00  // 49 x3y96 INMUX plane 8,7
00  // 50 x3y96 INMUX plane 10,9
00  // 51 x3y96 INMUX plane 12,11
00  // 52 x4y95 INMUX plane 2,1
00  // 53 x4y95 INMUX plane 4,3
00  // 54 x4y95 INMUX plane 6,5
00  // 55 x4y95 INMUX plane 8,7
00  // 56 x4y95 INMUX plane 10,9
00  // 57 x4y95 INMUX plane 12,11
00  // 58 x4y96 INMUX plane 2,1
00  // 59 x4y96 INMUX plane 4,3
00  // 60 x4y96 INMUX plane 6,5
00  // 61 x4y96 INMUX plane 8,7
00  // 62 x4y96 INMUX plane 10,9
00  // 63 x4y96 INMUX plane 12,11
00  // 64 x3y95 SB_BIG plane 1
00  // 65 x3y95 SB_BIG plane 1
00  // 66 x3y95 SB_DRIVE plane 2,1
00  // 67 x3y95 SB_BIG plane 2
00  // 68 x3y95 SB_BIG plane 2
00  // 69 x3y95 SB_BIG plane 3
00  // 70 x3y95 SB_BIG plane 3
00  // 71 x3y95 SB_DRIVE plane 4,3
00  // 72 x3y95 SB_BIG plane 4
00  // 73 x3y95 SB_BIG plane 4
00  // 74 x3y95 SB_BIG plane 5
00  // 75 x3y95 SB_BIG plane 5
00  // 76 x3y95 SB_DRIVE plane 6,5
00  // 77 x3y95 SB_BIG plane 6
00  // 78 x3y95 SB_BIG plane 6
00  // 79 x3y95 SB_BIG plane 7
00  // 80 x3y95 SB_BIG plane 7
00  // 81 x3y95 SB_DRIVE plane 8,7
00  // 82 x3y95 SB_BIG plane 8
00  // 83 x3y95 SB_BIG plane 8
00  // 84 x3y95 SB_BIG plane 9
00  // 85 x3y95 SB_BIG plane 9
00  // 86 x3y95 SB_DRIVE plane 10,9
00  // 87 x3y95 SB_BIG plane 10
00  // 88 x3y95 SB_BIG plane 10
00  // 89 x3y95 SB_BIG plane 11
00  // 90 x3y95 SB_BIG plane 11
00  // 91 x3y95 SB_DRIVE plane 12,11
00  // 92 x3y95 SB_BIG plane 12
00  // 93 x3y95 SB_BIG plane 12
00  // 94 x4y96 SB_SML plane 1
00  // 95 x4y96 SB_SML plane 2,1
00  // 96 x4y96 SB_SML plane 2
00  // 97 x4y96 SB_SML plane 3
01  // 98 x4y96 SB_SML plane 4,3
4E // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x5y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF61     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
30 // y_sel: 95
35 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF69
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x5y95 CPE[0]
00  //  1 x5y95 CPE[1]
00  //  2 x5y95 CPE[2]
00  //  3 x5y95 CPE[3]
00  //  4 x5y95 CPE[4]
00  //  5 x5y95 CPE[5]
00  //  6 x5y95 CPE[6]
00  //  7 x5y95 CPE[7]
00  //  8 x5y95 CPE[8]
00  //  9 x5y95 CPE[9]
00  // 10 x5y96 CPE[0]
00  // 11 x5y96 CPE[1]
00  // 12 x5y96 CPE[2]
00  // 13 x5y96 CPE[3]
00  // 14 x5y96 CPE[4]
00  // 15 x5y96 CPE[5]
00  // 16 x5y96 CPE[6]
00  // 17 x5y96 CPE[7]
00  // 18 x5y96 CPE[8]
00  // 19 x5y96 CPE[9]
00  // 20 x6y95 CPE[0]
00  // 21 x6y95 CPE[1]
00  // 22 x6y95 CPE[2]
00  // 23 x6y95 CPE[3]
00  // 24 x6y95 CPE[4]
00  // 25 x6y95 CPE[5]
00  // 26 x6y95 CPE[6]
00  // 27 x6y95 CPE[7]
00  // 28 x6y95 CPE[8]
00  // 29 x6y95 CPE[9]
00  // 30 x6y96 CPE[0]
00  // 31 x6y96 CPE[1]
00  // 32 x6y96 CPE[2]
00  // 33 x6y96 CPE[3]
00  // 34 x6y96 CPE[4]
00  // 35 x6y96 CPE[5]
00  // 36 x6y96 CPE[6]
00  // 37 x6y96 CPE[7]
00  // 38 x6y96 CPE[8]
00  // 39 x6y96 CPE[9]
00  // 40 x5y95 INMUX plane 2,1
00  // 41 x5y95 INMUX plane 4,3
00  // 42 x5y95 INMUX plane 6,5
00  // 43 x5y95 INMUX plane 8,7
00  // 44 x5y95 INMUX plane 10,9
00  // 45 x5y95 INMUX plane 12,11
00  // 46 x5y96 INMUX plane 2,1
00  // 47 x5y96 INMUX plane 4,3
00  // 48 x5y96 INMUX plane 6,5
00  // 49 x5y96 INMUX plane 8,7
00  // 50 x5y96 INMUX plane 10,9
00  // 51 x5y96 INMUX plane 12,11
00  // 52 x6y95 INMUX plane 2,1
00  // 53 x6y95 INMUX plane 4,3
00  // 54 x6y95 INMUX plane 6,5
00  // 55 x6y95 INMUX plane 8,7
00  // 56 x6y95 INMUX plane 10,9
00  // 57 x6y95 INMUX plane 12,11
00  // 58 x6y96 INMUX plane 2,1
00  // 59 x6y96 INMUX plane 4,3
00  // 60 x6y96 INMUX plane 6,5
00  // 61 x6y96 INMUX plane 8,7
00  // 62 x6y96 INMUX plane 10,9
00  // 63 x6y96 INMUX plane 12,11
00  // 64 x6y96 SB_BIG plane 1
00  // 65 x6y96 SB_BIG plane 1
00  // 66 x6y96 SB_DRIVE plane 2,1
00  // 67 x6y96 SB_BIG plane 2
00  // 68 x6y96 SB_BIG plane 2
00  // 69 x6y96 SB_BIG plane 3
0E  // 70 x6y96 SB_BIG plane 3
F3 // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x25y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
30 // y_sel: 95
25 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFBE
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x25y95 CPE[0]
00  //  1 x25y95 CPE[1]
00  //  2 x25y95 CPE[2]
00  //  3 x25y95 CPE[3]
00  //  4 x25y95 CPE[4]
00  //  5 x25y95 CPE[5]
00  //  6 x25y95 CPE[6]
00  //  7 x25y95 CPE[7]
00  //  8 x25y95 CPE[8]
00  //  9 x25y95 CPE[9]
00  // 10 x25y96 CPE[0]
00  // 11 x25y96 CPE[1]
00  // 12 x25y96 CPE[2]
00  // 13 x25y96 CPE[3]
00  // 14 x25y96 CPE[4]
00  // 15 x25y96 CPE[5]
00  // 16 x25y96 CPE[6]
00  // 17 x25y96 CPE[7]
00  // 18 x25y96 CPE[8]
00  // 19 x25y96 CPE[9]
00  // 20 x26y95 CPE[0]
00  // 21 x26y95 CPE[1]
00  // 22 x26y95 CPE[2]
00  // 23 x26y95 CPE[3]
00  // 24 x26y95 CPE[4]
00  // 25 x26y95 CPE[5]
00  // 26 x26y95 CPE[6]
00  // 27 x26y95 CPE[7]
00  // 28 x26y95 CPE[8]
00  // 29 x26y95 CPE[9]
00  // 30 x26y96 CPE[0]
00  // 31 x26y96 CPE[1]
00  // 32 x26y96 CPE[2]
00  // 33 x26y96 CPE[3]
00  // 34 x26y96 CPE[4]
00  // 35 x26y96 CPE[5]
00  // 36 x26y96 CPE[6]
00  // 37 x26y96 CPE[7]
00  // 38 x26y96 CPE[8]
00  // 39 x26y96 CPE[9]
00  // 40 x25y95 INMUX plane 2,1
00  // 41 x25y95 INMUX plane 4,3
00  // 42 x25y95 INMUX plane 6,5
00  // 43 x25y95 INMUX plane 8,7
00  // 44 x25y95 INMUX plane 10,9
00  // 45 x25y95 INMUX plane 12,11
00  // 46 x25y96 INMUX plane 2,1
00  // 47 x25y96 INMUX plane 4,3
00  // 48 x25y96 INMUX plane 6,5
00  // 49 x25y96 INMUX plane 8,7
00  // 50 x25y96 INMUX plane 10,9
00  // 51 x25y96 INMUX plane 12,11
00  // 52 x26y95 INMUX plane 2,1
00  // 53 x26y95 INMUX plane 4,3
00  // 54 x26y95 INMUX plane 6,5
00  // 55 x26y95 INMUX plane 8,7
00  // 56 x26y95 INMUX plane 10,9
00  // 57 x26y95 INMUX plane 12,11
00  // 58 x26y96 INMUX plane 2,1
00  // 59 x26y96 INMUX plane 4,3
00  // 60 x26y96 INMUX plane 6,5
00  // 61 x26y96 INMUX plane 8,7
00  // 62 x26y96 INMUX plane 10,9
00  // 63 x26y96 INMUX plane 12,11
00  // 64 x26y96 SB_BIG plane 1
00  // 65 x26y96 SB_BIG plane 1
00  // 66 x26y96 SB_DRIVE plane 2,1
00  // 67 x26y96 SB_BIG plane 2
00  // 68 x26y96 SB_BIG plane 2
00  // 69 x26y96 SB_BIG plane 3
0E  // 70 x26y96 SB_BIG plane 3
04  // 71 x26y96 SB_DRIVE plane 4,3
7F // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x41y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B00C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
30 // y_sel: 95
74 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B014
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x41y95 CPE[0]
00  //  1 x41y95 CPE[1]
00  //  2 x41y95 CPE[2]
00  //  3 x41y95 CPE[3]
00  //  4 x41y95 CPE[4]
00  //  5 x41y95 CPE[5]
00  //  6 x41y95 CPE[6]
00  //  7 x41y95 CPE[7]
00  //  8 x41y95 CPE[8]
00  //  9 x41y95 CPE[9]
00  // 10 x41y96 CPE[0]
00  // 11 x41y96 CPE[1]
00  // 12 x41y96 CPE[2]
00  // 13 x41y96 CPE[3]
00  // 14 x41y96 CPE[4]
00  // 15 x41y96 CPE[5]
00  // 16 x41y96 CPE[6]
00  // 17 x41y96 CPE[7]
00  // 18 x41y96 CPE[8]
00  // 19 x41y96 CPE[9]
00  // 20 x42y95 CPE[0]
00  // 21 x42y95 CPE[1]
00  // 22 x42y95 CPE[2]
00  // 23 x42y95 CPE[3]
00  // 24 x42y95 CPE[4]
00  // 25 x42y95 CPE[5]
00  // 26 x42y95 CPE[6]
00  // 27 x42y95 CPE[7]
00  // 28 x42y95 CPE[8]
00  // 29 x42y95 CPE[9]
00  // 30 x42y96 CPE[0]
00  // 31 x42y96 CPE[1]
00  // 32 x42y96 CPE[2]
00  // 33 x42y96 CPE[3]
00  // 34 x42y96 CPE[4]
00  // 35 x42y96 CPE[5]
00  // 36 x42y96 CPE[6]
00  // 37 x42y96 CPE[7]
00  // 38 x42y96 CPE[8]
00  // 39 x42y96 CPE[9]
00  // 40 x41y95 INMUX plane 2,1
00  // 41 x41y95 INMUX plane 4,3
00  // 42 x41y95 INMUX plane 6,5
00  // 43 x41y95 INMUX plane 8,7
00  // 44 x41y95 INMUX plane 10,9
00  // 45 x41y95 INMUX plane 12,11
00  // 46 x41y96 INMUX plane 2,1
00  // 47 x41y96 INMUX plane 4,3
00  // 48 x41y96 INMUX plane 6,5
00  // 49 x41y96 INMUX plane 8,7
00  // 50 x41y96 INMUX plane 10,9
00  // 51 x41y96 INMUX plane 12,11
00  // 52 x42y95 INMUX plane 2,1
00  // 53 x42y95 INMUX plane 4,3
00  // 54 x42y95 INMUX plane 6,5
00  // 55 x42y95 INMUX plane 8,7
00  // 56 x42y95 INMUX plane 10,9
00  // 57 x42y95 INMUX plane 12,11
00  // 58 x42y96 INMUX plane 2,1
00  // 59 x42y96 INMUX plane 4,3
00  // 60 x42y96 INMUX plane 6,5
00  // 61 x42y96 INMUX plane 8,7
00  // 62 x42y96 INMUX plane 10,9
00  // 63 x42y96 INMUX plane 12,11
00  // 64 x42y96 SB_BIG plane 1
00  // 65 x42y96 SB_BIG plane 1
00  // 66 x42y96 SB_DRIVE plane 2,1
00  // 67 x42y96 SB_BIG plane 2
00  // 68 x42y96 SB_BIG plane 2
00  // 69 x42y96 SB_BIG plane 3
00  // 70 x42y96 SB_BIG plane 3
01  // 71 x42y96 SB_DRIVE plane 4,3
C2 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x45y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B062     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
30 // y_sel: 95
C4 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B06A
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x45y95 CPE[0]
00  //  1 x45y95 CPE[1]
00  //  2 x45y95 CPE[2]
00  //  3 x45y95 CPE[3]
00  //  4 x45y95 CPE[4]
00  //  5 x45y95 CPE[5]
00  //  6 x45y95 CPE[6]
00  //  7 x45y95 CPE[7]
00  //  8 x45y95 CPE[8]
00  //  9 x45y95 CPE[9]
00  // 10 x45y96 CPE[0]
00  // 11 x45y96 CPE[1]
00  // 12 x45y96 CPE[2]
00  // 13 x45y96 CPE[3]
00  // 14 x45y96 CPE[4]
00  // 15 x45y96 CPE[5]
00  // 16 x45y96 CPE[6]
00  // 17 x45y96 CPE[7]
00  // 18 x45y96 CPE[8]
00  // 19 x45y96 CPE[9]
00  // 20 x46y95 CPE[0]
00  // 21 x46y95 CPE[1]
00  // 22 x46y95 CPE[2]
00  // 23 x46y95 CPE[3]
00  // 24 x46y95 CPE[4]
00  // 25 x46y95 CPE[5]
00  // 26 x46y95 CPE[6]
00  // 27 x46y95 CPE[7]
00  // 28 x46y95 CPE[8]
00  // 29 x46y95 CPE[9]
00  // 30 x46y96 CPE[0]
00  // 31 x46y96 CPE[1]
00  // 32 x46y96 CPE[2]
00  // 33 x46y96 CPE[3]
00  // 34 x46y96 CPE[4]
00  // 35 x46y96 CPE[5]
00  // 36 x46y96 CPE[6]
00  // 37 x46y96 CPE[7]
00  // 38 x46y96 CPE[8]
00  // 39 x46y96 CPE[9]
00  // 40 x45y95 INMUX plane 2,1
00  // 41 x45y95 INMUX plane 4,3
00  // 42 x45y95 INMUX plane 6,5
00  // 43 x45y95 INMUX plane 8,7
00  // 44 x45y95 INMUX plane 10,9
00  // 45 x45y95 INMUX plane 12,11
00  // 46 x45y96 INMUX plane 2,1
00  // 47 x45y96 INMUX plane 4,3
00  // 48 x45y96 INMUX plane 6,5
00  // 49 x45y96 INMUX plane 8,7
00  // 50 x45y96 INMUX plane 10,9
00  // 51 x45y96 INMUX plane 12,11
00  // 52 x46y95 INMUX plane 2,1
00  // 53 x46y95 INMUX plane 4,3
00  // 54 x46y95 INMUX plane 6,5
00  // 55 x46y95 INMUX plane 8,7
00  // 56 x46y95 INMUX plane 10,9
00  // 57 x46y95 INMUX plane 12,11
00  // 58 x46y96 INMUX plane 2,1
00  // 59 x46y96 INMUX plane 4,3
00  // 60 x46y96 INMUX plane 6,5
00  // 61 x46y96 INMUX plane 8,7
00  // 62 x46y96 INMUX plane 10,9
00  // 63 x46y96 INMUX plane 12,11
00  // 64 x46y96 SB_BIG plane 1
00  // 65 x46y96 SB_BIG plane 1
00  // 66 x46y96 SB_DRIVE plane 2,1
00  // 67 x46y96 SB_BIG plane 2
00  // 68 x46y96 SB_BIG plane 2
81  // 69 x46y96 SB_BIG plane 3
03  // 70 x46y96 SB_BIG plane 3
02 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0BF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B135     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B13D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
48  // 84 x0y98 SB_BIG plane 9
12  // 85 x0y98 SB_BIG plane 9
00  // 86 x0y98 SB_DRIVE plane 10,9
48  // 87 x0y98 SB_BIG plane 10
12  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B1B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B231     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B239
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 GPIO_W2_B[7]  _a260  IBF  at x0y99
00  //  1 GPIO_W2_B[7]
00  //  2 GPIO_W2_B[7]
00  //  3 GPIO_W2_B[7]
00  //  4 GPIO_W2_B[7]
00  //  5 GPIO_W2_B[7]
01  //  6 GPIO_W2_B[7]
00  //  7 GPIO_W2_B[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y99
00  // 10 edge_io_EN1 at x-2y99
00  // 11 edge_io_EN0 at x-2y100
00  // 12 edge_io_EN1 at x-2y100
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
00  // 66 x-1y99 SB_DRIVE plane 2,1
48  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
00  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
12  // 73 x-1y99 SB_BIG plane 4
48  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
00  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
12  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
00  // 81 x-1y99 SB_DRIVE plane 8,7
48  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
48  // 84 x-1y99 SB_BIG plane 9
12  // 85 x-1y99 SB_BIG plane 9
00  // 86 x-1y99 SB_DRIVE plane 10,9
48  // 87 x-1y99 SB_BIG plane 10
12  // 88 x-1y99 SB_BIG plane 10
48  // 89 x-1y99 SB_BIG plane 11
02  // 90 x-1y99 SB_BIG plane 11
08  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
4B // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B2AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B32D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B335
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a261  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
48  // 74 x0y102 SB_BIG plane 5
12  // 75 x0y102 SB_BIG plane 5
00  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
48  // 84 x0y102 SB_BIG plane 9
12  // 85 x0y102 SB_BIG plane 9
00  // 86 x0y102 SB_DRIVE plane 10,9
48  // 87 x0y102 SB_BIG plane 10
12  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A8  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
A8  // 100 x-1y101 SB_SML plane 5
82  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
A7 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B3AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B3B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B429     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B431
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
00  // 66 x-1y103 SB_DRIVE plane 2,1
48  // 67 x-1y103 SB_BIG plane 2
12  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
48  // 74 x-1y103 SB_BIG plane 5
12  // 75 x-1y103 SB_BIG plane 5
00  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
48  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
00  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B4A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B525     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B52D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B5A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B5AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B621     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B629
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
00  // 66 x-1y107 SB_DRIVE plane 2,1
48  // 67 x-1y107 SB_BIG plane 2
12  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
48  // 74 x-1y107 SB_BIG plane 5
12  // 75 x-1y107 SB_BIG plane 5
00  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B69F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B71D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B725
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B79B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B7A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B819     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B821
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
00  // 66 x-1y111 SB_DRIVE plane 2,1
48  // 67 x-1y111 SB_BIG plane 2
12  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B897     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B89F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B915     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B91D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B993     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B99B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA11     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA19
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
00  // 66 x-1y115 SB_DRIVE plane 2,1
48  // 67 x-1y115 SB_BIG plane 2
12  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
48  // 74 x-1y115 SB_BIG plane 5
12  // 75 x-1y115 SB_BIG plane 5
00  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA97
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB0D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB15
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB8B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB93
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC11
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC8F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD0D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD8B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF05
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF83
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BFF9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C001
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C077     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C07F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C0F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0FD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C173     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C17B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1F9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C26F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C277
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C2ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C36B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C373
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C3F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C467     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C46F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C4E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C563     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C56B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5E1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5E9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C65F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C667
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
12  // 85 x21y129 SB_BIG plane 9
00  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C6DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C6E5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
12  // 85 x24y130 SB_BIG plane 9
00  // 86 x24y130 SB_DRIVE plane 10,9
48  // 87 x24y130 SB_BIG plane 10
12  // 88 x24y130 SB_BIG plane 10
48  // 89 x24y130 SB_BIG plane 11
12  // 90 x24y130 SB_BIG plane 11
00  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C75B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C763
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
48  // 84 x25y129 SB_BIG plane 9
12  // 85 x25y129 SB_BIG plane 9
00  // 86 x25y129 SB_DRIVE plane 10,9
48  // 87 x25y129 SB_BIG plane 10
12  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C7E1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
48  // 84 x28y130 SB_BIG plane 9
12  // 85 x28y130 SB_BIG plane 9
00  // 86 x28y130 SB_DRIVE plane 10,9
48  // 87 x28y130 SB_BIG plane 10
12  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C857     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C85F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
48  // 84 x29y129 SB_BIG plane 9
12  // 85 x29y129 SB_BIG plane 9
00  // 86 x29y129 SB_DRIVE plane 10,9
48  // 87 x29y129 SB_BIG plane 10
12  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8DD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
12  // 85 x32y130 SB_BIG plane 9
00  // 86 x32y130 SB_DRIVE plane 10,9
48  // 87 x32y130 SB_BIG plane 10
12  // 88 x32y130 SB_BIG plane 10
48  // 89 x32y130 SB_BIG plane 11
12  // 90 x32y130 SB_BIG plane 11
00  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C953     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C95B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
12  // 85 x33y129 SB_BIG plane 9
00  // 86 x33y129 SB_DRIVE plane 10,9
48  // 87 x33y129 SB_BIG plane 10
12  // 88 x33y129 SB_BIG plane 10
48  // 89 x33y129 SB_BIG plane 11
12  // 90 x33y129 SB_BIG plane 11
00  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
48  // 84 x36y130 SB_BIG plane 9
12  // 85 x36y130 SB_BIG plane 9
00  // 86 x36y130 SB_DRIVE plane 10,9
48  // 87 x36y130 SB_BIG plane 10
12  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA57
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
12  // 85 x37y129 SB_BIG plane 9
00  // 86 x37y129 SB_DRIVE plane 10,9
48  // 87 x37y129 SB_BIG plane 10
12  // 88 x37y129 SB_BIG plane 10
48  // 89 x37y129 SB_BIG plane 11
12  // 90 x37y129 SB_BIG plane 11
00  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CACD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
48  // 84 x40y130 SB_BIG plane 9
12  // 85 x40y130 SB_BIG plane 9
00  // 86 x40y130 SB_DRIVE plane 10,9
48  // 87 x40y130 SB_BIG plane 10
12  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
12  // 85 x41y129 SB_BIG plane 9
00  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
12  // 85 x44y130 SB_BIG plane 9
00  // 86 x44y130 SB_DRIVE plane 10,9
48  // 87 x44y130 SB_BIG plane 10
12  // 88 x44y130 SB_BIG plane 10
48  // 89 x44y130 SB_BIG plane 11
12  // 90 x44y130 SB_BIG plane 11
00  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCCD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD43     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD4B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE47
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CEBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CEC5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF43
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CFB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CFC1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
2A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D037     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D03F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D0B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D0BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D133     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D13B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D1B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D1B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D22F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D237
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D2AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D32B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D333
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D3A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D3B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D427     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D42F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D4A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D4AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D523     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D52B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D5A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D5A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D61F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D627
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D69D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D6A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D71B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D723
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D799     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D7A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D817     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D81F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D895     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D89D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D913     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D91B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D991     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D999
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA0F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA17
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA8D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA95
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB0B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB13
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB89     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB91
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC07     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DDFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DE7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE85
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DEFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF03
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DF79     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF81
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DFF7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DFFF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E075     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E07D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E0F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E0FB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E171     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E179
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E1F7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E26D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E275
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E2EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2F3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E369     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E371
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E3E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E3EF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E465     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E46D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E4E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E4EB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E561     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E569
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E5DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E5E7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E65D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E665
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E6DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E6E3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E759     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E761
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E7D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E7DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E855     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E85D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E8D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E8DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E951     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
01 // y_sel: 1
BE // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E959
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
3F  //  0 x57y1 CPE[0]  _a307  C_///AND/
FF  //  1 x57y1 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  //  2 x57y1 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  //  3 x57y1 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x57y1 CPE[4]
00  //  5 x57y1 CPE[5]
00  //  6 x57y1 CPE[6]
60  //  7 x57y1 CPE[7]
00  //  8 x57y1 CPE[8]
08  //  9 x57y1 CPE[9]
00  // 10 x57y2 CPE[0]
00  // 11 x57y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x57y2 CPE[2]
00  // 13 x57y2 CPE[3]
00  // 14 x57y2 CPE[4]
60  // 15 x57y2 CPE[5]
3F  // 16 x57y2 CPE[6]
00  // 17 x57y2 CPE[7]
00  // 18 x57y2 CPE[8]
00  // 19 x57y2 CPE[9]
00  // 20 x58y1 CPE[0]
00  // 21 x58y1 CPE[1]
00  // 22 x58y1 CPE[2]
00  // 23 x58y1 CPE[3]
00  // 24 x58y1 CPE[4]
00  // 25 x58y1 CPE[5]
00  // 26 x58y1 CPE[6]
00  // 27 x58y1 CPE[7]
00  // 28 x58y1 CPE[8]
00  // 29 x58y1 CPE[9]
00  // 30 x58y2 CPE[0]
00  // 31 x58y2 CPE[1]
00  // 32 x58y2 CPE[2]
00  // 33 x58y2 CPE[3]
00  // 34 x58y2 CPE[4]
00  // 35 x58y2 CPE[5]
00  // 36 x58y2 CPE[6]
00  // 37 x58y2 CPE[7]
00  // 38 x58y2 CPE[8]
00  // 39 x58y2 CPE[9]
08  // 40 x57y1 INMUX plane 2,1
28  // 41 x57y1 INMUX plane 4,3
00  // 42 x57y1 INMUX plane 6,5
00  // 43 x57y1 INMUX plane 8,7
00  // 44 x57y1 INMUX plane 10,9
00  // 45 x57y1 INMUX plane 12,11
00  // 46 x57y2 INMUX plane 2,1
00  // 47 x57y2 INMUX plane 4,3
00  // 48 x57y2 INMUX plane 6,5
00  // 49 x57y2 INMUX plane 8,7
00  // 50 x57y2 INMUX plane 10,9
00  // 51 x57y2 INMUX plane 12,11
08  // 52 x58y1 INMUX plane 2,1
00  // 53 x58y1 INMUX plane 4,3
40  // 54 x58y1 INMUX plane 6,5
00  // 55 x58y1 INMUX plane 8,7
40  // 56 x58y1 INMUX plane 10,9
00  // 57 x58y1 INMUX plane 12,11
00  // 58 x58y2 INMUX plane 2,1
28  // 59 x58y2 INMUX plane 4,3
40  // 60 x58y2 INMUX plane 6,5
00  // 61 x58y2 INMUX plane 8,7
40  // 62 x58y2 INMUX plane 10,9
00  // 63 x58y2 INMUX plane 12,11
48  // 64 x57y1 SB_BIG plane 1
12  // 65 x57y1 SB_BIG plane 1
00  // 66 x57y1 SB_DRIVE plane 2,1
11  // 67 x57y1 SB_BIG plane 2
00  // 68 x57y1 SB_BIG plane 2
00  // 69 x57y1 SB_BIG plane 3
00  // 70 x57y1 SB_BIG plane 3
00  // 71 x57y1 SB_DRIVE plane 4,3
00  // 72 x57y1 SB_BIG plane 4
00  // 73 x57y1 SB_BIG plane 4
48  // 74 x57y1 SB_BIG plane 5
12  // 75 x57y1 SB_BIG plane 5
00  // 76 x57y1 SB_DRIVE plane 6,5
00  // 77 x57y1 SB_BIG plane 6
00  // 78 x57y1 SB_BIG plane 6
00  // 79 x57y1 SB_BIG plane 7
00  // 80 x57y1 SB_BIG plane 7
00  // 81 x57y1 SB_DRIVE plane 8,7
00  // 82 x57y1 SB_BIG plane 8
00  // 83 x57y1 SB_BIG plane 8
00  // 84 x57y1 SB_BIG plane 9
00  // 85 x57y1 SB_BIG plane 9
00  // 86 x57y1 SB_DRIVE plane 10,9
00  // 87 x57y1 SB_BIG plane 10
00  // 88 x57y1 SB_BIG plane 10
00  // 89 x57y1 SB_BIG plane 11
00  // 90 x57y1 SB_BIG plane 11
00  // 91 x57y1 SB_DRIVE plane 12,11
00  // 92 x57y1 SB_BIG plane 12
00  // 93 x57y1 SB_BIG plane 12
A8  // 94 x58y2 SB_SML plane 1
02  // 95 x58y2 SB_SML plane 2,1
00  // 96 x58y2 SB_SML plane 2
00  // 97 x58y2 SB_SML plane 3
00  // 98 x58y2 SB_SML plane 4,3
00  // 99 x58y2 SB_SML plane 4
A8  // 100 x58y2 SB_SML plane 5
02  // 101 x58y2 SB_SML plane 6,5
36 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x101y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E9C5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
01 // y_sel: 1
9D // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E9CD
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F3  //  0 x101y1 CPE[0]  _a308  C_///AND/
FF  //  1 x101y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  //  2 x101y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x101y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x101y1 CPE[4]
00  //  5 x101y1 CPE[5]
00  //  6 x101y1 CPE[6]
60  //  7 x101y1 CPE[7]
00  //  8 x101y1 CPE[8]
08  //  9 x101y1 CPE[9]
00  // 10 x101y2 CPE[0]
00  // 11 x101y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x101y2 CPE[2]
00  // 13 x101y2 CPE[3]
00  // 14 x101y2 CPE[4]
60  // 15 x101y2 CPE[5]
3F  // 16 x101y2 CPE[6]
00  // 17 x101y2 CPE[7]
00  // 18 x101y2 CPE[8]
00  // 19 x101y2 CPE[9]
00  // 20 x102y1 CPE[0]
00  // 21 x102y1 CPE[1]
00  // 22 x102y1 CPE[2]
00  // 23 x102y1 CPE[3]
00  // 24 x102y1 CPE[4]
00  // 25 x102y1 CPE[5]
00  // 26 x102y1 CPE[6]
00  // 27 x102y1 CPE[7]
00  // 28 x102y1 CPE[8]
00  // 29 x102y1 CPE[9]
00  // 30 x102y2 CPE[0]
00  // 31 x102y2 CPE[1]
00  // 32 x102y2 CPE[2]
00  // 33 x102y2 CPE[3]
00  // 34 x102y2 CPE[4]
00  // 35 x102y2 CPE[5]
00  // 36 x102y2 CPE[6]
00  // 37 x102y2 CPE[7]
00  // 38 x102y2 CPE[8]
00  // 39 x102y2 CPE[9]
00  // 40 x101y1 INMUX plane 2,1
00  // 41 x101y1 INMUX plane 4,3
00  // 42 x101y1 INMUX plane 6,5
00  // 43 x101y1 INMUX plane 8,7
00  // 44 x101y1 INMUX plane 10,9
00  // 45 x101y1 INMUX plane 12,11
00  // 46 x101y2 INMUX plane 2,1
00  // 47 x101y2 INMUX plane 4,3
00  // 48 x101y2 INMUX plane 6,5
00  // 49 x101y2 INMUX plane 8,7
00  // 50 x101y2 INMUX plane 10,9
00  // 51 x101y2 INMUX plane 12,11
00  // 52 x102y1 INMUX plane 2,1
00  // 53 x102y1 INMUX plane 4,3
40  // 54 x102y1 INMUX plane 6,5
00  // 55 x102y1 INMUX plane 8,7
40  // 56 x102y1 INMUX plane 10,9
00  // 57 x102y1 INMUX plane 12,11
00  // 58 x102y2 INMUX plane 2,1
00  // 59 x102y2 INMUX plane 4,3
40  // 60 x102y2 INMUX plane 6,5
00  // 61 x102y2 INMUX plane 8,7
40  // 62 x102y2 INMUX plane 10,9
00  // 63 x102y2 INMUX plane 12,11
48  // 64 x101y1 SB_BIG plane 1
12  // 65 x101y1 SB_BIG plane 1
00  // 66 x101y1 SB_DRIVE plane 2,1
00  // 67 x101y1 SB_BIG plane 2
00  // 68 x101y1 SB_BIG plane 2
00  // 69 x101y1 SB_BIG plane 3
00  // 70 x101y1 SB_BIG plane 3
00  // 71 x101y1 SB_DRIVE plane 4,3
00  // 72 x101y1 SB_BIG plane 4
00  // 73 x101y1 SB_BIG plane 4
48  // 74 x101y1 SB_BIG plane 5
12  // 75 x101y1 SB_BIG plane 5
00  // 76 x101y1 SB_DRIVE plane 6,5
00  // 77 x101y1 SB_BIG plane 6
00  // 78 x101y1 SB_BIG plane 6
00  // 79 x101y1 SB_BIG plane 7
00  // 80 x101y1 SB_BIG plane 7
00  // 81 x101y1 SB_DRIVE plane 8,7
00  // 82 x101y1 SB_BIG plane 8
00  // 83 x101y1 SB_BIG plane 8
00  // 84 x101y1 SB_BIG plane 9
00  // 85 x101y1 SB_BIG plane 9
00  // 86 x101y1 SB_DRIVE plane 10,9
00  // 87 x101y1 SB_BIG plane 10
00  // 88 x101y1 SB_BIG plane 10
00  // 89 x101y1 SB_BIG plane 11
00  // 90 x101y1 SB_BIG plane 11
00  // 91 x101y1 SB_DRIVE plane 12,11
00  // 92 x101y1 SB_BIG plane 12
00  // 93 x101y1 SB_BIG plane 12
A8  // 94 x102y2 SB_SML plane 1
02  // 95 x102y2 SB_SML plane 2,1
00  // 96 x102y2 SB_SML plane 2
00  // 97 x102y2 SB_SML plane 3
00  // 98 x102y2 SB_SML plane 4,3
00  // 99 x102y2 SB_SML plane 4
A8  // 100 x102y2 SB_SML plane 5
02  // 101 x102y2 SB_SML plane 6,5
4D // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x51y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA39     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
14 // y_sel: 39
9A // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA41
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x51y39 CPE[0]
00  //  1 x51y39 CPE[1]
00  //  2 x51y39 CPE[2]
00  //  3 x51y39 CPE[3]
00  //  4 x51y39 CPE[4]
00  //  5 x51y39 CPE[5]
00  //  6 x51y39 CPE[6]
00  //  7 x51y39 CPE[7]
00  //  8 x51y39 CPE[8]
00  //  9 x51y39 CPE[9]
FF  // 10 x51y40 CPE[0]  _a320  C_////Bridge
FF  // 11 x51y40 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 12 x51y40 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 13 x51y40 CPE[3]
00  // 14 x51y40 CPE[4]
00  // 15 x51y40 CPE[5]
00  // 16 x51y40 CPE[6]
A4  // 17 x51y40 CPE[7]
00  // 18 x51y40 CPE[8]
00  // 19 x51y40 CPE[9]
00  // 20 x52y39 CPE[0]
00  // 21 x52y39 CPE[1]
00  // 22 x52y39 CPE[2]
00  // 23 x52y39 CPE[3]
00  // 24 x52y39 CPE[4]
00  // 25 x52y39 CPE[5]
00  // 26 x52y39 CPE[6]
00  // 27 x52y39 CPE[7]
00  // 28 x52y39 CPE[8]
00  // 29 x52y39 CPE[9]
00  // 30 x52y40 CPE[0]
00  // 31 x52y40 CPE[1]
00  // 32 x52y40 CPE[2]
00  // 33 x52y40 CPE[3]
00  // 34 x52y40 CPE[4]
00  // 35 x52y40 CPE[5]
00  // 36 x52y40 CPE[6]
00  // 37 x52y40 CPE[7]
00  // 38 x52y40 CPE[8]
00  // 39 x52y40 CPE[9]
00  // 40 x51y39 INMUX plane 2,1
00  // 41 x51y39 INMUX plane 4,3
00  // 42 x51y39 INMUX plane 6,5
00  // 43 x51y39 INMUX plane 8,7
00  // 44 x51y39 INMUX plane 10,9
00  // 45 x51y39 INMUX plane 12,11
00  // 46 x51y40 INMUX plane 2,1
00  // 47 x51y40 INMUX plane 4,3
05  // 48 x51y40 INMUX plane 6,5
00  // 49 x51y40 INMUX plane 8,7
00  // 50 x51y40 INMUX plane 10,9
00  // 51 x51y40 INMUX plane 12,11
00  // 52 x52y39 INMUX plane 2,1
00  // 53 x52y39 INMUX plane 4,3
00  // 54 x52y39 INMUX plane 6,5
00  // 55 x52y39 INMUX plane 8,7
00  // 56 x52y39 INMUX plane 10,9
00  // 57 x52y39 INMUX plane 12,11
00  // 58 x52y40 INMUX plane 2,1
00  // 59 x52y40 INMUX plane 4,3
00  // 60 x52y40 INMUX plane 6,5
40  // 61 x52y40 INMUX plane 8,7
00  // 62 x52y40 INMUX plane 10,9
00  // 63 x52y40 INMUX plane 12,11
00  // 64 x51y39 SB_BIG plane 1
00  // 65 x51y39 SB_BIG plane 1
00  // 66 x51y39 SB_DRIVE plane 2,1
48  // 67 x51y39 SB_BIG plane 2
12  // 68 x51y39 SB_BIG plane 2
00  // 69 x51y39 SB_BIG plane 3
00  // 70 x51y39 SB_BIG plane 3
00  // 71 x51y39 SB_DRIVE plane 4,3
00  // 72 x51y39 SB_BIG plane 4
00  // 73 x51y39 SB_BIG plane 4
00  // 74 x51y39 SB_BIG plane 5
00  // 75 x51y39 SB_BIG plane 5
00  // 76 x51y39 SB_DRIVE plane 6,5
48  // 77 x51y39 SB_BIG plane 6
12  // 78 x51y39 SB_BIG plane 6
00  // 79 x51y39 SB_BIG plane 7
00  // 80 x51y39 SB_BIG plane 7
00  // 81 x51y39 SB_DRIVE plane 8,7
00  // 82 x51y39 SB_BIG plane 8
00  // 83 x51y39 SB_BIG plane 8
C0  // 84 x51y39 SB_BIG plane 9
01  // 85 x51y39 SB_BIG plane 9
08  // 86 x51y39 SB_DRIVE plane 10,9
00  // 87 x51y39 SB_BIG plane 10
00  // 88 x51y39 SB_BIG plane 10
00  // 89 x51y39 SB_BIG plane 11
00  // 90 x51y39 SB_BIG plane 11
00  // 91 x51y39 SB_DRIVE plane 12,11
00  // 92 x51y39 SB_BIG plane 12
00  // 93 x51y39 SB_BIG plane 12
00  // 94 x52y40 SB_SML plane 1
80  // 95 x52y40 SB_SML plane 2,1
2A  // 96 x52y40 SB_SML plane 2
00  // 97 x52y40 SB_SML plane 3
00  // 98 x52y40 SB_SML plane 4,3
00  // 99 x52y40 SB_SML plane 4
00  // 100 x52y40 SB_SML plane 5
80  // 101 x52y40 SB_SML plane 6,5
2A  // 102 x52y40 SB_SML plane 6
1A // -- CRC low byte
6E // -- CRC high byte


// Config Latches on x53y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EAAE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
14 // y_sel: 39
42 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EAB6
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x53y39 CPE[0]
00  //  1 x53y39 CPE[1]
00  //  2 x53y39 CPE[2]
00  //  3 x53y39 CPE[3]
00  //  4 x53y39 CPE[4]
00  //  5 x53y39 CPE[5]
00  //  6 x53y39 CPE[6]
00  //  7 x53y39 CPE[7]
00  //  8 x53y39 CPE[8]
00  //  9 x53y39 CPE[9]
FF  // 10 x53y40 CPE[0]  _a321  C_////Bridge
FF  // 11 x53y40 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x53y40 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x53y40 CPE[3]
00  // 14 x53y40 CPE[4]
00  // 15 x53y40 CPE[5]
00  // 16 x53y40 CPE[6]
A0  // 17 x53y40 CPE[7]
00  // 18 x53y40 CPE[8]
00  // 19 x53y40 CPE[9]
00  // 20 x54y39 CPE[0]
00  // 21 x54y39 CPE[1]
00  // 22 x54y39 CPE[2]
00  // 23 x54y39 CPE[3]
00  // 24 x54y39 CPE[4]
00  // 25 x54y39 CPE[5]
00  // 26 x54y39 CPE[6]
00  // 27 x54y39 CPE[7]
00  // 28 x54y39 CPE[8]
00  // 29 x54y39 CPE[9]
00  // 30 x54y40 CPE[0]
00  // 31 x54y40 CPE[1]
00  // 32 x54y40 CPE[2]
00  // 33 x54y40 CPE[3]
00  // 34 x54y40 CPE[4]
00  // 35 x54y40 CPE[5]
00  // 36 x54y40 CPE[6]
00  // 37 x54y40 CPE[7]
00  // 38 x54y40 CPE[8]
00  // 39 x54y40 CPE[9]
00  // 40 x53y39 INMUX plane 2,1
00  // 41 x53y39 INMUX plane 4,3
00  // 42 x53y39 INMUX plane 6,5
00  // 43 x53y39 INMUX plane 8,7
00  // 44 x53y39 INMUX plane 10,9
00  // 45 x53y39 INMUX plane 12,11
05  // 46 x53y40 INMUX plane 2,1
00  // 47 x53y40 INMUX plane 4,3
00  // 48 x53y40 INMUX plane 6,5
00  // 49 x53y40 INMUX plane 8,7
00  // 50 x53y40 INMUX plane 10,9
00  // 51 x53y40 INMUX plane 12,11
00  // 52 x54y39 INMUX plane 2,1
00  // 53 x54y39 INMUX plane 4,3
00  // 54 x54y39 INMUX plane 6,5
00  // 55 x54y39 INMUX plane 8,7
00  // 56 x54y39 INMUX plane 10,9
00  // 57 x54y39 INMUX plane 12,11
00  // 58 x54y40 INMUX plane 2,1
00  // 59 x54y40 INMUX plane 4,3
00  // 60 x54y40 INMUX plane 6,5
40  // 61 x54y40 INMUX plane 8,7
00  // 62 x54y40 INMUX plane 10,9
00  // 63 x54y40 INMUX plane 12,11
00  // 64 x54y40 SB_BIG plane 1
00  // 65 x54y40 SB_BIG plane 1
00  // 66 x54y40 SB_DRIVE plane 2,1
48  // 67 x54y40 SB_BIG plane 2
22  // 68 x54y40 SB_BIG plane 2
00  // 69 x54y40 SB_BIG plane 3
00  // 70 x54y40 SB_BIG plane 3
00  // 71 x54y40 SB_DRIVE plane 4,3
00  // 72 x54y40 SB_BIG plane 4
00  // 73 x54y40 SB_BIG plane 4
00  // 74 x54y40 SB_BIG plane 5
00  // 75 x54y40 SB_BIG plane 5
00  // 76 x54y40 SB_DRIVE plane 6,5
48  // 77 x54y40 SB_BIG plane 6
12  // 78 x54y40 SB_BIG plane 6
00  // 79 x54y40 SB_BIG plane 7
00  // 80 x54y40 SB_BIG plane 7
00  // 81 x54y40 SB_DRIVE plane 8,7
00  // 82 x54y40 SB_BIG plane 8
00  // 83 x54y40 SB_BIG plane 8
C0  // 84 x54y40 SB_BIG plane 9
01  // 85 x54y40 SB_BIG plane 9
02  // 86 x54y40 SB_DRIVE plane 10,9
02  // 87 x54y40 SB_BIG plane 10
00  // 88 x54y40 SB_BIG plane 10
00  // 89 x54y40 SB_BIG plane 11
00  // 90 x54y40 SB_BIG plane 11
00  // 91 x54y40 SB_DRIVE plane 12,11
00  // 92 x54y40 SB_BIG plane 12
00  // 93 x54y40 SB_BIG plane 12
00  // 94 x53y39 SB_SML plane 1
80  // 95 x53y39 SB_SML plane 2,1
2A  // 96 x53y39 SB_SML plane 2
00  // 97 x53y39 SB_SML plane 3
00  // 98 x53y39 SB_SML plane 4,3
00  // 99 x53y39 SB_SML plane 4
00  // 100 x53y39 SB_SML plane 5
80  // 101 x53y39 SB_SML plane 6,5
2A  // 102 x53y39 SB_SML plane 6
00  // 103 x53y39 SB_SML plane 7
00  // 104 x53y39 SB_SML plane 8,7
00  // 105 x53y39 SB_SML plane 8
00  // 106 x53y39 SB_SML plane 9
40  // 107 x53y39 SB_SML plane 10,9
02  // 108 x53y39 SB_SML plane 10
9C // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x47y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB29     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
15 // y_sel: 41
A3 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB31
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
F4  //  0 x47y41 CPE[0]  net1 = net2: _a58  C_AND/D//AND/D
5A  //  1 x47y41 CPE[1]  80'h00_DD00_80_0000_0C88_5AF4 modified with path inversions
88  //  2 x47y41 CPE[2]  80'h00_EE00_80_0000_0C88_55F1 from netlist
0C  //  3 x47y41 CPE[3]      00_3300_00_0000_0000_0F05 difference
00  //  4 x47y41 CPE[4]
00  //  5 x47y41 CPE[5]
80  //  6 x47y41 CPE[6]
00  //  7 x47y41 CPE[7]
DD  //  8 x47y41 CPE[8]
00  //  9 x47y41 CPE[9]
C8  // 10 x47y42 CPE[0]  _a270  C_/C_0_1///    _a59  C_///AND/
FF  // 11 x47y42 CPE[1]  80'h00_3F60_12_0800_0C08_FFC8 modified with path inversions
08  // 12 x47y42 CPE[2]  80'h00_3F60_12_0800_0C08_FF38 from netlist
0C  // 13 x47y42 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x47y42 CPE[4]
08  // 15 x47y42 CPE[5]
12  // 16 x47y42 CPE[6]
60  // 17 x47y42 CPE[7]
3F  // 18 x47y42 CPE[8]
00  // 19 x47y42 CPE[9]
00  // 20 x48y41 CPE[0]
00  // 21 x48y41 CPE[1]
00  // 22 x48y41 CPE[2]
00  // 23 x48y41 CPE[3]
00  // 24 x48y41 CPE[4]
00  // 25 x48y41 CPE[5]
00  // 26 x48y41 CPE[6]
00  // 27 x48y41 CPE[7]
00  // 28 x48y41 CPE[8]
00  // 29 x48y41 CPE[9]
FF  // 30 x48y42 CPE[0]  _a322  C_////Bridge
FF  // 31 x48y42 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x48y42 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x48y42 CPE[3]
00  // 34 x48y42 CPE[4]
00  // 35 x48y42 CPE[5]
00  // 36 x48y42 CPE[6]
A0  // 37 x48y42 CPE[7]
00  // 38 x48y42 CPE[8]
00  // 39 x48y42 CPE[9]
16  // 40 x47y41 INMUX plane 2,1
00  // 41 x47y41 INMUX plane 4,3
05  // 42 x47y41 INMUX plane 6,5
02  // 43 x47y41 INMUX plane 8,7
01  // 44 x47y41 INMUX plane 10,9
05  // 45 x47y41 INMUX plane 12,11
13  // 46 x47y42 INMUX plane 2,1
28  // 47 x47y42 INMUX plane 4,3
00  // 48 x47y42 INMUX plane 6,5
00  // 49 x47y42 INMUX plane 8,7
00  // 50 x47y42 INMUX plane 10,9
00  // 51 x47y42 INMUX plane 12,11
01  // 52 x48y41 INMUX plane 2,1
00  // 53 x48y41 INMUX plane 4,3
09  // 54 x48y41 INMUX plane 6,5
80  // 55 x48y41 INMUX plane 8,7
81  // 56 x48y41 INMUX plane 10,9
80  // 57 x48y41 INMUX plane 12,11
07  // 58 x48y42 INMUX plane 2,1
00  // 59 x48y42 INMUX plane 4,3
05  // 60 x48y42 INMUX plane 6,5
80  // 61 x48y42 INMUX plane 8,7
85  // 62 x48y42 INMUX plane 10,9
85  // 63 x48y42 INMUX plane 12,11
48  // 64 x48y42 SB_BIG plane 1
12  // 65 x48y42 SB_BIG plane 1
00  // 66 x48y42 SB_DRIVE plane 2,1
48  // 67 x48y42 SB_BIG plane 2
16  // 68 x48y42 SB_BIG plane 2
00  // 69 x48y42 SB_BIG plane 3
00  // 70 x48y42 SB_BIG plane 3
00  // 71 x48y42 SB_DRIVE plane 4,3
53  // 72 x48y42 SB_BIG plane 4
64  // 73 x48y42 SB_BIG plane 4
08  // 74 x48y42 SB_BIG plane 5
12  // 75 x48y42 SB_BIG plane 5
00  // 76 x48y42 SB_DRIVE plane 6,5
48  // 77 x48y42 SB_BIG plane 6
12  // 78 x48y42 SB_BIG plane 6
00  // 79 x48y42 SB_BIG plane 7
00  // 80 x48y42 SB_BIG plane 7
00  // 81 x48y42 SB_DRIVE plane 8,7
48  // 82 x48y42 SB_BIG plane 8
12  // 83 x48y42 SB_BIG plane 8
00  // 84 x48y42 SB_BIG plane 9
00  // 85 x48y42 SB_BIG plane 9
00  // 86 x48y42 SB_DRIVE plane 10,9
00  // 87 x48y42 SB_BIG plane 10
00  // 88 x48y42 SB_BIG plane 10
00  // 89 x48y42 SB_BIG plane 11
00  // 90 x48y42 SB_BIG plane 11
00  // 91 x48y42 SB_DRIVE plane 12,11
00  // 92 x48y42 SB_BIG plane 12
00  // 93 x48y42 SB_BIG plane 12
A1  // 94 x47y41 SB_SML plane 1
82  // 95 x47y41 SB_SML plane 2,1
2A  // 96 x47y41 SB_SML plane 2
00  // 97 x47y41 SB_SML plane 3
80  // 98 x47y41 SB_SML plane 4,3
2A  // 99 x47y41 SB_SML plane 4
82  // 100 x47y41 SB_SML plane 5
12  // 101 x47y41 SB_SML plane 6,5
2A  // 102 x47y41 SB_SML plane 6
00  // 103 x47y41 SB_SML plane 7
80  // 104 x47y41 SB_SML plane 8,7
22  // 105 x47y41 SB_SML plane 8
01  // 106 x47y41 SB_SML plane 9
BA // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x49y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EBA2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
15 // y_sel: 41
7B // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EBAA
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
8C  //  0 x49y41 CPE[0]  _a52  C_///AND/
FF  //  1 x49y41 CPE[1]  80'h00_0060_00_0000_0C08_FF8C modified with path inversions
08  //  2 x49y41 CPE[2]  80'h00_0060_00_0000_0C08_FF1C from netlist
0C  //  3 x49y41 CPE[3]      00_0000_00_0000_0000_0090 difference
00  //  4 x49y41 CPE[4]
00  //  5 x49y41 CPE[5]
00  //  6 x49y41 CPE[6]
60  //  7 x49y41 CPE[7]
00  //  8 x49y41 CPE[8]
00  //  9 x49y41 CPE[9]
00  // 10 x49y42 CPE[0]
00  // 11 x49y42 CPE[1]
00  // 12 x49y42 CPE[2]
00  // 13 x49y42 CPE[3]
00  // 14 x49y42 CPE[4]
00  // 15 x49y42 CPE[5]
00  // 16 x49y42 CPE[6]
00  // 17 x49y42 CPE[7]
00  // 18 x49y42 CPE[8]
00  // 19 x49y42 CPE[9]
5B  // 20 x50y41 CPE[0]  _a299  C_ORAND////    
FC  // 21 x50y41 CPE[1]  80'h00_0018_00_0000_0888_FC5B modified with path inversions
88  // 22 x50y41 CPE[2]  80'h00_0018_00_0000_0888_F357 from netlist
08  // 23 x50y41 CPE[3]      00_0000_00_0000_0000_0F0C difference
00  // 24 x50y41 CPE[4]
00  // 25 x50y41 CPE[5]
00  // 26 x50y41 CPE[6]
18  // 27 x50y41 CPE[7]
00  // 28 x50y41 CPE[8]
00  // 29 x50y41 CPE[9]
00  // 30 x50y42 CPE[0]
00  // 31 x50y42 CPE[1]
00  // 32 x50y42 CPE[2]
00  // 33 x50y42 CPE[3]
00  // 34 x50y42 CPE[4]
00  // 35 x50y42 CPE[5]
00  // 36 x50y42 CPE[6]
00  // 37 x50y42 CPE[7]
00  // 38 x50y42 CPE[8]
00  // 39 x50y42 CPE[9]
29  // 40 x49y41 INMUX plane 2,1
1E  // 41 x49y41 INMUX plane 4,3
09  // 42 x49y41 INMUX plane 6,5
03  // 43 x49y41 INMUX plane 8,7
01  // 44 x49y41 INMUX plane 10,9
00  // 45 x49y41 INMUX plane 12,11
18  // 46 x49y42 INMUX plane 2,1
00  // 47 x49y42 INMUX plane 4,3
03  // 48 x49y42 INMUX plane 6,5
00  // 49 x49y42 INMUX plane 8,7
00  // 50 x49y42 INMUX plane 10,9
00  // 51 x49y42 INMUX plane 12,11
3D  // 52 x50y41 INMUX plane 2,1
05  // 53 x50y41 INMUX plane 4,3
40  // 54 x50y41 INMUX plane 6,5
00  // 55 x50y41 INMUX plane 8,7
62  // 56 x50y41 INMUX plane 10,9
04  // 57 x50y41 INMUX plane 12,11
10  // 58 x50y42 INMUX plane 2,1
00  // 59 x50y42 INMUX plane 4,3
40  // 60 x50y42 INMUX plane 6,5
00  // 61 x50y42 INMUX plane 8,7
40  // 62 x50y42 INMUX plane 10,9
00  // 63 x50y42 INMUX plane 12,11
51  // 64 x49y41 SB_BIG plane 1
12  // 65 x49y41 SB_BIG plane 1
00  // 66 x49y41 SB_DRIVE plane 2,1
00  // 67 x49y41 SB_BIG plane 2
04  // 68 x49y41 SB_BIG plane 2
48  // 69 x49y41 SB_BIG plane 3
12  // 70 x49y41 SB_BIG plane 3
00  // 71 x49y41 SB_DRIVE plane 4,3
00  // 72 x49y41 SB_BIG plane 4
30  // 73 x49y41 SB_BIG plane 4
48  // 74 x49y41 SB_BIG plane 5
12  // 75 x49y41 SB_BIG plane 5
00  // 76 x49y41 SB_DRIVE plane 6,5
11  // 77 x49y41 SB_BIG plane 6
00  // 78 x49y41 SB_BIG plane 6
48  // 79 x49y41 SB_BIG plane 7
10  // 80 x49y41 SB_BIG plane 7
00  // 81 x49y41 SB_DRIVE plane 8,7
00  // 82 x49y41 SB_BIG plane 8
00  // 83 x49y41 SB_BIG plane 8
50  // 84 x49y41 SB_BIG plane 9
00  // 85 x49y41 SB_BIG plane 9
00  // 86 x49y41 SB_DRIVE plane 10,9
00  // 87 x49y41 SB_BIG plane 10
00  // 88 x49y41 SB_BIG plane 10
00  // 89 x49y41 SB_BIG plane 11
00  // 90 x49y41 SB_BIG plane 11
00  // 91 x49y41 SB_DRIVE plane 12,11
00  // 92 x49y41 SB_BIG plane 12
00  // 93 x49y41 SB_BIG plane 12
A8  // 94 x50y42 SB_SML plane 1
02  // 95 x50y42 SB_SML plane 2,1
00  // 96 x50y42 SB_SML plane 2
A8  // 97 x50y42 SB_SML plane 3
02  // 98 x50y42 SB_SML plane 4,3
00  // 99 x50y42 SB_SML plane 4
12  // 100 x50y42 SB_SML plane 5
03  // 101 x50y42 SB_SML plane 6,5
00  // 102 x50y42 SB_SML plane 6
A8  // 103 x50y42 SB_SML plane 7
02  // 104 x50y42 SB_SML plane 8,7
00  // 105 x50y42 SB_SML plane 8
40  // 106 x50y42 SB_SML plane 9
BB // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x51y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC1B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
15 // y_sel: 41
13 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC23
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
F2  //  0 x51y41 CPE[0]  _a291  C_OR////    _a1  C_///AND/D
33  //  1 x51y41 CPE[1]  80'h00_ED18_80_0000_0CE8_33F2 modified with path inversions
E8  //  2 x51y41 CPE[2]  80'h00_EE18_80_0000_0CE8_C3F1 from netlist
0C  //  3 x51y41 CPE[3]      00_0300_00_0000_0000_F003 difference
00  //  4 x51y41 CPE[4]
00  //  5 x51y41 CPE[5]
80  //  6 x51y41 CPE[6]
18  //  7 x51y41 CPE[7]
ED  //  8 x51y41 CPE[8]
00  //  9 x51y41 CPE[9]
A7  // 10 x51y42 CPE[0]  _a294  C_ORAND////    
AF  // 11 x51y42 CPE[1]  80'h00_0018_00_0000_0888_AFA7 modified with path inversions
88  // 12 x51y42 CPE[2]  80'h00_0018_00_0000_0888_5F57 from netlist
08  // 13 x51y42 CPE[3]      00_0000_00_0000_0000_F0F0 difference
00  // 14 x51y42 CPE[4]
00  // 15 x51y42 CPE[5]
00  // 16 x51y42 CPE[6]
18  // 17 x51y42 CPE[7]
00  // 18 x51y42 CPE[8]
00  // 19 x51y42 CPE[9]
FF  // 20 x52y41 CPE[0]  _a4  C_AND/D///    
3C  // 21 x52y41 CPE[1]  80'h00_DD00_00_0000_0C88_3CFF modified with path inversions
88  // 22 x52y41 CPE[2]  80'h00_EE00_00_0000_0C88_C3FF from netlist
0C  // 23 x52y41 CPE[3]      00_3300_00_0000_0000_FF00 difference
00  // 24 x52y41 CPE[4]
00  // 25 x52y41 CPE[5]
00  // 26 x52y41 CPE[6]
00  // 27 x52y41 CPE[7]
DD  // 28 x52y41 CPE[8]
00  // 29 x52y41 CPE[9]
00  // 30 x52y42 CPE[0]
00  // 31 x52y42 CPE[1]
00  // 32 x52y42 CPE[2]
00  // 33 x52y42 CPE[3]
00  // 34 x52y42 CPE[4]
00  // 35 x52y42 CPE[5]
00  // 36 x52y42 CPE[6]
00  // 37 x52y42 CPE[7]
00  // 38 x52y42 CPE[8]
00  // 39 x52y42 CPE[9]
16  // 40 x51y41 INMUX plane 2,1
20  // 41 x51y41 INMUX plane 4,3
14  // 42 x51y41 INMUX plane 6,5
30  // 43 x51y41 INMUX plane 8,7
01  // 44 x51y41 INMUX plane 10,9
05  // 45 x51y41 INMUX plane 12,11
3A  // 46 x51y42 INMUX plane 2,1
05  // 47 x51y42 INMUX plane 4,3
00  // 48 x51y42 INMUX plane 6,5
07  // 49 x51y42 INMUX plane 8,7
28  // 50 x51y42 INMUX plane 10,9
04  // 51 x51y42 INMUX plane 12,11
10  // 52 x52y41 INMUX plane 2,1
00  // 53 x52y41 INMUX plane 4,3
70  // 54 x52y41 INMUX plane 6,5
D8  // 55 x52y41 INMUX plane 8,7
40  // 56 x52y41 INMUX plane 10,9
C5  // 57 x52y41 INMUX plane 12,11
00  // 58 x52y42 INMUX plane 2,1
00  // 59 x52y42 INMUX plane 4,3
40  // 60 x52y42 INMUX plane 6,5
C0  // 61 x52y42 INMUX plane 8,7
40  // 62 x52y42 INMUX plane 10,9
C5  // 63 x52y42 INMUX plane 12,11
08  // 64 x52y42 SB_BIG plane 1
10  // 65 x52y42 SB_BIG plane 1
00  // 66 x52y42 SB_DRIVE plane 2,1
48  // 67 x52y42 SB_BIG plane 2
14  // 68 x52y42 SB_BIG plane 2
02  // 69 x52y42 SB_BIG plane 3
12  // 70 x52y42 SB_BIG plane 3
00  // 71 x52y42 SB_DRIVE plane 4,3
00  // 72 x52y42 SB_BIG plane 4
00  // 73 x52y42 SB_BIG plane 4
48  // 74 x52y42 SB_BIG plane 5
10  // 75 x52y42 SB_BIG plane 5
00  // 76 x52y42 SB_DRIVE plane 6,5
48  // 77 x52y42 SB_BIG plane 6
12  // 78 x52y42 SB_BIG plane 6
48  // 79 x52y42 SB_BIG plane 7
12  // 80 x52y42 SB_BIG plane 7
00  // 81 x52y42 SB_DRIVE plane 8,7
00  // 82 x52y42 SB_BIG plane 8
20  // 83 x52y42 SB_BIG plane 8
00  // 84 x52y42 SB_BIG plane 9
00  // 85 x52y42 SB_BIG plane 9
00  // 86 x52y42 SB_DRIVE plane 10,9
00  // 87 x52y42 SB_BIG plane 10
00  // 88 x52y42 SB_BIG plane 10
00  // 89 x52y42 SB_BIG plane 11
00  // 90 x52y42 SB_BIG plane 11
00  // 91 x52y42 SB_DRIVE plane 12,11
00  // 92 x52y42 SB_BIG plane 12
00  // 93 x52y42 SB_BIG plane 12
82  // 94 x51y41 SB_SML plane 1
82  // 95 x51y41 SB_SML plane 2,1
22  // 96 x51y41 SB_SML plane 2
A8  // 97 x51y41 SB_SML plane 3
02  // 98 x51y41 SB_SML plane 4,3
00  // 99 x51y41 SB_SML plane 4
B9  // 100 x51y41 SB_SML plane 5
82  // 101 x51y41 SB_SML plane 6,5
2A  // 102 x51y41 SB_SML plane 6
A8  // 103 x51y41 SB_SML plane 7
02  // 104 x51y41 SB_SML plane 8,7
00  // 105 x51y41 SB_SML plane 8
0E  // 106 x51y41 SB_SML plane 9
39 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x53y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC94     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
15 // y_sel: 41
CB // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC9C
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x53y41 CPE[0]
00  //  1 x53y41 CPE[1]
00  //  2 x53y41 CPE[2]
00  //  3 x53y41 CPE[3]
00  //  4 x53y41 CPE[4]
00  //  5 x53y41 CPE[5]
00  //  6 x53y41 CPE[6]
00  //  7 x53y41 CPE[7]
00  //  8 x53y41 CPE[8]
00  //  9 x53y41 CPE[9]
21  // 10 x53y42 CPE[0]  net1 = net2: _a2  C_AND////D
CC  // 11 x53y42 CPE[1]  80'h00_F518_00_0000_0888_CC21 modified with path inversions
88  // 12 x53y42 CPE[2]  80'h00_FA18_00_0000_0888_3C82 from netlist
08  // 13 x53y42 CPE[3]      00_0F00_00_0000_0000_F0A3 difference
00  // 14 x53y42 CPE[4]
00  // 15 x53y42 CPE[5]
00  // 16 x53y42 CPE[6]
18  // 17 x53y42 CPE[7]
F5  // 18 x53y42 CPE[8]
00  // 19 x53y42 CPE[9]
00  // 20 x54y41 CPE[0]
00  // 21 x54y41 CPE[1]
00  // 22 x54y41 CPE[2]
00  // 23 x54y41 CPE[3]
00  // 24 x54y41 CPE[4]
00  // 25 x54y41 CPE[5]
00  // 26 x54y41 CPE[6]
00  // 27 x54y41 CPE[7]
00  // 28 x54y41 CPE[8]
00  // 29 x54y41 CPE[9]
00  // 30 x54y42 CPE[0]
00  // 31 x54y42 CPE[1]
00  // 32 x54y42 CPE[2]
00  // 33 x54y42 CPE[3]
00  // 34 x54y42 CPE[4]
00  // 35 x54y42 CPE[5]
00  // 36 x54y42 CPE[6]
00  // 37 x54y42 CPE[7]
00  // 38 x54y42 CPE[8]
00  // 39 x54y42 CPE[9]
01  // 40 x53y41 INMUX plane 2,1
00  // 41 x53y41 INMUX plane 4,3
01  // 42 x53y41 INMUX plane 6,5
00  // 43 x53y41 INMUX plane 8,7
01  // 44 x53y41 INMUX plane 10,9
00  // 45 x53y41 INMUX plane 12,11
1C  // 46 x53y42 INMUX plane 2,1
28  // 47 x53y42 INMUX plane 4,3
18  // 48 x53y42 INMUX plane 6,5
28  // 49 x53y42 INMUX plane 8,7
39  // 50 x53y42 INMUX plane 10,9
03  // 51 x53y42 INMUX plane 12,11
00  // 52 x54y41 INMUX plane 2,1
00  // 53 x54y41 INMUX plane 4,3
00  // 54 x54y41 INMUX plane 6,5
00  // 55 x54y41 INMUX plane 8,7
00  // 56 x54y41 INMUX plane 10,9
00  // 57 x54y41 INMUX plane 12,11
00  // 58 x54y42 INMUX plane 2,1
01  // 59 x54y42 INMUX plane 4,3
00  // 60 x54y42 INMUX plane 6,5
40  // 61 x54y42 INMUX plane 8,7
00  // 62 x54y42 INMUX plane 10,9
00  // 63 x54y42 INMUX plane 12,11
19  // 64 x53y41 SB_BIG plane 1
00  // 65 x53y41 SB_BIG plane 1
00  // 66 x53y41 SB_DRIVE plane 2,1
08  // 67 x53y41 SB_BIG plane 2
10  // 68 x53y41 SB_BIG plane 2
00  // 69 x53y41 SB_BIG plane 3
00  // 70 x53y41 SB_BIG plane 3
00  // 71 x53y41 SB_DRIVE plane 4,3
00  // 72 x53y41 SB_BIG plane 4
00  // 73 x53y41 SB_BIG plane 4
00  // 74 x53y41 SB_BIG plane 5
00  // 75 x53y41 SB_BIG plane 5
00  // 76 x53y41 SB_DRIVE plane 6,5
08  // 77 x53y41 SB_BIG plane 6
10  // 78 x53y41 SB_BIG plane 6
00  // 79 x53y41 SB_BIG plane 7
00  // 80 x53y41 SB_BIG plane 7
00  // 81 x53y41 SB_DRIVE plane 8,7
00  // 82 x53y41 SB_BIG plane 8
00  // 83 x53y41 SB_BIG plane 8
C0  // 84 x53y41 SB_BIG plane 9
01  // 85 x53y41 SB_BIG plane 9
00  // 86 x53y41 SB_DRIVE plane 10,9
00  // 87 x53y41 SB_BIG plane 10
00  // 88 x53y41 SB_BIG plane 10
00  // 89 x53y41 SB_BIG plane 11
00  // 90 x53y41 SB_BIG plane 11
00  // 91 x53y41 SB_DRIVE plane 12,11
00  // 92 x53y41 SB_BIG plane 12
00  // 93 x53y41 SB_BIG plane 12
00  // 94 x54y42 SB_SML plane 1
80  // 95 x54y42 SB_SML plane 2,1
02  // 96 x54y42 SB_SML plane 2
00  // 97 x54y42 SB_SML plane 3
00  // 98 x54y42 SB_SML plane 4,3
00  // 99 x54y42 SB_SML plane 4
00  // 100 x54y42 SB_SML plane 5
80  // 101 x54y42 SB_SML plane 6,5
2A  // 102 x54y42 SB_SML plane 6
00  // 103 x54y42 SB_SML plane 7
00  // 104 x54y42 SB_SML plane 8,7
00  // 105 x54y42 SB_SML plane 8
40  // 106 x54y42 SB_SML plane 9
05 // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x45y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED0D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
16 // y_sel: 43
F0 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED15
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
FF  //  0 x45y43 CPE[0]  _a36  C_AND////    
88  //  1 x45y43 CPE[1]  80'h00_0018_00_0000_0C88_88FF modified with path inversions
88  //  2 x45y43 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  //  3 x45y43 CPE[3]      00_0000_00_0000_0000_9900 difference
00  //  4 x45y43 CPE[4]
00  //  5 x45y43 CPE[5]
00  //  6 x45y43 CPE[6]
18  //  7 x45y43 CPE[7]
00  //  8 x45y43 CPE[8]
00  //  9 x45y43 CPE[9]
00  // 10 x45y44 CPE[0]
00  // 11 x45y44 CPE[1]
00  // 12 x45y44 CPE[2]
00  // 13 x45y44 CPE[3]
00  // 14 x45y44 CPE[4]
00  // 15 x45y44 CPE[5]
00  // 16 x45y44 CPE[6]
00  // 17 x45y44 CPE[7]
00  // 18 x45y44 CPE[8]
00  // 19 x45y44 CPE[9]
00  // 20 x46y43 CPE[0]
00  // 21 x46y43 CPE[1]
00  // 22 x46y43 CPE[2]
00  // 23 x46y43 CPE[3]
00  // 24 x46y43 CPE[4]
00  // 25 x46y43 CPE[5]
00  // 26 x46y43 CPE[6]
00  // 27 x46y43 CPE[7]
00  // 28 x46y43 CPE[8]
00  // 29 x46y43 CPE[9]
00  // 30 x46y44 CPE[0]
00  // 31 x46y44 CPE[1]
00  // 32 x46y44 CPE[2]
00  // 33 x46y44 CPE[3]
00  // 34 x46y44 CPE[4]
00  // 35 x46y44 CPE[5]
00  // 36 x46y44 CPE[6]
00  // 37 x46y44 CPE[7]
00  // 38 x46y44 CPE[8]
00  // 39 x46y44 CPE[9]
18  // 40 x45y43 INMUX plane 2,1
00  // 41 x45y43 INMUX plane 4,3
35  // 42 x45y43 INMUX plane 6,5
22  // 43 x45y43 INMUX plane 8,7
00  // 44 x45y43 INMUX plane 10,9
00  // 45 x45y43 INMUX plane 12,11
00  // 46 x45y44 INMUX plane 2,1
00  // 47 x45y44 INMUX plane 4,3
00  // 48 x45y44 INMUX plane 6,5
00  // 49 x45y44 INMUX plane 8,7
00  // 50 x45y44 INMUX plane 10,9
01  // 51 x45y44 INMUX plane 12,11
00  // 52 x46y43 INMUX plane 2,1
00  // 53 x46y43 INMUX plane 4,3
01  // 54 x46y43 INMUX plane 6,5
40  // 55 x46y43 INMUX plane 8,7
00  // 56 x46y43 INMUX plane 10,9
40  // 57 x46y43 INMUX plane 12,11
00  // 58 x46y44 INMUX plane 2,1
00  // 59 x46y44 INMUX plane 4,3
05  // 60 x46y44 INMUX plane 6,5
58  // 61 x46y44 INMUX plane 8,7
00  // 62 x46y44 INMUX plane 10,9
41  // 63 x46y44 INMUX plane 12,11
41  // 64 x46y44 SB_BIG plane 1
10  // 65 x46y44 SB_BIG plane 1
00  // 66 x46y44 SB_DRIVE plane 2,1
00  // 67 x46y44 SB_BIG plane 2
00  // 68 x46y44 SB_BIG plane 2
00  // 69 x46y44 SB_BIG plane 3
00  // 70 x46y44 SB_BIG plane 3
00  // 71 x46y44 SB_DRIVE plane 4,3
00  // 72 x46y44 SB_BIG plane 4
00  // 73 x46y44 SB_BIG plane 4
48  // 74 x46y44 SB_BIG plane 5
12  // 75 x46y44 SB_BIG plane 5
00  // 76 x46y44 SB_DRIVE plane 6,5
00  // 77 x46y44 SB_BIG plane 6
00  // 78 x46y44 SB_BIG plane 6
00  // 79 x46y44 SB_BIG plane 7
00  // 80 x46y44 SB_BIG plane 7
00  // 81 x46y44 SB_DRIVE plane 8,7
00  // 82 x46y44 SB_BIG plane 8
00  // 83 x46y44 SB_BIG plane 8
40  // 84 x46y44 SB_BIG plane 9
01  // 85 x46y44 SB_BIG plane 9
00  // 86 x46y44 SB_DRIVE plane 10,9
00  // 87 x46y44 SB_BIG plane 10
00  // 88 x46y44 SB_BIG plane 10
00  // 89 x46y44 SB_BIG plane 11
00  // 90 x46y44 SB_BIG plane 11
00  // 91 x46y44 SB_DRIVE plane 12,11
00  // 92 x46y44 SB_BIG plane 12
00  // 93 x46y44 SB_BIG plane 12
A8  // 94 x45y43 SB_SML plane 1
02  // 95 x45y43 SB_SML plane 2,1
00  // 96 x45y43 SB_SML plane 2
00  // 97 x45y43 SB_SML plane 3
00  // 98 x45y43 SB_SML plane 4,3
00  // 99 x45y43 SB_SML plane 4
A1  // 100 x45y43 SB_SML plane 5
02  // 101 x45y43 SB_SML plane 6,5
00  // 102 x45y43 SB_SML plane 6
00  // 103 x45y43 SB_SML plane 7
00  // 104 x45y43 SB_SML plane 8,7
00  // 105 x45y43 SB_SML plane 8
00  // 106 x45y43 SB_SML plane 9
20  // 107 x45y43 SB_SML plane 10,9
1A  // 108 x45y43 SB_SML plane 10
C0 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x47y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED88     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
16 // y_sel: 43
38 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED90
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x47y43 CPE[0]  net1 = net2: _a149  C_ADDF2///ADDF2/
A5  //  1 x47y43 CPE[1]  80'h00_0078_00_0020_0C66_A5F5 modified with path inversions
66  //  2 x47y43 CPE[2]  80'h00_0078_00_0020_0C66_AAFA from netlist
0C  //  3 x47y43 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x47y43 CPE[4]
00  //  5 x47y43 CPE[5]
00  //  6 x47y43 CPE[6]
78  //  7 x47y43 CPE[7]
00  //  8 x47y43 CPE[8]
00  //  9 x47y43 CPE[9]
FC  // 10 x47y44 CPE[0]  _a151  C_ADDF////    _a314  C_////Bridge
00  // 11 x47y44 CPE[1]  80'h00_00B8_00_0010_0666_00FC modified with path inversions
66  // 12 x47y44 CPE[2]  80'h00_00B8_00_0010_0666_00FC from netlist
06  // 13 x47y44 CPE[3]
10  // 14 x47y44 CPE[4]
00  // 15 x47y44 CPE[5]
00  // 16 x47y44 CPE[6]
B8  // 17 x47y44 CPE[7]
00  // 18 x47y44 CPE[8]
00  // 19 x47y44 CPE[9]
32  // 20 x48y43 CPE[0]  net1 = net2: _a54  C_AND///AND/
34  // 21 x48y43 CPE[1]  80'h00_0078_00_0000_0C88_3432 modified with path inversions
88  // 22 x48y43 CPE[2]  80'h00_0078_00_0000_0C88_3838 from netlist
0C  // 23 x48y43 CPE[3]      00_0000_00_0000_0000_0C0A difference
00  // 24 x48y43 CPE[4]
00  // 25 x48y43 CPE[5]
00  // 26 x48y43 CPE[6]
78  // 27 x48y43 CPE[7]
00  // 28 x48y43 CPE[8]
00  // 29 x48y43 CPE[9]
FF  // 30 x48y44 CPE[0]  _a312  C_////Bridge
FF  // 31 x48y44 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x48y44 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x48y44 CPE[3]
00  // 34 x48y44 CPE[4]
00  // 35 x48y44 CPE[5]
00  // 36 x48y44 CPE[6]
A1  // 37 x48y44 CPE[7]
00  // 38 x48y44 CPE[8]
00  // 39 x48y44 CPE[9]
07  // 40 x47y43 INMUX plane 2,1
00  // 41 x47y43 INMUX plane 4,3
1D  // 42 x47y43 INMUX plane 6,5
02  // 43 x47y43 INMUX plane 8,7
05  // 44 x47y43 INMUX plane 10,9
00  // 45 x47y43 INMUX plane 12,11
28  // 46 x47y44 INMUX plane 2,1
00  // 47 x47y44 INMUX plane 4,3
00  // 48 x47y44 INMUX plane 6,5
00  // 49 x47y44 INMUX plane 8,7
00  // 50 x47y44 INMUX plane 10,9
00  // 51 x47y44 INMUX plane 12,11
23  // 52 x48y43 INMUX plane 2,1
28  // 53 x48y43 INMUX plane 4,3
30  // 54 x48y43 INMUX plane 6,5
68  // 55 x48y43 INMUX plane 8,7
08  // 56 x48y43 INMUX plane 10,9
C1  // 57 x48y43 INMUX plane 12,11
31  // 58 x48y44 INMUX plane 2,1
00  // 59 x48y44 INMUX plane 4,3
21  // 60 x48y44 INMUX plane 6,5
C0  // 61 x48y44 INMUX plane 8,7
81  // 62 x48y44 INMUX plane 10,9
C0  // 63 x48y44 INMUX plane 12,11
48  // 64 x47y43 SB_BIG plane 1
02  // 65 x47y43 SB_BIG plane 1
00  // 66 x47y43 SB_DRIVE plane 2,1
48  // 67 x47y43 SB_BIG plane 2
12  // 68 x47y43 SB_BIG plane 2
48  // 69 x47y43 SB_BIG plane 3
12  // 70 x47y43 SB_BIG plane 3
00  // 71 x47y43 SB_DRIVE plane 4,3
48  // 72 x47y43 SB_BIG plane 4
12  // 73 x47y43 SB_BIG plane 4
92  // 74 x47y43 SB_BIG plane 5
12  // 75 x47y43 SB_BIG plane 5
00  // 76 x47y43 SB_DRIVE plane 6,5
11  // 77 x47y43 SB_BIG plane 6
38  // 78 x47y43 SB_BIG plane 6
52  // 79 x47y43 SB_BIG plane 7
24  // 80 x47y43 SB_BIG plane 7
00  // 81 x47y43 SB_DRIVE plane 8,7
08  // 82 x47y43 SB_BIG plane 8
12  // 83 x47y43 SB_BIG plane 8
48  // 84 x47y43 SB_BIG plane 9
12  // 85 x47y43 SB_BIG plane 9
00  // 86 x47y43 SB_DRIVE plane 10,9
41  // 87 x47y43 SB_BIG plane 10
12  // 88 x47y43 SB_BIG plane 10
71  // 89 x47y43 SB_BIG plane 11
12  // 90 x47y43 SB_BIG plane 11
00  // 91 x47y43 SB_DRIVE plane 12,11
48  // 92 x47y43 SB_BIG plane 12
12  // 93 x47y43 SB_BIG plane 12
50  // 94 x48y44 SB_SML plane 1
81  // 95 x48y44 SB_SML plane 2,1
2A  // 96 x48y44 SB_SML plane 2
A1  // 97 x48y44 SB_SML plane 3
82  // 98 x48y44 SB_SML plane 4,3
2A  // 99 x48y44 SB_SML plane 4
A8  // 100 x48y44 SB_SML plane 5
E2  // 101 x48y44 SB_SML plane 6,5
54  // 102 x48y44 SB_SML plane 6
A8  // 103 x48y44 SB_SML plane 7
82  // 104 x48y44 SB_SML plane 8,7
2A  // 105 x48y44 SB_SML plane 8
A8  // 106 x48y44 SB_SML plane 9
82  // 107 x48y44 SB_SML plane 10,9
2A  // 108 x48y44 SB_SML plane 10
B9  // 109 x48y44 SB_SML plane 11
80  // 110 x48y44 SB_SML plane 12,11
2A  // 111 x48y44 SB_SML plane 12
92 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x49y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE06     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
16 // y_sel: 43
E0 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EE0E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x49y43 CPE[0]
00  //  1 x49y43 CPE[1]
00  //  2 x49y43 CPE[2]
00  //  3 x49y43 CPE[3]
00  //  4 x49y43 CPE[4]
00  //  5 x49y43 CPE[5]
00  //  6 x49y43 CPE[6]
00  //  7 x49y43 CPE[7]
00  //  8 x49y43 CPE[8]
00  //  9 x49y43 CPE[9]
5B  // 10 x49y44 CPE[0]  _a304  C_ORAND////    
FA  // 11 x49y44 CPE[1]  80'h00_0018_00_0000_0888_FA5B modified with path inversions
88  // 12 x49y44 CPE[2]  80'h00_0018_00_0000_0888_F55D from netlist
08  // 13 x49y44 CPE[3]      00_0000_00_0000_0000_0F06 difference
00  // 14 x49y44 CPE[4]
00  // 15 x49y44 CPE[5]
00  // 16 x49y44 CPE[6]
18  // 17 x49y44 CPE[7]
00  // 18 x49y44 CPE[8]
00  // 19 x49y44 CPE[9]
5D  // 20 x50y43 CPE[0]  _a46  C_ORAND/D///    
5F  // 21 x50y43 CPE[1]  80'h00_EE00_00_0000_0788_5F5D modified with path inversions
88  // 22 x50y43 CPE[2]  80'h00_EE00_00_0000_0788_5F5E from netlist
07  // 23 x50y43 CPE[3]      00_0000_00_0000_0000_0003 difference
00  // 24 x50y43 CPE[4]
00  // 25 x50y43 CPE[5]
00  // 26 x50y43 CPE[6]
00  // 27 x50y43 CPE[7]
EE  // 28 x50y43 CPE[8]
00  // 29 x50y43 CPE[9]
00  // 30 x50y44 CPE[0]
00  // 31 x50y44 CPE[1]
00  // 32 x50y44 CPE[2]
00  // 33 x50y44 CPE[3]
00  // 34 x50y44 CPE[4]
00  // 35 x50y44 CPE[5]
00  // 36 x50y44 CPE[6]
00  // 37 x50y44 CPE[7]
00  // 38 x50y44 CPE[8]
00  // 39 x50y44 CPE[9]
00  // 40 x49y43 INMUX plane 2,1
00  // 41 x49y43 INMUX plane 4,3
03  // 42 x49y43 INMUX plane 6,5
00  // 43 x49y43 INMUX plane 8,7
09  // 44 x49y43 INMUX plane 10,9
00  // 45 x49y43 INMUX plane 12,11
1D  // 46 x49y44 INMUX plane 2,1
18  // 47 x49y44 INMUX plane 4,3
05  // 48 x49y44 INMUX plane 6,5
18  // 49 x49y44 INMUX plane 8,7
10  // 50 x49y44 INMUX plane 10,9
00  // 51 x49y44 INMUX plane 12,11
26  // 52 x50y43 INMUX plane 2,1
05  // 53 x50y43 INMUX plane 4,3
04  // 54 x50y43 INMUX plane 6,5
43  // 55 x50y43 INMUX plane 8,7
11  // 56 x50y43 INMUX plane 10,9
00  // 57 x50y43 INMUX plane 12,11
01  // 58 x50y44 INMUX plane 2,1
01  // 59 x50y44 INMUX plane 4,3
08  // 60 x50y44 INMUX plane 6,5
00  // 61 x50y44 INMUX plane 8,7
00  // 62 x50y44 INMUX plane 10,9
01  // 63 x50y44 INMUX plane 12,11
00  // 64 x50y44 SB_BIG plane 1
00  // 65 x50y44 SB_BIG plane 1
00  // 66 x50y44 SB_DRIVE plane 2,1
48  // 67 x50y44 SB_BIG plane 2
12  // 68 x50y44 SB_BIG plane 2
51  // 69 x50y44 SB_BIG plane 3
12  // 70 x50y44 SB_BIG plane 3
00  // 71 x50y44 SB_DRIVE plane 4,3
00  // 72 x50y44 SB_BIG plane 4
00  // 73 x50y44 SB_BIG plane 4
80  // 74 x50y44 SB_BIG plane 5
00  // 75 x50y44 SB_BIG plane 5
00  // 76 x50y44 SB_DRIVE plane 6,5
48  // 77 x50y44 SB_BIG plane 6
12  // 78 x50y44 SB_BIG plane 6
48  // 79 x50y44 SB_BIG plane 7
22  // 80 x50y44 SB_BIG plane 7
00  // 81 x50y44 SB_DRIVE plane 8,7
00  // 82 x50y44 SB_BIG plane 8
00  // 83 x50y44 SB_BIG plane 8
00  // 84 x50y44 SB_BIG plane 9
00  // 85 x50y44 SB_BIG plane 9
00  // 86 x50y44 SB_DRIVE plane 10,9
00  // 87 x50y44 SB_BIG plane 10
06  // 88 x50y44 SB_BIG plane 10
00  // 89 x50y44 SB_BIG plane 11
00  // 90 x50y44 SB_BIG plane 11
00  // 91 x50y44 SB_DRIVE plane 12,11
00  // 92 x50y44 SB_BIG plane 12
00  // 93 x50y44 SB_BIG plane 12
00  // 94 x49y43 SB_SML plane 1
80  // 95 x49y43 SB_SML plane 2,1
6A  // 96 x49y43 SB_SML plane 2
A8  // 97 x49y43 SB_SML plane 3
02  // 98 x49y43 SB_SML plane 4,3
60  // 99 x49y43 SB_SML plane 4
00  // 100 x49y43 SB_SML plane 5
26  // 101 x49y43 SB_SML plane 6,5
53  // 102 x49y43 SB_SML plane 6
28  // 103 x49y43 SB_SML plane 7
00  // 104 x49y43 SB_SML plane 8,7
00  // 105 x49y43 SB_SML plane 8
00  // 106 x49y43 SB_SML plane 9
00  // 107 x49y43 SB_SML plane 10,9
03  // 108 x49y43 SB_SML plane 10
11  // 109 x49y43 SB_SML plane 11
B1 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x51y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE82     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
16 // y_sel: 43
88 // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EE8A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x51y43 CPE[0]
00  //  1 x51y43 CPE[1]
00  //  2 x51y43 CPE[2]
00  //  3 x51y43 CPE[3]
00  //  4 x51y43 CPE[4]
00  //  5 x51y43 CPE[5]
00  //  6 x51y43 CPE[6]
00  //  7 x51y43 CPE[7]
00  //  8 x51y43 CPE[8]
00  //  9 x51y43 CPE[9]
FF  // 10 x51y44 CPE[0]  _a25  C_AND////    _a313  C_////Bridge
53  // 11 x51y44 CPE[1]  80'h00_00B8_00_0000_0C88_53FF modified with path inversions
88  // 12 x51y44 CPE[2]  80'h00_00B8_00_0000_0C88_ACFF from netlist
0C  // 13 x51y44 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x51y44 CPE[4]
00  // 15 x51y44 CPE[5]
00  // 16 x51y44 CPE[6]
B8  // 17 x51y44 CPE[7]
00  // 18 x51y44 CPE[8]
00  // 19 x51y44 CPE[9]
FF  // 20 x52y43 CPE[0]  _a113  C_/C_0_1///    
FF  // 21 x52y43 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x52y43 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x52y43 CPE[3]
00  // 24 x52y43 CPE[4]
08  // 25 x52y43 CPE[5]
12  // 26 x52y43 CPE[6]
00  // 27 x52y43 CPE[7]
CF  // 28 x52y43 CPE[8]
00  // 29 x52y43 CPE[9]
C0  // 30 x52y44 CPE[0]  net1 = net2: _a108  C_ADDF2///ADDF2/
5A  // 31 x52y44 CPE[1]  80'h00_0078_00_0020_0C66_5AC0 modified with path inversions
66  // 32 x52y44 CPE[2]  80'h00_0078_00_0020_0C66_AAC0 from netlist
0C  // 33 x52y44 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x52y44 CPE[4]
00  // 35 x52y44 CPE[5]
00  // 36 x52y44 CPE[6]
78  // 37 x52y44 CPE[7]
00  // 38 x52y44 CPE[8]
00  // 39 x52y44 CPE[9]
01  // 40 x51y43 INMUX plane 2,1
00  // 41 x51y43 INMUX plane 4,3
00  // 42 x51y43 INMUX plane 6,5
00  // 43 x51y43 INMUX plane 8,7
08  // 44 x51y43 INMUX plane 10,9
01  // 45 x51y43 INMUX plane 12,11
03  // 46 x51y44 INMUX plane 2,1
00  // 47 x51y44 INMUX plane 4,3
10  // 48 x51y44 INMUX plane 6,5
13  // 49 x51y44 INMUX plane 8,7
20  // 50 x51y44 INMUX plane 10,9
00  // 51 x51y44 INMUX plane 12,11
00  // 52 x52y43 INMUX plane 2,1
05  // 53 x52y43 INMUX plane 4,3
00  // 54 x52y43 INMUX plane 6,5
03  // 55 x52y43 INMUX plane 8,7
28  // 56 x52y43 INMUX plane 10,9
00  // 57 x52y43 INMUX plane 12,11
04  // 58 x52y44 INMUX plane 2,1
11  // 59 x52y44 INMUX plane 4,3
06  // 60 x52y44 INMUX plane 6,5
06  // 61 x52y44 INMUX plane 8,7
00  // 62 x52y44 INMUX plane 10,9
00  // 63 x52y44 INMUX plane 12,11
00  // 64 x51y43 SB_BIG plane 1
00  // 65 x51y43 SB_BIG plane 1
00  // 66 x51y43 SB_DRIVE plane 2,1
08  // 67 x51y43 SB_BIG plane 2
12  // 68 x51y43 SB_BIG plane 2
48  // 69 x51y43 SB_BIG plane 3
12  // 70 x51y43 SB_BIG plane 3
00  // 71 x51y43 SB_DRIVE plane 4,3
48  // 72 x51y43 SB_BIG plane 4
12  // 73 x51y43 SB_BIG plane 4
00  // 74 x51y43 SB_BIG plane 5
00  // 75 x51y43 SB_BIG plane 5
00  // 76 x51y43 SB_DRIVE plane 6,5
48  // 77 x51y43 SB_BIG plane 6
10  // 78 x51y43 SB_BIG plane 6
48  // 79 x51y43 SB_BIG plane 7
12  // 80 x51y43 SB_BIG plane 7
00  // 81 x51y43 SB_DRIVE plane 8,7
48  // 82 x51y43 SB_BIG plane 8
12  // 83 x51y43 SB_BIG plane 8
00  // 84 x51y43 SB_BIG plane 9
00  // 85 x51y43 SB_BIG plane 9
00  // 86 x51y43 SB_DRIVE plane 10,9
00  // 87 x51y43 SB_BIG plane 10
04  // 88 x51y43 SB_BIG plane 10
31  // 89 x51y43 SB_BIG plane 11
00  // 90 x51y43 SB_BIG plane 11
00  // 91 x51y43 SB_DRIVE plane 12,11
00  // 92 x51y43 SB_BIG plane 12
00  // 93 x51y43 SB_BIG plane 12
00  // 94 x52y44 SB_SML plane 1
20  // 95 x52y44 SB_SML plane 2,1
73  // 96 x52y44 SB_SML plane 2
B9  // 97 x52y44 SB_SML plane 3
12  // 98 x52y44 SB_SML plane 4,3
2A  // 99 x52y44 SB_SML plane 4
00  // 100 x52y44 SB_SML plane 5
40  // 101 x52y44 SB_SML plane 6,5
0D  // 102 x52y44 SB_SML plane 6
A8  // 103 x52y44 SB_SML plane 7
84  // 104 x52y44 SB_SML plane 8,7
12  // 105 x52y44 SB_SML plane 8
6B // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x53y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EEFA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
16 // y_sel: 43
50 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EF02
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x53y43 CPE[0]
00  //  1 x53y43 CPE[1]
00  //  2 x53y43 CPE[2]
00  //  3 x53y43 CPE[3]
00  //  4 x53y43 CPE[4]
00  //  5 x53y43 CPE[5]
00  //  6 x53y43 CPE[6]
00  //  7 x53y43 CPE[7]
00  //  8 x53y43 CPE[8]
00  //  9 x53y43 CPE[9]
CC  // 10 x53y44 CPE[0]  net1 = net2: _a7  C_AND/D//AND/D
A3  // 11 x53y44 CPE[1]  80'h00_DE00_80_0000_0C88_A3CC modified with path inversions
88  // 12 x53y44 CPE[2]  80'h00_EE00_80_0000_0C88_A3C3 from netlist
0C  // 13 x53y44 CPE[3]      00_3000_00_0000_0000_000F difference
00  // 14 x53y44 CPE[4]
00  // 15 x53y44 CPE[5]
80  // 16 x53y44 CPE[6]
00  // 17 x53y44 CPE[7]
DE  // 18 x53y44 CPE[8]
00  // 19 x53y44 CPE[9]
00  // 20 x54y43 CPE[0]
00  // 21 x54y43 CPE[1]
00  // 22 x54y43 CPE[2]
00  // 23 x54y43 CPE[3]
00  // 24 x54y43 CPE[4]
00  // 25 x54y43 CPE[5]
00  // 26 x54y43 CPE[6]
00  // 27 x54y43 CPE[7]
00  // 28 x54y43 CPE[8]
00  // 29 x54y43 CPE[9]
CC  // 30 x54y44 CPE[0]  net1 = net2: _a6  C_AND/D//AND/D
A3  // 31 x54y44 CPE[1]  80'h00_DE00_80_0000_0C88_A3CC modified with path inversions
88  // 32 x54y44 CPE[2]  80'h00_EE00_80_0000_0C88_A3C3 from netlist
0C  // 33 x54y44 CPE[3]      00_3000_00_0000_0000_000F difference
00  // 34 x54y44 CPE[4]
00  // 35 x54y44 CPE[5]
80  // 36 x54y44 CPE[6]
00  // 37 x54y44 CPE[7]
DE  // 38 x54y44 CPE[8]
00  // 39 x54y44 CPE[9]
08  // 40 x53y43 INMUX plane 2,1
00  // 41 x53y43 INMUX plane 4,3
00  // 42 x53y43 INMUX plane 6,5
00  // 43 x53y43 INMUX plane 8,7
00  // 44 x53y43 INMUX plane 10,9
00  // 45 x53y43 INMUX plane 12,11
08  // 46 x53y44 INMUX plane 2,1
30  // 47 x53y44 INMUX plane 4,3
30  // 48 x53y44 INMUX plane 6,5
2C  // 49 x53y44 INMUX plane 8,7
09  // 50 x53y44 INMUX plane 10,9
04  // 51 x53y44 INMUX plane 12,11
00  // 52 x54y43 INMUX plane 2,1
18  // 53 x54y43 INMUX plane 4,3
00  // 54 x54y43 INMUX plane 6,5
58  // 55 x54y43 INMUX plane 8,7
00  // 56 x54y43 INMUX plane 10,9
00  // 57 x54y43 INMUX plane 12,11
20  // 58 x54y44 INMUX plane 2,1
01  // 59 x54y44 INMUX plane 4,3
30  // 60 x54y44 INMUX plane 6,5
05  // 61 x54y44 INMUX plane 8,7
09  // 62 x54y44 INMUX plane 10,9
04  // 63 x54y44 INMUX plane 12,11
00  // 64 x54y44 SB_BIG plane 1
00  // 65 x54y44 SB_BIG plane 1
00  // 66 x54y44 SB_DRIVE plane 2,1
48  // 67 x54y44 SB_BIG plane 2
10  // 68 x54y44 SB_BIG plane 2
00  // 69 x54y44 SB_BIG plane 3
00  // 70 x54y44 SB_BIG plane 3
00  // 71 x54y44 SB_DRIVE plane 4,3
48  // 72 x54y44 SB_BIG plane 4
00  // 73 x54y44 SB_BIG plane 4
00  // 74 x54y44 SB_BIG plane 5
00  // 75 x54y44 SB_BIG plane 5
00  // 76 x54y44 SB_DRIVE plane 6,5
48  // 77 x54y44 SB_BIG plane 6
12  // 78 x54y44 SB_BIG plane 6
00  // 79 x54y44 SB_BIG plane 7
00  // 80 x54y44 SB_BIG plane 7
00  // 81 x54y44 SB_DRIVE plane 8,7
48  // 82 x54y44 SB_BIG plane 8
00  // 83 x54y44 SB_BIG plane 8
C0  // 84 x54y44 SB_BIG plane 9
00  // 85 x54y44 SB_BIG plane 9
00  // 86 x54y44 SB_DRIVE plane 10,9
81  // 87 x54y44 SB_BIG plane 10
02  // 88 x54y44 SB_BIG plane 10
00  // 89 x54y44 SB_BIG plane 11
00  // 90 x54y44 SB_BIG plane 11
00  // 91 x54y44 SB_DRIVE plane 12,11
00  // 92 x54y44 SB_BIG plane 12
00  // 93 x54y44 SB_BIG plane 12
00  // 94 x53y43 SB_SML plane 1
80  // 95 x53y43 SB_SML plane 2,1
0C  // 96 x53y43 SB_SML plane 2
00  // 97 x53y43 SB_SML plane 3
80  // 98 x53y43 SB_SML plane 4,3
2A  // 99 x53y43 SB_SML plane 4
00  // 100 x53y43 SB_SML plane 5
80  // 101 x53y43 SB_SML plane 6,5
0A  // 102 x53y43 SB_SML plane 6
00  // 103 x53y43 SB_SML plane 7
80  // 104 x53y43 SB_SML plane 8,7
2A  // 105 x53y43 SB_SML plane 8
40  // 106 x53y43 SB_SML plane 9
00  // 107 x53y43 SB_SML plane 10,9
06  // 108 x53y43 SB_SML plane 10
00  // 109 x53y43 SB_SML plane 11
06  // 110 x53y43 SB_SML plane 12,11
A7 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x43y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EF77     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
17 // y_sel: 45
A1 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EF7F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y45 CPE[0]
00  //  1 x43y45 CPE[1]
00  //  2 x43y45 CPE[2]
00  //  3 x43y45 CPE[3]
00  //  4 x43y45 CPE[4]
00  //  5 x43y45 CPE[5]
00  //  6 x43y45 CPE[6]
00  //  7 x43y45 CPE[7]
00  //  8 x43y45 CPE[8]
00  //  9 x43y45 CPE[9]
00  // 10 x43y46 CPE[0]
00  // 11 x43y46 CPE[1]
00  // 12 x43y46 CPE[2]
00  // 13 x43y46 CPE[3]
00  // 14 x43y46 CPE[4]
00  // 15 x43y46 CPE[5]
00  // 16 x43y46 CPE[6]
00  // 17 x43y46 CPE[7]
00  // 18 x43y46 CPE[8]
00  // 19 x43y46 CPE[9]
00  // 20 x44y45 CPE[0]
00  // 21 x44y45 CPE[1]
00  // 22 x44y45 CPE[2]
00  // 23 x44y45 CPE[3]
00  // 24 x44y45 CPE[4]
00  // 25 x44y45 CPE[5]
00  // 26 x44y45 CPE[6]
00  // 27 x44y45 CPE[7]
00  // 28 x44y45 CPE[8]
00  // 29 x44y45 CPE[9]
FF  // 30 x44y46 CPE[0]  _a317  C_////Bridge
FF  // 31 x44y46 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x44y46 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x44y46 CPE[3]
00  // 34 x44y46 CPE[4]
00  // 35 x44y46 CPE[5]
00  // 36 x44y46 CPE[6]
A0  // 37 x44y46 CPE[7]
00  // 38 x44y46 CPE[8]
00  // 39 x44y46 CPE[9]
00  // 40 x43y45 INMUX plane 2,1
00  // 41 x43y45 INMUX plane 4,3
00  // 42 x43y45 INMUX plane 6,5
00  // 43 x43y45 INMUX plane 8,7
00  // 44 x43y45 INMUX plane 10,9
00  // 45 x43y45 INMUX plane 12,11
00  // 46 x43y46 INMUX plane 2,1
00  // 47 x43y46 INMUX plane 4,3
00  // 48 x43y46 INMUX plane 6,5
08  // 49 x43y46 INMUX plane 8,7
00  // 50 x43y46 INMUX plane 10,9
00  // 51 x43y46 INMUX plane 12,11
04  // 52 x44y45 INMUX plane 2,1
00  // 53 x44y45 INMUX plane 4,3
10  // 54 x44y45 INMUX plane 6,5
00  // 55 x44y45 INMUX plane 8,7
00  // 56 x44y45 INMUX plane 10,9
00  // 57 x44y45 INMUX plane 12,11
06  // 58 x44y46 INMUX plane 2,1
00  // 59 x44y46 INMUX plane 4,3
05  // 60 x44y46 INMUX plane 6,5
00  // 61 x44y46 INMUX plane 8,7
00  // 62 x44y46 INMUX plane 10,9
00  // 63 x44y46 INMUX plane 12,11
00  // 64 x44y46 SB_BIG plane 1
00  // 65 x44y46 SB_BIG plane 1
00  // 66 x44y46 SB_DRIVE plane 2,1
00  // 67 x44y46 SB_BIG plane 2
00  // 68 x44y46 SB_BIG plane 2
00  // 69 x44y46 SB_BIG plane 3
06  // 70 x44y46 SB_BIG plane 3
00  // 71 x44y46 SB_DRIVE plane 4,3
48  // 72 x44y46 SB_BIG plane 4
12  // 73 x44y46 SB_BIG plane 4
00  // 74 x44y46 SB_BIG plane 5
00  // 75 x44y46 SB_BIG plane 5
00  // 76 x44y46 SB_DRIVE plane 6,5
00  // 77 x44y46 SB_BIG plane 6
00  // 78 x44y46 SB_BIG plane 6
00  // 79 x44y46 SB_BIG plane 7
00  // 80 x44y46 SB_BIG plane 7
00  // 81 x44y46 SB_DRIVE plane 8,7
48  // 82 x44y46 SB_BIG plane 8
12  // 83 x44y46 SB_BIG plane 8
29  // 84 x44y46 SB_BIG plane 9
00  // 85 x44y46 SB_BIG plane 9
00  // 86 x44y46 SB_DRIVE plane 10,9
00  // 87 x44y46 SB_BIG plane 10
00  // 88 x44y46 SB_BIG plane 10
00  // 89 x44y46 SB_BIG plane 11
00  // 90 x44y46 SB_BIG plane 11
00  // 91 x44y46 SB_DRIVE plane 12,11
00  // 92 x44y46 SB_BIG plane 12
00  // 93 x44y46 SB_BIG plane 12
00  // 94 x43y45 SB_SML plane 1
00  // 95 x43y45 SB_SML plane 2,1
00  // 96 x43y45 SB_SML plane 2
00  // 97 x43y45 SB_SML plane 3
80  // 98 x43y45 SB_SML plane 4,3
2A  // 99 x43y45 SB_SML plane 4
00  // 100 x43y45 SB_SML plane 5
00  // 101 x43y45 SB_SML plane 6,5
00  // 102 x43y45 SB_SML plane 6
00  // 103 x43y45 SB_SML plane 7
80  // 104 x43y45 SB_SML plane 8,7
28  // 105 x43y45 SB_SML plane 8
04 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x45y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EFEF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
17 // y_sel: 45
79 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EFF7
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y45 CPE[0]
00  //  1 x45y45 CPE[1]
00  //  2 x45y45 CPE[2]
00  //  3 x45y45 CPE[3]
00  //  4 x45y45 CPE[4]
00  //  5 x45y45 CPE[5]
00  //  6 x45y45 CPE[6]
00  //  7 x45y45 CPE[7]
00  //  8 x45y45 CPE[8]
00  //  9 x45y45 CPE[9]
A3  // 10 x45y46 CPE[0]  _a61  C_ORAND/D///    _a315  C_////Bridge
FE  // 11 x45y46 CPE[1]  80'h00_DDA0_00_0000_0788_FEA3 modified with path inversions
88  // 12 x45y46 CPE[2]  80'h00_EEA0_00_0000_0788_FD53 from netlist
07  // 13 x45y46 CPE[3]      00_3300_00_0000_0000_03F0 difference
00  // 14 x45y46 CPE[4]
00  // 15 x45y46 CPE[5]
00  // 16 x45y46 CPE[6]
A0  // 17 x45y46 CPE[7]
DD  // 18 x45y46 CPE[8]
00  // 19 x45y46 CPE[9]
E7  // 20 x46y45 CPE[0]  _a78  C_///ORAND/DST
FF  // 21 x46y45 CPE[1]  80'h20_BD00_80_0000_0C07_FFE7 modified with path inversions
07  // 22 x46y45 CPE[2]  80'h20_BE00_80_0000_0C07_FFD7 from netlist
0C  // 23 x46y45 CPE[3]      00_0300_00_0000_0000_0030 difference
00  // 24 x46y45 CPE[4]
00  // 25 x46y45 CPE[5]
80  // 26 x46y45 CPE[6]
00  // 27 x46y45 CPE[7]
BD  // 28 x46y45 CPE[8]
20  // 29 x46y45 CPE[9]
54  // 30 x46y46 CPE[0]  _a35  C_///AND/
FF  // 31 x46y46 CPE[1]  80'h00_0060_00_0000_0C08_FF54 modified with path inversions
08  // 32 x46y46 CPE[2]  80'h00_0060_00_0000_0C08_FFA8 from netlist
0C  // 33 x46y46 CPE[3]      00_0000_00_0000_0000_00FC difference
00  // 34 x46y46 CPE[4]
00  // 35 x46y46 CPE[5]
00  // 36 x46y46 CPE[6]
60  // 37 x46y46 CPE[7]
00  // 38 x46y46 CPE[8]
00  // 39 x46y46 CPE[9]
00  // 40 x45y45 INMUX plane 2,1
10  // 41 x45y45 INMUX plane 4,3
00  // 42 x45y45 INMUX plane 6,5
00  // 43 x45y45 INMUX plane 8,7
00  // 44 x45y45 INMUX plane 10,9
00  // 45 x45y45 INMUX plane 12,11
3C  // 46 x45y46 INMUX plane 2,1
06  // 47 x45y46 INMUX plane 4,3
25  // 48 x45y46 INMUX plane 6,5
02  // 49 x45y46 INMUX plane 8,7
08  // 50 x45y46 INMUX plane 10,9
05  // 51 x45y46 INMUX plane 12,11
2E  // 52 x46y45 INMUX plane 2,1
36  // 53 x46y45 INMUX plane 4,3
0D  // 54 x46y45 INMUX plane 6,5
2B  // 55 x46y45 INMUX plane 8,7
01  // 56 x46y45 INMUX plane 10,9
05  // 57 x46y45 INMUX plane 12,11
33  // 58 x46y46 INMUX plane 2,1
25  // 59 x46y46 INMUX plane 4,3
28  // 60 x46y46 INMUX plane 6,5
00  // 61 x46y46 INMUX plane 8,7
03  // 62 x46y46 INMUX plane 10,9
00  // 63 x46y46 INMUX plane 12,11
00  // 64 x45y45 SB_BIG plane 1
00  // 65 x45y45 SB_BIG plane 1
00  // 66 x45y45 SB_DRIVE plane 2,1
41  // 67 x45y45 SB_BIG plane 2
02  // 68 x45y45 SB_BIG plane 2
48  // 69 x45y45 SB_BIG plane 3
12  // 70 x45y45 SB_BIG plane 3
00  // 71 x45y45 SB_DRIVE plane 4,3
48  // 72 x45y45 SB_BIG plane 4
12  // 73 x45y45 SB_BIG plane 4
00  // 74 x45y45 SB_BIG plane 5
00  // 75 x45y45 SB_BIG plane 5
00  // 76 x45y45 SB_DRIVE plane 6,5
41  // 77 x45y45 SB_BIG plane 6
14  // 78 x45y45 SB_BIG plane 6
8B  // 79 x45y45 SB_BIG plane 7
44  // 80 x45y45 SB_BIG plane 7
00  // 81 x45y45 SB_DRIVE plane 8,7
48  // 82 x45y45 SB_BIG plane 8
12  // 83 x45y45 SB_BIG plane 8
00  // 84 x45y45 SB_BIG plane 9
00  // 85 x45y45 SB_BIG plane 9
00  // 86 x45y45 SB_DRIVE plane 10,9
80  // 87 x45y45 SB_BIG plane 10
00  // 88 x45y45 SB_BIG plane 10
00  // 89 x45y45 SB_BIG plane 11
00  // 90 x45y45 SB_BIG plane 11
00  // 91 x45y45 SB_DRIVE plane 12,11
03  // 92 x45y45 SB_BIG plane 12
30  // 93 x45y45 SB_BIG plane 12
00  // 94 x46y46 SB_SML plane 1
80  // 95 x46y46 SB_SML plane 2,1
2A  // 96 x46y46 SB_SML plane 2
A8  // 97 x46y46 SB_SML plane 3
82  // 98 x46y46 SB_SML plane 4,3
28  // 99 x46y46 SB_SML plane 4
00  // 100 x46y46 SB_SML plane 5
80  // 101 x46y46 SB_SML plane 6,5
2A  // 102 x46y46 SB_SML plane 6
00  // 103 x46y46 SB_SML plane 7
20  // 104 x46y46 SB_SML plane 8,7
35  // 105 x46y46 SB_SML plane 8
49  // 106 x46y46 SB_SML plane 9
00  // 107 x46y46 SB_SML plane 10,9
00  // 108 x46y46 SB_SML plane 10
00  // 109 x46y46 SB_SML plane 11
E0  // 110 x46y46 SB_SML plane 12,11
0C // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x47y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F06C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
17 // y_sel: 45
B1 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F074
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x47y45 CPE[0]
00  //  1 x47y45 CPE[1]
00  //  2 x47y45 CPE[2]
00  //  3 x47y45 CPE[3]
00  //  4 x47y45 CPE[4]
00  //  5 x47y45 CPE[5]
00  //  6 x47y45 CPE[6]
00  //  7 x47y45 CPE[7]
00  //  8 x47y45 CPE[8]
00  //  9 x47y45 CPE[9]
00  // 10 x47y46 CPE[0]  _a148  C_/C_0_1///    _a318  C_////Bridge
00  // 11 x47y46 CPE[1]  80'h00_3FA0_12_0800_0000_0000 modified with path inversions
00  // 12 x47y46 CPE[2]  80'h00_3FA0_12_0800_0000_0000 from netlist
00  // 13 x47y46 CPE[3]
00  // 14 x47y46 CPE[4]
08  // 15 x47y46 CPE[5]
12  // 16 x47y46 CPE[6]
A0  // 17 x47y46 CPE[7]
3F  // 18 x47y46 CPE[8]
00  // 19 x47y46 CPE[9]
FF  // 20 x48y45 CPE[0]  _a141  C_/C_0_1///    
FF  // 21 x48y45 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x48y45 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x48y45 CPE[3]
00  // 24 x48y45 CPE[4]
08  // 25 x48y45 CPE[5]
12  // 26 x48y45 CPE[6]
00  // 27 x48y45 CPE[7]
CF  // 28 x48y45 CPE[8]
00  // 29 x48y45 CPE[9]
C0  // 30 x48y46 CPE[0]  net1 = net2: _a124  C_ADDF2/D//ADDF2/D
3C  // 31 x48y46 CPE[1]  80'h00_EE00_80_0020_0C66_3CC0 modified with path inversions
66  // 32 x48y46 CPE[2]  80'h00_EE00_80_0020_0C66_CCC0 from netlist
0C  // 33 x48y46 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x48y46 CPE[4]
00  // 35 x48y46 CPE[5]
80  // 36 x48y46 CPE[6]
00  // 37 x48y46 CPE[7]
EE  // 38 x48y46 CPE[8]
00  // 39 x48y46 CPE[9]
08  // 40 x47y45 INMUX plane 2,1
00  // 41 x47y45 INMUX plane 4,3
11  // 42 x47y45 INMUX plane 6,5
22  // 43 x47y45 INMUX plane 8,7
00  // 44 x47y45 INMUX plane 10,9
00  // 45 x47y45 INMUX plane 12,11
2F  // 46 x47y46 INMUX plane 2,1
00  // 47 x47y46 INMUX plane 4,3
03  // 48 x47y46 INMUX plane 6,5
09  // 49 x47y46 INMUX plane 8,7
02  // 50 x47y46 INMUX plane 10,9
0D  // 51 x47y46 INMUX plane 12,11
00  // 52 x48y45 INMUX plane 2,1
18  // 53 x48y45 INMUX plane 4,3
08  // 54 x48y45 INMUX plane 6,5
00  // 55 x48y45 INMUX plane 8,7
00  // 56 x48y45 INMUX plane 10,9
C8  // 57 x48y45 INMUX plane 12,11
00  // 58 x48y46 INMUX plane 2,1
38  // 59 x48y46 INMUX plane 4,3
10  // 60 x48y46 INMUX plane 6,5
21  // 61 x48y46 INMUX plane 8,7
00  // 62 x48y46 INMUX plane 10,9
2D  // 63 x48y46 INMUX plane 12,11
00  // 64 x48y46 SB_BIG plane 1
00  // 65 x48y46 SB_BIG plane 1
00  // 66 x48y46 SB_DRIVE plane 2,1
48  // 67 x48y46 SB_BIG plane 2
12  // 68 x48y46 SB_BIG plane 2
48  // 69 x48y46 SB_BIG plane 3
14  // 70 x48y46 SB_BIG plane 3
00  // 71 x48y46 SB_DRIVE plane 4,3
C8  // 72 x48y46 SB_BIG plane 4
32  // 73 x48y46 SB_BIG plane 4
00  // 74 x48y46 SB_BIG plane 5
00  // 75 x48y46 SB_BIG plane 5
00  // 76 x48y46 SB_DRIVE plane 6,5
48  // 77 x48y46 SB_BIG plane 6
12  // 78 x48y46 SB_BIG plane 6
48  // 79 x48y46 SB_BIG plane 7
12  // 80 x48y46 SB_BIG plane 7
00  // 81 x48y46 SB_DRIVE plane 8,7
53  // 82 x48y46 SB_BIG plane 8
20  // 83 x48y46 SB_BIG plane 8
70  // 84 x48y46 SB_BIG plane 9
04  // 85 x48y46 SB_BIG plane 9
00  // 86 x48y46 SB_DRIVE plane 10,9
00  // 87 x48y46 SB_BIG plane 10
00  // 88 x48y46 SB_BIG plane 10
00  // 89 x48y46 SB_BIG plane 11
00  // 90 x48y46 SB_BIG plane 11
00  // 91 x48y46 SB_DRIVE plane 12,11
00  // 92 x48y46 SB_BIG plane 12
00  // 93 x48y46 SB_BIG plane 12
00  // 94 x47y45 SB_SML plane 1
10  // 95 x47y45 SB_SML plane 2,1
2B  // 96 x47y45 SB_SML plane 2
A8  // 97 x47y45 SB_SML plane 3
82  // 98 x47y45 SB_SML plane 4,3
3A  // 99 x47y45 SB_SML plane 4
00  // 100 x47y45 SB_SML plane 5
00  // 101 x47y45 SB_SML plane 6,5
63  // 102 x47y45 SB_SML plane 6
B1  // 103 x47y45 SB_SML plane 7
82  // 104 x47y45 SB_SML plane 8,7
2C  // 105 x47y45 SB_SML plane 8
00  // 106 x47y45 SB_SML plane 9
00  // 107 x47y45 SB_SML plane 10,9
00  // 108 x47y45 SB_SML plane 10
00  // 109 x47y45 SB_SML plane 11
10  // 110 x47y45 SB_SML plane 12,11
18 // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x49y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F0E9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
17 // y_sel: 45
69 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F0F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
38  //  0 x49y45 CPE[0]  _a63  C_///AND/
FF  //  1 x49y45 CPE[1]  80'h00_0060_00_0000_0C08_FF38 modified with path inversions
08  //  2 x49y45 CPE[2]  80'h00_0060_00_0000_0C08_FF32 from netlist
0C  //  3 x49y45 CPE[3]      00_0000_00_0000_0000_000A difference
00  //  4 x49y45 CPE[4]
00  //  5 x49y45 CPE[5]
00  //  6 x49y45 CPE[6]
60  //  7 x49y45 CPE[7]
00  //  8 x49y45 CPE[8]
00  //  9 x49y45 CPE[9]
1A  // 10 x49y46 CPE[0]  _a242  C_AND/D///    _a20  C_///AND/
F3  // 11 x49y46 CPE[1]  80'h00_ED60_00_0000_0C88_F31A modified with path inversions
88  // 12 x49y46 CPE[2]  80'h00_EE60_00_0000_0C88_F31A from netlist
0C  // 13 x49y46 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x49y46 CPE[4]
00  // 15 x49y46 CPE[5]
00  // 16 x49y46 CPE[6]
60  // 17 x49y46 CPE[7]
ED  // 18 x49y46 CPE[8]
00  // 19 x49y46 CPE[9]
C3  // 20 x50y45 CPE[0]  _a91  C_MX4b////    
00  // 21 x50y45 CPE[1]  80'h00_0018_00_0040_0A6A_00C3 modified with path inversions
6A  // 22 x50y45 CPE[2]  80'h00_0018_00_0040_0A6C_003C from netlist
0A  // 23 x50y45 CPE[3]      00_0000_00_0000_0006_00FF difference
40  // 24 x50y45 CPE[4]
00  // 25 x50y45 CPE[5]
00  // 26 x50y45 CPE[6]
18  // 27 x50y45 CPE[7]
00  // 28 x50y45 CPE[8]
00  // 29 x50y45 CPE[9]
03  // 30 x50y46 CPE[0]  _a30  C_MX2b////    
00  // 31 x50y46 CPE[1]  80'h00_0018_00_0040_0A33_0003 modified with path inversions
33  // 32 x50y46 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 33 x50y46 CPE[3]
40  // 34 x50y46 CPE[4]
00  // 35 x50y46 CPE[5]
00  // 36 x50y46 CPE[6]
18  // 37 x50y46 CPE[7]
00  // 38 x50y46 CPE[8]
00  // 39 x50y46 CPE[9]
3A  // 40 x49y45 INMUX plane 2,1
18  // 41 x49y45 INMUX plane 4,3
08  // 42 x49y45 INMUX plane 6,5
01  // 43 x49y45 INMUX plane 8,7
08  // 44 x49y45 INMUX plane 10,9
08  // 45 x49y45 INMUX plane 12,11
03  // 46 x49y46 INMUX plane 2,1
25  // 47 x49y46 INMUX plane 4,3
10  // 48 x49y46 INMUX plane 6,5
04  // 49 x49y46 INMUX plane 8,7
00  // 50 x49y46 INMUX plane 10,9
15  // 51 x49y46 INMUX plane 12,11
3D  // 52 x50y45 INMUX plane 2,1
38  // 53 x50y45 INMUX plane 4,3
A3  // 54 x50y45 INMUX plane 6,5
07  // 55 x50y45 INMUX plane 8,7
A0  // 56 x50y45 INMUX plane 10,9
2C  // 57 x50y45 INMUX plane 12,11
28  // 58 x50y46 INMUX plane 2,1
00  // 59 x50y46 INMUX plane 4,3
A5  // 60 x50y46 INMUX plane 6,5
43  // 61 x50y46 INMUX plane 8,7
81  // 62 x50y46 INMUX plane 10,9
C0  // 63 x50y46 INMUX plane 12,11
56  // 64 x49y45 SB_BIG plane 1
36  // 65 x49y45 SB_BIG plane 1
00  // 66 x49y45 SB_DRIVE plane 2,1
98  // 67 x49y45 SB_BIG plane 2
16  // 68 x49y45 SB_BIG plane 2
48  // 69 x49y45 SB_BIG plane 3
12  // 70 x49y45 SB_BIG plane 3
00  // 71 x49y45 SB_DRIVE plane 4,3
52  // 72 x49y45 SB_BIG plane 4
26  // 73 x49y45 SB_BIG plane 4
48  // 74 x49y45 SB_BIG plane 5
22  // 75 x49y45 SB_BIG plane 5
00  // 76 x49y45 SB_DRIVE plane 6,5
48  // 77 x49y45 SB_BIG plane 6
12  // 78 x49y45 SB_BIG plane 6
64  // 79 x49y45 SB_BIG plane 7
24  // 80 x49y45 SB_BIG plane 7
00  // 81 x49y45 SB_DRIVE plane 8,7
48  // 82 x49y45 SB_BIG plane 8
32  // 83 x49y45 SB_BIG plane 8
48  // 84 x49y45 SB_BIG plane 9
12  // 85 x49y45 SB_BIG plane 9
00  // 86 x49y45 SB_DRIVE plane 10,9
48  // 87 x49y45 SB_BIG plane 10
12  // 88 x49y45 SB_BIG plane 10
48  // 89 x49y45 SB_BIG plane 11
12  // 90 x49y45 SB_BIG plane 11
00  // 91 x49y45 SB_DRIVE plane 12,11
50  // 92 x49y45 SB_BIG plane 12
24  // 93 x49y45 SB_BIG plane 12
A8  // 94 x50y46 SB_SML plane 1
22  // 95 x50y46 SB_SML plane 2,1
28  // 96 x50y46 SB_SML plane 2
28  // 97 x50y46 SB_SML plane 3
82  // 98 x50y46 SB_SML plane 4,3
2A  // 99 x50y46 SB_SML plane 4
A8  // 100 x50y46 SB_SML plane 5
80  // 101 x50y46 SB_SML plane 6,5
22  // 102 x50y46 SB_SML plane 6
58  // 103 x50y46 SB_SML plane 7
83  // 104 x50y46 SB_SML plane 8,7
2A  // 105 x50y46 SB_SML plane 8
D4  // 106 x50y46 SB_SML plane 9
14  // 107 x50y46 SB_SML plane 10,9
2A  // 108 x50y46 SB_SML plane 10
A8  // 109 x50y46 SB_SML plane 11
B2  // 110 x50y46 SB_SML plane 12,11
39  // 111 x50y46 SB_SML plane 12
A6 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x51y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F167     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
17 // y_sel: 45
01 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F16F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x51y45 CPE[0]  _a310  C_////Bridge
FF  //  1 x51y45 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x51y45 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x51y45 CPE[3]
00  //  4 x51y45 CPE[4]
00  //  5 x51y45 CPE[5]
00  //  6 x51y45 CPE[6]
A1  //  7 x51y45 CPE[7]
00  //  8 x51y45 CPE[8]
00  //  9 x51y45 CPE[9]
AF  // 10 x51y46 CPE[0]  net1 = net2: _a176  C_AND/D//AND/D
AF  // 11 x51y46 CPE[1]  80'h00_D600_80_0000_0C88_AFAF modified with path inversions
88  // 12 x51y46 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 13 x51y46 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 14 x51y46 CPE[4]
00  // 15 x51y46 CPE[5]
80  // 16 x51y46 CPE[6]
00  // 17 x51y46 CPE[7]
D6  // 18 x51y46 CPE[8]
00  // 19 x51y46 CPE[9]
03  // 20 x52y45 CPE[0]  net1 = net2: _a110  C_ADDF2///ADDF2/
C0  // 21 x52y45 CPE[1]  80'h00_0078_00_0020_0C66_C003 modified with path inversions
66  // 22 x52y45 CPE[2]  80'h00_0078_00_0020_0C66_C00C from netlist
0C  // 23 x52y45 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 24 x52y45 CPE[4]
00  // 25 x52y45 CPE[5]
00  // 26 x52y45 CPE[6]
78  // 27 x52y45 CPE[7]
00  // 28 x52y45 CPE[8]
00  // 29 x52y45 CPE[9]
03  // 30 x52y46 CPE[0]  _a112  C_ADDF////    _a329  C_////Bridge
00  // 31 x52y46 CPE[1]  80'h00_00BE_00_0010_0666_0003 modified with path inversions
66  // 32 x52y46 CPE[2]  80'h00_00BE_00_0010_0666_000C from netlist
06  // 33 x52y46 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 34 x52y46 CPE[4]
00  // 35 x52y46 CPE[5]
00  // 36 x52y46 CPE[6]
BE  // 37 x52y46 CPE[7]
00  // 38 x52y46 CPE[8]
00  // 39 x52y46 CPE[9]
30  // 40 x51y45 INMUX plane 2,1
00  // 41 x51y45 INMUX plane 4,3
10  // 42 x51y45 INMUX plane 6,5
00  // 43 x51y45 INMUX plane 8,7
00  // 44 x51y45 INMUX plane 10,9
08  // 45 x51y45 INMUX plane 12,11
12  // 46 x51y46 INMUX plane 2,1
02  // 47 x51y46 INMUX plane 4,3
00  // 48 x51y46 INMUX plane 6,5
05  // 49 x51y46 INMUX plane 8,7
28  // 50 x51y46 INMUX plane 10,9
05  // 51 x51y46 INMUX plane 12,11
38  // 52 x52y45 INMUX plane 2,1
01  // 53 x52y45 INMUX plane 4,3
18  // 54 x52y45 INMUX plane 6,5
61  // 55 x52y45 INMUX plane 8,7
20  // 56 x52y45 INMUX plane 10,9
00  // 57 x52y45 INMUX plane 12,11
08  // 58 x52y46 INMUX plane 2,1
00  // 59 x52y46 INMUX plane 4,3
18  // 60 x52y46 INMUX plane 6,5
07  // 61 x52y46 INMUX plane 8,7
09  // 62 x52y46 INMUX plane 10,9
0A  // 63 x52y46 INMUX plane 12,11
D1  // 64 x52y46 SB_BIG plane 1
32  // 65 x52y46 SB_BIG plane 1
00  // 66 x52y46 SB_DRIVE plane 2,1
56  // 67 x52y46 SB_BIG plane 2
24  // 68 x52y46 SB_BIG plane 2
93  // 69 x52y46 SB_BIG plane 3
32  // 70 x52y46 SB_BIG plane 3
00  // 71 x52y46 SB_DRIVE plane 4,3
08  // 72 x52y46 SB_BIG plane 4
12  // 73 x52y46 SB_BIG plane 4
48  // 74 x52y46 SB_BIG plane 5
12  // 75 x52y46 SB_BIG plane 5
00  // 76 x52y46 SB_DRIVE plane 6,5
56  // 77 x52y46 SB_BIG plane 6
34  // 78 x52y46 SB_BIG plane 6
48  // 79 x52y46 SB_BIG plane 7
02  // 80 x52y46 SB_BIG plane 7
00  // 81 x52y46 SB_DRIVE plane 8,7
41  // 82 x52y46 SB_BIG plane 8
12  // 83 x52y46 SB_BIG plane 8
48  // 84 x52y46 SB_BIG plane 9
12  // 85 x52y46 SB_BIG plane 9
00  // 86 x52y46 SB_DRIVE plane 10,9
50  // 87 x52y46 SB_BIG plane 10
24  // 88 x52y46 SB_BIG plane 10
48  // 89 x52y46 SB_BIG plane 11
12  // 90 x52y46 SB_BIG plane 11
00  // 91 x52y46 SB_DRIVE plane 12,11
48  // 92 x52y46 SB_BIG plane 12
12  // 93 x52y46 SB_BIG plane 12
28  // 94 x51y45 SB_SML plane 1
06  // 95 x51y45 SB_SML plane 2,1
74  // 96 x51y45 SB_SML plane 2
4B  // 97 x51y45 SB_SML plane 3
87  // 98 x51y45 SB_SML plane 4,3
32  // 99 x51y45 SB_SML plane 4
A8  // 100 x51y45 SB_SML plane 5
02  // 101 x51y45 SB_SML plane 6,5
5C  // 102 x51y45 SB_SML plane 6
A1  // 103 x51y45 SB_SML plane 7
86  // 104 x51y45 SB_SML plane 8,7
2A  // 105 x51y45 SB_SML plane 8
A8  // 106 x51y45 SB_SML plane 9
82  // 107 x51y45 SB_SML plane 10,9
28  // 108 x51y45 SB_SML plane 10
A8  // 109 x51y45 SB_SML plane 11
82  // 110 x51y45 SB_SML plane 12,11
2A  // 111 x51y45 SB_SML plane 12
4A // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x53y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F1E5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
17 // y_sel: 45
D9 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F1ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x53y45 CPE[0]
00  //  1 x53y45 CPE[1]
00  //  2 x53y45 CPE[2]
00  //  3 x53y45 CPE[3]
00  //  4 x53y45 CPE[4]
00  //  5 x53y45 CPE[5]
00  //  6 x53y45 CPE[6]
00  //  7 x53y45 CPE[7]
00  //  8 x53y45 CPE[8]
00  //  9 x53y45 CPE[9]
00  // 10 x53y46 CPE[0]
00  // 11 x53y46 CPE[1]
00  // 12 x53y46 CPE[2]
00  // 13 x53y46 CPE[3]
00  // 14 x53y46 CPE[4]
00  // 15 x53y46 CPE[5]
00  // 16 x53y46 CPE[6]
00  // 17 x53y46 CPE[7]
00  // 18 x53y46 CPE[8]
00  // 19 x53y46 CPE[9]
00  // 20 x54y45 CPE[0]
00  // 21 x54y45 CPE[1]
00  // 22 x54y45 CPE[2]
00  // 23 x54y45 CPE[3]
00  // 24 x54y45 CPE[4]
00  // 25 x54y45 CPE[5]
00  // 26 x54y45 CPE[6]
00  // 27 x54y45 CPE[7]
00  // 28 x54y45 CPE[8]
00  // 29 x54y45 CPE[9]
C7  // 30 x54y46 CPE[0]  _a16  C_ORAND/D///    _a331  C_////Bridge
5F  // 31 x54y46 CPE[1]  80'h00_EEA2_00_0000_0788_5FC7 modified with path inversions
88  // 32 x54y46 CPE[2]  80'h00_EEA2_00_0000_0788_5F3D from netlist
07  // 33 x54y46 CPE[3]      00_0000_00_0000_0000_00FA difference
00  // 34 x54y46 CPE[4]
00  // 35 x54y46 CPE[5]
00  // 36 x54y46 CPE[6]
A2  // 37 x54y46 CPE[7]
EE  // 38 x54y46 CPE[8]
00  // 39 x54y46 CPE[9]
10  // 40 x53y45 INMUX plane 2,1
00  // 41 x53y45 INMUX plane 4,3
08  // 42 x53y45 INMUX plane 6,5
01  // 43 x53y45 INMUX plane 8,7
00  // 44 x53y45 INMUX plane 10,9
00  // 45 x53y45 INMUX plane 12,11
08  // 46 x53y46 INMUX plane 2,1
00  // 47 x53y46 INMUX plane 4,3
20  // 48 x53y46 INMUX plane 6,5
08  // 49 x53y46 INMUX plane 8,7
08  // 50 x53y46 INMUX plane 10,9
00  // 51 x53y46 INMUX plane 12,11
00  // 52 x54y45 INMUX plane 2,1
08  // 53 x54y45 INMUX plane 4,3
00  // 54 x54y45 INMUX plane 6,5
29  // 55 x54y45 INMUX plane 8,7
00  // 56 x54y45 INMUX plane 10,9
00  // 57 x54y45 INMUX plane 12,11
06  // 58 x54y46 INMUX plane 2,1
2C  // 59 x54y46 INMUX plane 4,3
03  // 60 x54y46 INMUX plane 6,5
0B  // 61 x54y46 INMUX plane 8,7
09  // 62 x54y46 INMUX plane 10,9
C5  // 63 x54y46 INMUX plane 12,11
00  // 64 x53y45 SB_BIG plane 1
00  // 65 x53y45 SB_BIG plane 1
00  // 66 x53y45 SB_DRIVE plane 2,1
00  // 67 x53y45 SB_BIG plane 2
00  // 68 x53y45 SB_BIG plane 2
00  // 69 x53y45 SB_BIG plane 3
00  // 70 x53y45 SB_BIG plane 3
00  // 71 x53y45 SB_DRIVE plane 4,3
41  // 72 x53y45 SB_BIG plane 4
10  // 73 x53y45 SB_BIG plane 4
00  // 74 x53y45 SB_BIG plane 5
00  // 75 x53y45 SB_BIG plane 5
80  // 76 x53y45 SB_DRIVE plane 6,5
C1  // 77 x53y45 SB_BIG plane 6
02  // 78 x53y45 SB_BIG plane 6
11  // 79 x53y45 SB_BIG plane 7
00  // 80 x53y45 SB_BIG plane 7
00  // 81 x53y45 SB_DRIVE plane 8,7
08  // 82 x53y45 SB_BIG plane 8
12  // 83 x53y45 SB_BIG plane 8
00  // 84 x53y45 SB_BIG plane 9
00  // 85 x53y45 SB_BIG plane 9
00  // 86 x53y45 SB_DRIVE plane 10,9
00  // 87 x53y45 SB_BIG plane 10
00  // 88 x53y45 SB_BIG plane 10
00  // 89 x53y45 SB_BIG plane 11
00  // 90 x53y45 SB_BIG plane 11
00  // 91 x53y45 SB_DRIVE plane 12,11
00  // 92 x53y45 SB_BIG plane 12
00  // 93 x53y45 SB_BIG plane 12
00  // 94 x54y46 SB_SML plane 1
00  // 95 x54y46 SB_SML plane 2,1
00  // 96 x54y46 SB_SML plane 2
00  // 97 x54y46 SB_SML plane 3
80  // 98 x54y46 SB_SML plane 4,3
2A  // 99 x54y46 SB_SML plane 4
00  // 100 x54y46 SB_SML plane 5
00  // 101 x54y46 SB_SML plane 6,5
00  // 102 x54y46 SB_SML plane 6
00  // 103 x54y46 SB_SML plane 7
10  // 104 x54y46 SB_SML plane 8,7
2B  // 105 x54y46 SB_SML plane 8
00  // 106 x54y46 SB_SML plane 9
00  // 107 x54y46 SB_SML plane 10,9
00  // 108 x54y46 SB_SML plane 10
83  // 109 x54y46 SB_SML plane 11
16  // 110 x54y46 SB_SML plane 12,11
10  // 111 x54y46 SB_SML plane 12
C9 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x55y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F263     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
17 // y_sel: 45
D1 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F26B
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x55y45 CPE[0]
00  //  1 x55y45 CPE[1]
00  //  2 x55y45 CPE[2]
00  //  3 x55y45 CPE[3]
00  //  4 x55y45 CPE[4]
00  //  5 x55y45 CPE[5]
00  //  6 x55y45 CPE[6]
00  //  7 x55y45 CPE[7]
00  //  8 x55y45 CPE[8]
00  //  9 x55y45 CPE[9]
00  // 10 x55y46 CPE[0]
00  // 11 x55y46 CPE[1]
00  // 12 x55y46 CPE[2]
00  // 13 x55y46 CPE[3]
00  // 14 x55y46 CPE[4]
00  // 15 x55y46 CPE[5]
00  // 16 x55y46 CPE[6]
00  // 17 x55y46 CPE[7]
00  // 18 x55y46 CPE[8]
00  // 19 x55y46 CPE[9]
00  // 20 x56y45 CPE[0]
00  // 21 x56y45 CPE[1]
00  // 22 x56y45 CPE[2]
00  // 23 x56y45 CPE[3]
00  // 24 x56y45 CPE[4]
00  // 25 x56y45 CPE[5]
00  // 26 x56y45 CPE[6]
00  // 27 x56y45 CPE[7]
00  // 28 x56y45 CPE[8]
00  // 29 x56y45 CPE[9]
C1  // 30 x56y46 CPE[0]  _a18  C_AND////    
14  // 31 x56y46 CPE[1]  80'h00_0018_00_0000_0888_14C1 modified with path inversions
88  // 32 x56y46 CPE[2]  80'h00_0018_00_0000_0888_1431 from netlist
08  // 33 x56y46 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x56y46 CPE[4]
00  // 35 x56y46 CPE[5]
00  // 36 x56y46 CPE[6]
18  // 37 x56y46 CPE[7]
00  // 38 x56y46 CPE[8]
00  // 39 x56y46 CPE[9]
00  // 40 x55y45 INMUX plane 2,1
00  // 41 x55y45 INMUX plane 4,3
00  // 42 x55y45 INMUX plane 6,5
00  // 43 x55y45 INMUX plane 8,7
20  // 44 x55y45 INMUX plane 10,9
00  // 45 x55y45 INMUX plane 12,11
00  // 46 x55y46 INMUX plane 2,1
00  // 47 x55y46 INMUX plane 4,3
00  // 48 x55y46 INMUX plane 6,5
00  // 49 x55y46 INMUX plane 8,7
00  // 50 x55y46 INMUX plane 10,9
08  // 51 x55y46 INMUX plane 12,11
00  // 52 x56y45 INMUX plane 2,1
00  // 53 x56y45 INMUX plane 4,3
00  // 54 x56y45 INMUX plane 6,5
00  // 55 x56y45 INMUX plane 8,7
00  // 56 x56y45 INMUX plane 10,9
00  // 57 x56y45 INMUX plane 12,11
2D  // 58 x56y46 INMUX plane 2,1
20  // 59 x56y46 INMUX plane 4,3
3D  // 60 x56y46 INMUX plane 6,5
3D  // 61 x56y46 INMUX plane 8,7
20  // 62 x56y46 INMUX plane 10,9
E8  // 63 x56y46 INMUX plane 12,11
00  // 64 x56y46 SB_BIG plane 1
00  // 65 x56y46 SB_BIG plane 1
00  // 66 x56y46 SB_DRIVE plane 2,1
00  // 67 x56y46 SB_BIG plane 2
00  // 68 x56y46 SB_BIG plane 2
00  // 69 x56y46 SB_BIG plane 3
00  // 70 x56y46 SB_BIG plane 3
00  // 71 x56y46 SB_DRIVE plane 4,3
48  // 72 x56y46 SB_BIG plane 4
12  // 73 x56y46 SB_BIG plane 4
00  // 74 x56y46 SB_BIG plane 5
00  // 75 x56y46 SB_BIG plane 5
00  // 76 x56y46 SB_DRIVE plane 6,5
00  // 77 x56y46 SB_BIG plane 6
00  // 78 x56y46 SB_BIG plane 6
00  // 79 x56y46 SB_BIG plane 7
00  // 80 x56y46 SB_BIG plane 7
00  // 81 x56y46 SB_DRIVE plane 8,7
48  // 82 x56y46 SB_BIG plane 8
12  // 83 x56y46 SB_BIG plane 8
00  // 84 x56y46 SB_BIG plane 9
00  // 85 x56y46 SB_BIG plane 9
00  // 86 x56y46 SB_DRIVE plane 10,9
00  // 87 x56y46 SB_BIG plane 10
00  // 88 x56y46 SB_BIG plane 10
00  // 89 x56y46 SB_BIG plane 11
00  // 90 x56y46 SB_BIG plane 11
00  // 91 x56y46 SB_DRIVE plane 12,11
50  // 92 x56y46 SB_BIG plane 12
00  // 93 x56y46 SB_BIG plane 12
00  // 94 x55y45 SB_SML plane 1
00  // 95 x55y45 SB_SML plane 2,1
00  // 96 x55y45 SB_SML plane 2
00  // 97 x55y45 SB_SML plane 3
80  // 98 x55y45 SB_SML plane 4,3
28  // 99 x55y45 SB_SML plane 4
00  // 100 x55y45 SB_SML plane 5
00  // 101 x55y45 SB_SML plane 6,5
00  // 102 x55y45 SB_SML plane 6
00  // 103 x55y45 SB_SML plane 7
80  // 104 x55y45 SB_SML plane 8,7
2A  // 105 x55y45 SB_SML plane 8
BA // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x41y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F2DB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
18 // y_sel: 47
3E // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F2E3
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x41y47 CPE[0]
00  //  1 x41y47 CPE[1]
00  //  2 x41y47 CPE[2]
00  //  3 x41y47 CPE[3]
00  //  4 x41y47 CPE[4]
00  //  5 x41y47 CPE[5]
00  //  6 x41y47 CPE[6]
00  //  7 x41y47 CPE[7]
00  //  8 x41y47 CPE[8]
00  //  9 x41y47 CPE[9]
00  // 10 x41y48 CPE[0]
00  // 11 x41y48 CPE[1]
00  // 12 x41y48 CPE[2]
00  // 13 x41y48 CPE[3]
00  // 14 x41y48 CPE[4]
00  // 15 x41y48 CPE[5]
00  // 16 x41y48 CPE[6]
00  // 17 x41y48 CPE[7]
00  // 18 x41y48 CPE[8]
00  // 19 x41y48 CPE[9]
00  // 20 x42y47 CPE[0]
00  // 21 x42y47 CPE[1]
00  // 22 x42y47 CPE[2]
00  // 23 x42y47 CPE[3]
00  // 24 x42y47 CPE[4]
00  // 25 x42y47 CPE[5]
00  // 26 x42y47 CPE[6]
00  // 27 x42y47 CPE[7]
00  // 28 x42y47 CPE[8]
00  // 29 x42y47 CPE[9]
CA  // 30 x42y48 CPE[0]  _a281  C_///AND/
FF  // 31 x42y48 CPE[1]  80'h00_0060_00_0000_0C08_FFCA modified with path inversions
08  // 32 x42y48 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 33 x42y48 CPE[3]
00  // 34 x42y48 CPE[4]
00  // 35 x42y48 CPE[5]
00  // 36 x42y48 CPE[6]
60  // 37 x42y48 CPE[7]
00  // 38 x42y48 CPE[8]
00  // 39 x42y48 CPE[9]
00  // 40 x41y47 INMUX plane 2,1
00  // 41 x41y47 INMUX plane 4,3
00  // 42 x41y47 INMUX plane 6,5
00  // 43 x41y47 INMUX plane 8,7
00  // 44 x41y47 INMUX plane 10,9
01  // 45 x41y47 INMUX plane 12,11
00  // 46 x41y48 INMUX plane 2,1
00  // 47 x41y48 INMUX plane 4,3
00  // 48 x41y48 INMUX plane 6,5
00  // 49 x41y48 INMUX plane 8,7
00  // 50 x41y48 INMUX plane 10,9
00  // 51 x41y48 INMUX plane 12,11
00  // 52 x42y47 INMUX plane 2,1
00  // 53 x42y47 INMUX plane 4,3
00  // 54 x42y47 INMUX plane 6,5
00  // 55 x42y47 INMUX plane 8,7
18  // 56 x42y47 INMUX plane 10,9
01  // 57 x42y47 INMUX plane 12,11
05  // 58 x42y48 INMUX plane 2,1
28  // 59 x42y48 INMUX plane 4,3
00  // 60 x42y48 INMUX plane 6,5
00  // 61 x42y48 INMUX plane 8,7
00  // 62 x42y48 INMUX plane 10,9
00  // 63 x42y48 INMUX plane 12,11
00  // 64 x42y48 SB_BIG plane 1
00  // 65 x42y48 SB_BIG plane 1
00  // 66 x42y48 SB_DRIVE plane 2,1
00  // 67 x42y48 SB_BIG plane 2
00  // 68 x42y48 SB_BIG plane 2
00  // 69 x42y48 SB_BIG plane 3
00  // 70 x42y48 SB_BIG plane 3
00  // 71 x42y48 SB_DRIVE plane 4,3
41  // 72 x42y48 SB_BIG plane 4
12  // 73 x42y48 SB_BIG plane 4
00  // 74 x42y48 SB_BIG plane 5
00  // 75 x42y48 SB_BIG plane 5
00  // 76 x42y48 SB_DRIVE plane 6,5
00  // 77 x42y48 SB_BIG plane 6
00  // 78 x42y48 SB_BIG plane 6
00  // 79 x42y48 SB_BIG plane 7
00  // 80 x42y48 SB_BIG plane 7
00  // 81 x42y48 SB_DRIVE plane 8,7
48  // 82 x42y48 SB_BIG plane 8
12  // 83 x42y48 SB_BIG plane 8
00  // 84 x42y48 SB_BIG plane 9
00  // 85 x42y48 SB_BIG plane 9
00  // 86 x42y48 SB_DRIVE plane 10,9
00  // 87 x42y48 SB_BIG plane 10
30  // 88 x42y48 SB_BIG plane 10
00  // 89 x42y48 SB_BIG plane 11
00  // 90 x42y48 SB_BIG plane 11
00  // 91 x42y48 SB_DRIVE plane 12,11
00  // 92 x42y48 SB_BIG plane 12
00  // 93 x42y48 SB_BIG plane 12
00  // 94 x41y47 SB_SML plane 1
00  // 95 x41y47 SB_SML plane 2,1
00  // 96 x41y47 SB_SML plane 2
00  // 97 x41y47 SB_SML plane 3
80  // 98 x41y47 SB_SML plane 4,3
2A  // 99 x41y47 SB_SML plane 4
00  // 100 x41y47 SB_SML plane 5
00  // 101 x41y47 SB_SML plane 6,5
00  // 102 x41y47 SB_SML plane 6
00  // 103 x41y47 SB_SML plane 7
80  // 104 x41y47 SB_SML plane 8,7
2A  // 105 x41y47 SB_SML plane 8
00  // 106 x41y47 SB_SML plane 9
00  // 107 x41y47 SB_SML plane 10,9
00  // 108 x41y47 SB_SML plane 10
11  // 109 x41y47 SB_SML plane 11
35 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x43y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F357     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
18 // y_sel: 47
56 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F35F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y47 CPE[0]
00  //  1 x43y47 CPE[1]
00  //  2 x43y47 CPE[2]
00  //  3 x43y47 CPE[3]
00  //  4 x43y47 CPE[4]
00  //  5 x43y47 CPE[5]
00  //  6 x43y47 CPE[6]
00  //  7 x43y47 CPE[7]
00  //  8 x43y47 CPE[8]
00  //  9 x43y47 CPE[9]
FF  // 10 x43y48 CPE[0]  _a283  C_AND////    
33  // 11 x43y48 CPE[1]  80'h00_0018_00_0000_0C88_33FF modified with path inversions
88  // 12 x43y48 CPE[2]  80'h00_0018_00_0000_0C88_CCFF from netlist
0C  // 13 x43y48 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x43y48 CPE[4]
00  // 15 x43y48 CPE[5]
00  // 16 x43y48 CPE[6]
18  // 17 x43y48 CPE[7]
00  // 18 x43y48 CPE[8]
00  // 19 x43y48 CPE[9]
FF  // 20 x44y47 CPE[0]  _a67  C_ORAND/D///    
B3  // 21 x44y47 CPE[1]  80'h00_DD00_00_0000_0388_B3FF modified with path inversions
88  // 22 x44y47 CPE[2]  80'h00_EE00_00_0000_0388_D3FF from netlist
03  // 23 x44y47 CPE[3]      00_3300_00_0000_0000_6000 difference
00  // 24 x44y47 CPE[4]
00  // 25 x44y47 CPE[5]
00  // 26 x44y47 CPE[6]
00  // 27 x44y47 CPE[7]
DD  // 28 x44y47 CPE[8]
00  // 29 x44y47 CPE[9]
A3  // 30 x44y48 CPE[0]  _a106  C_ORAND////    
F7  // 31 x44y48 CPE[1]  80'h00_0018_00_0000_0888_F7A3 modified with path inversions
88  // 32 x44y48 CPE[2]  80'h00_0018_00_0000_0888_FBA3 from netlist
08  // 33 x44y48 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 34 x44y48 CPE[4]
00  // 35 x44y48 CPE[5]
00  // 36 x44y48 CPE[6]
18  // 37 x44y48 CPE[7]
00  // 38 x44y48 CPE[8]
00  // 39 x44y48 CPE[9]
00  // 40 x43y47 INMUX plane 2,1
04  // 41 x43y47 INMUX plane 4,3
00  // 42 x43y47 INMUX plane 6,5
00  // 43 x43y47 INMUX plane 8,7
00  // 44 x43y47 INMUX plane 10,9
00  // 45 x43y47 INMUX plane 12,11
00  // 46 x43y48 INMUX plane 2,1
08  // 47 x43y48 INMUX plane 4,3
28  // 48 x43y48 INMUX plane 6,5
28  // 49 x43y48 INMUX plane 8,7
20  // 50 x43y48 INMUX plane 10,9
01  // 51 x43y48 INMUX plane 12,11
08  // 52 x44y47 INMUX plane 2,1
03  // 53 x44y47 INMUX plane 4,3
3B  // 54 x44y47 INMUX plane 6,5
26  // 55 x44y47 INMUX plane 8,7
AB  // 56 x44y47 INMUX plane 10,9
00  // 57 x44y47 INMUX plane 12,11
28  // 58 x44y48 INMUX plane 2,1
0C  // 59 x44y48 INMUX plane 4,3
12  // 60 x44y48 INMUX plane 6,5
C0  // 61 x44y48 INMUX plane 8,7
00  // 62 x44y48 INMUX plane 10,9
04  // 63 x44y48 INMUX plane 12,11
00  // 64 x43y47 SB_BIG plane 1
00  // 65 x43y47 SB_BIG plane 1
00  // 66 x43y47 SB_DRIVE plane 2,1
41  // 67 x43y47 SB_BIG plane 2
12  // 68 x43y47 SB_BIG plane 2
48  // 69 x43y47 SB_BIG plane 3
12  // 70 x43y47 SB_BIG plane 3
00  // 71 x43y47 SB_DRIVE plane 4,3
48  // 72 x43y47 SB_BIG plane 4
12  // 73 x43y47 SB_BIG plane 4
00  // 74 x43y47 SB_BIG plane 5
00  // 75 x43y47 SB_BIG plane 5
00  // 76 x43y47 SB_DRIVE plane 6,5
48  // 77 x43y47 SB_BIG plane 6
12  // 78 x43y47 SB_BIG plane 6
48  // 79 x43y47 SB_BIG plane 7
12  // 80 x43y47 SB_BIG plane 7
00  // 81 x43y47 SB_DRIVE plane 8,7
48  // 82 x43y47 SB_BIG plane 8
12  // 83 x43y47 SB_BIG plane 8
00  // 84 x43y47 SB_BIG plane 9
00  // 85 x43y47 SB_BIG plane 9
00  // 86 x43y47 SB_DRIVE plane 10,9
00  // 87 x43y47 SB_BIG plane 10
00  // 88 x43y47 SB_BIG plane 10
68  // 89 x43y47 SB_BIG plane 11
00  // 90 x43y47 SB_BIG plane 11
00  // 91 x43y47 SB_DRIVE plane 12,11
00  // 92 x43y47 SB_BIG plane 12
00  // 93 x43y47 SB_BIG plane 12
00  // 94 x44y48 SB_SML plane 1
80  // 95 x44y48 SB_SML plane 2,1
2A  // 96 x44y48 SB_SML plane 2
A1  // 97 x44y48 SB_SML plane 3
80  // 98 x44y48 SB_SML plane 4,3
2A  // 99 x44y48 SB_SML plane 4
00  // 100 x44y48 SB_SML plane 5
86  // 101 x44y48 SB_SML plane 6,5
2A  // 102 x44y48 SB_SML plane 6
A8  // 103 x44y48 SB_SML plane 7
82  // 104 x44y48 SB_SML plane 8,7
2A  // 105 x44y48 SB_SML plane 8
00  // 106 x44y48 SB_SML plane 9
16  // 107 x44y48 SB_SML plane 10,9
00  // 108 x44y48 SB_SML plane 10
0E  // 109 x44y48 SB_SML plane 11
9D // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x45y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F3D3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
18 // y_sel: 47
8E // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F3DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x45y47 CPE[0]  _a330  C_////Bridge
FF  //  1 x45y47 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x45y47 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x45y47 CPE[3]
00  //  4 x45y47 CPE[4]
00  //  5 x45y47 CPE[5]
00  //  6 x45y47 CPE[6]
A6  //  7 x45y47 CPE[7]
00  //  8 x45y47 CPE[8]
00  //  9 x45y47 CPE[9]
DB  // 10 x45y48 CPE[0]  _a105  C_OR////    
E5  // 11 x45y48 CPE[1]  80'h00_0018_00_0000_0EEE_E5DB modified with path inversions
EE  // 12 x45y48 CPE[2]  80'h00_0018_00_0000_0EEE_EAEE from netlist
0E  // 13 x45y48 CPE[3]      00_0000_00_0000_0000_0F35 difference
00  // 14 x45y48 CPE[4]
00  // 15 x45y48 CPE[5]
00  // 16 x45y48 CPE[6]
18  // 17 x45y48 CPE[7]
00  // 18 x45y48 CPE[8]
00  // 19 x45y48 CPE[9]
FF  // 20 x46y47 CPE[0]  _a319  C_////Bridge
FF  // 21 x46y47 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y47 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x46y47 CPE[3]
00  // 24 x46y47 CPE[4]
00  // 25 x46y47 CPE[5]
00  // 26 x46y47 CPE[6]
A0  // 27 x46y47 CPE[7]
00  // 28 x46y47 CPE[8]
00  // 29 x46y47 CPE[9]
AF  // 30 x46y48 CPE[0]  net1 = net2: _a220  C_AND/D//AND/D
F3  // 31 x46y48 CPE[1]  80'h00_E600_80_0000_0C88_F3AF modified with path inversions
88  // 32 x46y48 CPE[2]  80'h00_EA00_80_0000_0C88_FCAF from netlist
0C  // 33 x46y48 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  // 34 x46y48 CPE[4]
00  // 35 x46y48 CPE[5]
80  // 36 x46y48 CPE[6]
00  // 37 x46y48 CPE[7]
E6  // 38 x46y48 CPE[8]
00  // 39 x46y48 CPE[9]
08  // 40 x45y47 INMUX plane 2,1
00  // 41 x45y47 INMUX plane 4,3
03  // 42 x45y47 INMUX plane 6,5
05  // 43 x45y47 INMUX plane 8,7
00  // 44 x45y47 INMUX plane 10,9
00  // 45 x45y47 INMUX plane 12,11
37  // 46 x45y48 INMUX plane 2,1
0B  // 47 x45y48 INMUX plane 4,3
2C  // 48 x45y48 INMUX plane 6,5
0A  // 49 x45y48 INMUX plane 8,7
2A  // 50 x45y48 INMUX plane 10,9
00  // 51 x45y48 INMUX plane 12,11
0F  // 52 x46y47 INMUX plane 2,1
01  // 53 x46y47 INMUX plane 4,3
45  // 54 x46y47 INMUX plane 6,5
00  // 55 x46y47 INMUX plane 8,7
42  // 56 x46y47 INMUX plane 10,9
C0  // 57 x46y47 INMUX plane 12,11
10  // 58 x46y48 INMUX plane 2,1
00  // 59 x46y48 INMUX plane 4,3
68  // 60 x46y48 INMUX plane 6,5
1D  // 61 x46y48 INMUX plane 8,7
69  // 62 x46y48 INMUX plane 10,9
C4  // 63 x46y48 INMUX plane 12,11
52  // 64 x46y48 SB_BIG plane 1
38  // 65 x46y48 SB_BIG plane 1
00  // 66 x46y48 SB_DRIVE plane 2,1
48  // 67 x46y48 SB_BIG plane 2
12  // 68 x46y48 SB_BIG plane 2
56  // 69 x46y48 SB_BIG plane 3
24  // 70 x46y48 SB_BIG plane 3
40  // 71 x46y48 SB_DRIVE plane 4,3
8A  // 72 x46y48 SB_BIG plane 4
24  // 73 x46y48 SB_BIG plane 4
14  // 74 x46y48 SB_BIG plane 5
22  // 75 x46y48 SB_BIG plane 5
00  // 76 x46y48 SB_DRIVE plane 6,5
48  // 77 x46y48 SB_BIG plane 6
10  // 78 x46y48 SB_BIG plane 6
88  // 79 x46y48 SB_BIG plane 7
1E  // 80 x46y48 SB_BIG plane 7
00  // 81 x46y48 SB_DRIVE plane 8,7
02  // 82 x46y48 SB_BIG plane 8
12  // 83 x46y48 SB_BIG plane 8
C8  // 84 x46y48 SB_BIG plane 9
14  // 85 x46y48 SB_BIG plane 9
00  // 86 x46y48 SB_DRIVE plane 10,9
51  // 87 x46y48 SB_BIG plane 10
12  // 88 x46y48 SB_BIG plane 10
48  // 89 x46y48 SB_BIG plane 11
12  // 90 x46y48 SB_BIG plane 11
00  // 91 x46y48 SB_DRIVE plane 12,11
41  // 92 x46y48 SB_BIG plane 12
12  // 93 x46y48 SB_BIG plane 12
A8  // 94 x45y47 SB_SML plane 1
12  // 95 x45y47 SB_SML plane 2,1
2B  // 96 x45y47 SB_SML plane 2
40  // 97 x45y47 SB_SML plane 3
87  // 98 x45y47 SB_SML plane 4,3
28  // 99 x45y47 SB_SML plane 4
A8  // 100 x45y47 SB_SML plane 5
82  // 101 x45y47 SB_SML plane 6,5
2A  // 102 x45y47 SB_SML plane 6
A8  // 103 x45y47 SB_SML plane 7
82  // 104 x45y47 SB_SML plane 8,7
28  // 105 x45y47 SB_SML plane 8
A8  // 106 x45y47 SB_SML plane 9
82  // 107 x45y47 SB_SML plane 10,9
2A  // 108 x45y47 SB_SML plane 10
B1  // 109 x45y47 SB_SML plane 11
82  // 110 x45y47 SB_SML plane 12,11
28  // 111 x45y47 SB_SML plane 12
B8 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x47y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F451     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
18 // y_sel: 47
46 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F459
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x47y47 CPE[0]  net1 = net2: _a145  C_ADDF2///ADDF2/
35  //  1 x47y47 CPE[1]  80'h00_0078_00_0020_0C66_35F3 modified with path inversions
66  //  2 x47y47 CPE[2]  80'h00_0078_00_0020_0C66_CAFC from netlist
0C  //  3 x47y47 CPE[3]      00_0000_00_0000_0000_FF0F difference
20  //  4 x47y47 CPE[4]
00  //  5 x47y47 CPE[5]
00  //  6 x47y47 CPE[6]
78  //  7 x47y47 CPE[7]
00  //  8 x47y47 CPE[8]
00  //  9 x47y47 CPE[9]
FA  // 10 x47y48 CPE[0]  _a147  C_ADDF////    
00  // 11 x47y48 CPE[1]  80'h00_0018_00_0010_0666_00FA modified with path inversions
66  // 12 x47y48 CPE[2]  80'h00_0018_00_0010_0666_00FA from netlist
06  // 13 x47y48 CPE[3]
10  // 14 x47y48 CPE[4]
00  // 15 x47y48 CPE[5]
00  // 16 x47y48 CPE[6]
18  // 17 x47y48 CPE[7]
00  // 18 x47y48 CPE[8]
00  // 19 x47y48 CPE[9]
A0  // 20 x48y47 CPE[0]  net1 = net2: _a134  C_ADDF2/D//ADDF2/D
A0  // 21 x48y47 CPE[1]  80'h00_EE00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y47 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y47 CPE[3]
20  // 24 x48y47 CPE[4]
00  // 25 x48y47 CPE[5]
80  // 26 x48y47 CPE[6]
00  // 27 x48y47 CPE[7]
EE  // 28 x48y47 CPE[8]
00  // 29 x48y47 CPE[9]
30  // 30 x48y48 CPE[0]  net1 = net2: _a136  C_ADDF2/D//ADDF2/D
30  // 31 x48y48 CPE[1]  80'h00_DD00_80_0020_0C66_3030 modified with path inversions
66  // 32 x48y48 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y48 CPE[3]      00_3300_00_0000_0000_F0F0 difference
20  // 34 x48y48 CPE[4]
00  // 35 x48y48 CPE[5]
80  // 36 x48y48 CPE[6]
00  // 37 x48y48 CPE[7]
DD  // 38 x48y48 CPE[8]
00  // 39 x48y48 CPE[9]
3B  // 40 x47y47 INMUX plane 2,1
25  // 41 x47y47 INMUX plane 4,3
0E  // 42 x47y47 INMUX plane 6,5
30  // 43 x47y47 INMUX plane 8,7
10  // 44 x47y47 INMUX plane 10,9
00  // 45 x47y47 INMUX plane 12,11
05  // 46 x47y48 INMUX plane 2,1
09  // 47 x47y48 INMUX plane 4,3
03  // 48 x47y48 INMUX plane 6,5
08  // 49 x47y48 INMUX plane 8,7
08  // 50 x47y48 INMUX plane 10,9
08  // 51 x47y48 INMUX plane 12,11
18  // 52 x48y47 INMUX plane 2,1
00  // 53 x48y47 INMUX plane 4,3
41  // 54 x48y47 INMUX plane 6,5
10  // 55 x48y47 INMUX plane 8,7
48  // 56 x48y47 INMUX plane 10,9
05  // 57 x48y47 INMUX plane 12,11
00  // 58 x48y48 INMUX plane 2,1
00  // 59 x48y48 INMUX plane 4,3
43  // 60 x48y48 INMUX plane 6,5
08  // 61 x48y48 INMUX plane 8,7
61  // 62 x48y48 INMUX plane 10,9
04  // 63 x48y48 INMUX plane 12,11
48  // 64 x47y47 SB_BIG plane 1
12  // 65 x47y47 SB_BIG plane 1
00  // 66 x47y47 SB_DRIVE plane 2,1
48  // 67 x47y47 SB_BIG plane 2
12  // 68 x47y47 SB_BIG plane 2
41  // 69 x47y47 SB_BIG plane 3
12  // 70 x47y47 SB_BIG plane 3
00  // 71 x47y47 SB_DRIVE plane 4,3
48  // 72 x47y47 SB_BIG plane 4
12  // 73 x47y47 SB_BIG plane 4
41  // 74 x47y47 SB_BIG plane 5
22  // 75 x47y47 SB_BIG plane 5
00  // 76 x47y47 SB_DRIVE plane 6,5
48  // 77 x47y47 SB_BIG plane 6
12  // 78 x47y47 SB_BIG plane 6
C1  // 79 x47y47 SB_BIG plane 7
24  // 80 x47y47 SB_BIG plane 7
00  // 81 x47y47 SB_DRIVE plane 8,7
48  // 82 x47y47 SB_BIG plane 8
12  // 83 x47y47 SB_BIG plane 8
8E  // 84 x47y47 SB_BIG plane 9
46  // 85 x47y47 SB_BIG plane 9
00  // 86 x47y47 SB_DRIVE plane 10,9
8B  // 87 x47y47 SB_BIG plane 10
3A  // 88 x47y47 SB_BIG plane 10
71  // 89 x47y47 SB_BIG plane 11
12  // 90 x47y47 SB_BIG plane 11
00  // 91 x47y47 SB_DRIVE plane 12,11
48  // 92 x47y47 SB_BIG plane 12
12  // 93 x47y47 SB_BIG plane 12
B2  // 94 x48y48 SB_SML plane 1
41  // 95 x48y48 SB_SML plane 2,1
35  // 96 x48y48 SB_SML plane 2
A8  // 97 x48y48 SB_SML plane 3
82  // 98 x48y48 SB_SML plane 4,3
24  // 99 x48y48 SB_SML plane 4
88  // 100 x48y48 SB_SML plane 5
12  // 101 x48y48 SB_SML plane 6,5
2A  // 102 x48y48 SB_SML plane 6
CE  // 103 x48y48 SB_SML plane 7
05  // 104 x48y48 SB_SML plane 8,7
13  // 105 x48y48 SB_SML plane 8
F3  // 106 x48y48 SB_SML plane 9
86  // 107 x48y48 SB_SML plane 10,9
2A  // 108 x48y48 SB_SML plane 10
A8  // 109 x48y48 SB_SML plane 11
82  // 110 x48y48 SB_SML plane 12,11
2A  // 111 x48y48 SB_SML plane 12
94 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x49y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F4CF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
18 // y_sel: 47
9E // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F4D7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
33  //  0 x49y47 CPE[0]  _a47  C_AND////    _a24  C_///XOR/
4F  //  1 x49y47 CPE[1]  80'h00_0078_00_0000_0C86_4F33 modified with path inversions
86  //  2 x49y47 CPE[2]  80'h00_0078_00_0000_0C86_8FCC from netlist
0C  //  3 x49y47 CPE[3]      00_0000_00_0000_0000_C0FF difference
00  //  4 x49y47 CPE[4]
00  //  5 x49y47 CPE[5]
00  //  6 x49y47 CPE[6]
78  //  7 x49y47 CPE[7]
00  //  8 x49y47 CPE[8]
00  //  9 x49y47 CPE[9]
88  // 10 x49y48 CPE[0]  _a289  C_ORAND////    _a28  C_///AND/
7A  // 11 x49y48 CPE[1]  80'h00_0078_00_0000_0C88_7A88 modified with path inversions
88  // 12 x49y48 CPE[2]  80'h00_0078_00_0000_0C88_7512 from netlist
0C  // 13 x49y48 CPE[3]      00_0000_00_0000_0000_0F9A difference
00  // 14 x49y48 CPE[4]
00  // 15 x49y48 CPE[5]
00  // 16 x49y48 CPE[6]
78  // 17 x49y48 CPE[7]
00  // 18 x49y48 CPE[8]
00  // 19 x49y48 CPE[9]
CD  // 20 x50y47 CPE[0]  _a33  C_OR/DST///    
AD  // 21 x50y47 CPE[1]  80'h20_7900_00_0000_0EEE_ADCD modified with path inversions
EE  // 22 x50y47 CPE[2]  80'h20_BA00_00_0000_0EEE_57CE from netlist
0E  // 23 x50y47 CPE[3]      00_C300_00_0000_0000_FA03 difference
00  // 24 x50y47 CPE[4]
00  // 25 x50y47 CPE[5]
00  // 26 x50y47 CPE[6]
00  // 27 x50y47 CPE[7]
79  // 28 x50y47 CPE[8]
20  // 29 x50y47 CPE[9]
33  // 30 x50y48 CPE[0]  _a292  C_AND////    
1C  // 31 x50y48 CPE[1]  80'h00_0018_00_0000_0888_1C33 modified with path inversions
88  // 32 x50y48 CPE[2]  80'h00_0018_00_0000_0888_4CC3 from netlist
08  // 33 x50y48 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  // 34 x50y48 CPE[4]
00  // 35 x50y48 CPE[5]
00  // 36 x50y48 CPE[6]
18  // 37 x50y48 CPE[7]
00  // 38 x50y48 CPE[8]
00  // 39 x50y48 CPE[9]
11  // 40 x49y47 INMUX plane 2,1
09  // 41 x49y47 INMUX plane 4,3
01  // 42 x49y47 INMUX plane 6,5
1B  // 43 x49y47 INMUX plane 8,7
01  // 44 x49y47 INMUX plane 10,9
08  // 45 x49y47 INMUX plane 12,11
3A  // 46 x49y48 INMUX plane 2,1
1A  // 47 x49y48 INMUX plane 4,3
0D  // 48 x49y48 INMUX plane 6,5
20  // 49 x49y48 INMUX plane 8,7
28  // 50 x49y48 INMUX plane 10,9
05  // 51 x49y48 INMUX plane 12,11
03  // 52 x50y47 INMUX plane 2,1
1D  // 53 x50y47 INMUX plane 4,3
AD  // 54 x50y47 INMUX plane 6,5
04  // 55 x50y47 INMUX plane 8,7
A8  // 56 x50y47 INMUX plane 10,9
25  // 57 x50y47 INMUX plane 12,11
1C  // 58 x50y48 INMUX plane 2,1
2B  // 59 x50y48 INMUX plane 4,3
B8  // 60 x50y48 INMUX plane 6,5
26  // 61 x50y48 INMUX plane 8,7
A0  // 62 x50y48 INMUX plane 10,9
00  // 63 x50y48 INMUX plane 12,11
92  // 64 x50y48 SB_BIG plane 1
26  // 65 x50y48 SB_BIG plane 1
01  // 66 x50y48 SB_DRIVE plane 2,1
89  // 67 x50y48 SB_BIG plane 2
30  // 68 x50y48 SB_BIG plane 2
08  // 69 x50y48 SB_BIG plane 3
16  // 70 x50y48 SB_BIG plane 3
00  // 71 x50y48 SB_DRIVE plane 4,3
A0  // 72 x50y48 SB_BIG plane 4
14  // 73 x50y48 SB_BIG plane 4
C2  // 74 x50y48 SB_BIG plane 5
12  // 75 x50y48 SB_BIG plane 5
00  // 76 x50y48 SB_DRIVE plane 6,5
50  // 77 x50y48 SB_BIG plane 6
24  // 78 x50y48 SB_BIG plane 6
8B  // 79 x50y48 SB_BIG plane 7
24  // 80 x50y48 SB_BIG plane 7
00  // 81 x50y48 SB_DRIVE plane 8,7
48  // 82 x50y48 SB_BIG plane 8
12  // 83 x50y48 SB_BIG plane 8
48  // 84 x50y48 SB_BIG plane 9
12  // 85 x50y48 SB_BIG plane 9
00  // 86 x50y48 SB_DRIVE plane 10,9
59  // 87 x50y48 SB_BIG plane 10
12  // 88 x50y48 SB_BIG plane 10
48  // 89 x50y48 SB_BIG plane 11
12  // 90 x50y48 SB_BIG plane 11
00  // 91 x50y48 SB_DRIVE plane 12,11
48  // 92 x50y48 SB_BIG plane 12
12  // 93 x50y48 SB_BIG plane 12
F4  // 94 x49y47 SB_SML plane 1
93  // 95 x49y47 SB_SML plane 2,1
0B  // 96 x49y47 SB_SML plane 2
A8  // 97 x49y47 SB_SML plane 3
82  // 98 x49y47 SB_SML plane 4,3
0A  // 99 x49y47 SB_SML plane 4
B1  // 100 x49y47 SB_SML plane 5
80  // 101 x49y47 SB_SML plane 6,5
2A  // 102 x49y47 SB_SML plane 6
C8  // 103 x49y47 SB_SML plane 7
82  // 104 x49y47 SB_SML plane 8,7
32  // 105 x49y47 SB_SML plane 8
CE  // 106 x49y47 SB_SML plane 9
87  // 107 x49y47 SB_SML plane 10,9
32  // 108 x49y47 SB_SML plane 10
A8  // 109 x49y47 SB_SML plane 11
82  // 110 x49y47 SB_SML plane 12,11
2A  // 111 x49y47 SB_SML plane 12
1C // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x51y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F54D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
18 // y_sel: 47
F6 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F555
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y47 CPE[0]  _a31  C_OR/D///    
EC  //  1 x51y47 CPE[1]  80'h00_DD00_00_0000_0CEE_EC00 modified with path inversions
EE  //  2 x51y47 CPE[2]  80'h00_EE00_00_0000_0CEE_EC00 from netlist
0C  //  3 x51y47 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x51y47 CPE[4]
00  //  5 x51y47 CPE[5]
00  //  6 x51y47 CPE[6]
00  //  7 x51y47 CPE[7]
DD  //  8 x51y47 CPE[8]
00  //  9 x51y47 CPE[9]
3B  // 10 x51y48 CPE[0]  _a103  C_ORAND/D///    
AF  // 11 x51y48 CPE[1]  80'h00_ED00_00_0000_0788_AF3B modified with path inversions
88  // 12 x51y48 CPE[2]  80'h00_EE00_00_0000_0788_5F3D from netlist
07  // 13 x51y48 CPE[3]      00_0300_00_0000_0000_F006 difference
00  // 14 x51y48 CPE[4]
00  // 15 x51y48 CPE[5]
00  // 16 x51y48 CPE[6]
00  // 17 x51y48 CPE[7]
ED  // 18 x51y48 CPE[8]
00  // 19 x51y48 CPE[9]
4F  // 20 x52y47 CPE[0]  _a21  C_AND////    
C1  // 21 x52y47 CPE[1]  80'h00_0018_00_0000_0888_C14F modified with path inversions
88  // 22 x52y47 CPE[2]  80'h00_0018_00_0000_0888_311F from netlist
08  // 23 x52y47 CPE[3]      00_0000_00_0000_0000_F050 difference
00  // 24 x52y47 CPE[4]
00  // 25 x52y47 CPE[5]
00  // 26 x52y47 CPE[6]
18  // 27 x52y47 CPE[7]
00  // 28 x52y47 CPE[8]
00  // 29 x52y47 CPE[9]
FF  // 30 x52y48 CPE[0]  _a333  C_////Bridge
FF  // 31 x52y48 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x52y48 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x52y48 CPE[3]
00  // 34 x52y48 CPE[4]
00  // 35 x52y48 CPE[5]
00  // 36 x52y48 CPE[6]
A4  // 37 x52y48 CPE[7]
00  // 38 x52y48 CPE[8]
00  // 39 x52y48 CPE[9]
08  // 40 x51y47 INMUX plane 2,1
00  // 41 x51y47 INMUX plane 4,3
38  // 42 x51y47 INMUX plane 6,5
2C  // 43 x51y47 INMUX plane 8,7
28  // 44 x51y47 INMUX plane 10,9
05  // 45 x51y47 INMUX plane 12,11
01  // 46 x51y48 INMUX plane 2,1
3A  // 47 x51y48 INMUX plane 4,3
1D  // 48 x51y48 INMUX plane 6,5
00  // 49 x51y48 INMUX plane 8,7
01  // 50 x51y48 INMUX plane 10,9
21  // 51 x51y48 INMUX plane 12,11
08  // 52 x52y47 INMUX plane 2,1
0D  // 53 x52y47 INMUX plane 4,3
0D  // 54 x52y47 INMUX plane 6,5
53  // 55 x52y47 INMUX plane 8,7
11  // 56 x52y47 INMUX plane 10,9
C0  // 57 x52y47 INMUX plane 12,11
11  // 58 x52y48 INMUX plane 2,1
10  // 59 x52y48 INMUX plane 4,3
0E  // 60 x52y48 INMUX plane 6,5
D9  // 61 x52y48 INMUX plane 8,7
08  // 62 x52y48 INMUX plane 10,9
C5  // 63 x52y48 INMUX plane 12,11
53  // 64 x51y47 SB_BIG plane 1
44  // 65 x51y47 SB_BIG plane 1
00  // 66 x51y47 SB_DRIVE plane 2,1
C1  // 67 x51y47 SB_BIG plane 2
22  // 68 x51y47 SB_BIG plane 2
48  // 69 x51y47 SB_BIG plane 3
12  // 70 x51y47 SB_BIG plane 3
00  // 71 x51y47 SB_DRIVE plane 4,3
48  // 72 x51y47 SB_BIG plane 4
12  // 73 x51y47 SB_BIG plane 4
41  // 74 x51y47 SB_BIG plane 5
12  // 75 x51y47 SB_BIG plane 5
00  // 76 x51y47 SB_DRIVE plane 6,5
48  // 77 x51y47 SB_BIG plane 6
12  // 78 x51y47 SB_BIG plane 6
48  // 79 x51y47 SB_BIG plane 7
12  // 80 x51y47 SB_BIG plane 7
00  // 81 x51y47 SB_DRIVE plane 8,7
48  // 82 x51y47 SB_BIG plane 8
10  // 83 x51y47 SB_BIG plane 8
93  // 84 x51y47 SB_BIG plane 9
23  // 85 x51y47 SB_BIG plane 9
00  // 86 x51y47 SB_DRIVE plane 10,9
48  // 87 x51y47 SB_BIG plane 10
10  // 88 x51y47 SB_BIG plane 10
70  // 89 x51y47 SB_BIG plane 11
24  // 90 x51y47 SB_BIG plane 11
00  // 91 x51y47 SB_DRIVE plane 12,11
48  // 92 x51y47 SB_BIG plane 12
12  // 93 x51y47 SB_BIG plane 12
81  // 94 x52y48 SB_SML plane 1
85  // 95 x52y48 SB_SML plane 2,1
2A  // 96 x52y48 SB_SML plane 2
28  // 97 x52y48 SB_SML plane 3
82  // 98 x52y48 SB_SML plane 4,3
2A  // 99 x52y48 SB_SML plane 4
A8  // 100 x52y48 SB_SML plane 5
22  // 101 x52y48 SB_SML plane 6,5
4C  // 102 x52y48 SB_SML plane 6
A8  // 103 x52y48 SB_SML plane 7
86  // 104 x52y48 SB_SML plane 8,7
2A  // 105 x52y48 SB_SML plane 8
A8  // 106 x52y48 SB_SML plane 9
82  // 107 x52y48 SB_SML plane 10,9
2A  // 108 x52y48 SB_SML plane 10
A8  // 109 x52y48 SB_SML plane 11
82  // 110 x52y48 SB_SML plane 12,11
2A  // 111 x52y48 SB_SML plane 12
B0 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x53y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F5CB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
18 // y_sel: 47
2E // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F5D3
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
F3  //  0 x53y47 CPE[0]  _a179  C_///AND/D
FF  //  1 x53y47 CPE[1]  80'h00_E600_80_0000_0C08_FFF3 modified with path inversions
08  //  2 x53y47 CPE[2]  80'h00_EA00_80_0000_0C08_FFFC from netlist
0C  //  3 x53y47 CPE[3]      00_0C00_00_0000_0000_000F difference
00  //  4 x53y47 CPE[4]
00  //  5 x53y47 CPE[5]
80  //  6 x53y47 CPE[6]
00  //  7 x53y47 CPE[7]
E6  //  8 x53y47 CPE[8]
00  //  9 x53y47 CPE[9]
00  // 10 x53y48 CPE[0]
00  // 11 x53y48 CPE[1]
00  // 12 x53y48 CPE[2]
00  // 13 x53y48 CPE[3]
00  // 14 x53y48 CPE[4]
00  // 15 x53y48 CPE[5]
00  // 16 x53y48 CPE[6]
00  // 17 x53y48 CPE[7]
00  // 18 x53y48 CPE[8]
00  // 19 x53y48 CPE[9]
FF  // 20 x54y47 CPE[0]  _a19  C_AND////    
2C  // 21 x54y47 CPE[1]  80'h00_0018_00_0000_0C88_2CFF modified with path inversions
88  // 22 x54y47 CPE[2]  80'h00_0018_00_0000_0C88_13FF from netlist
0C  // 23 x54y47 CPE[3]      00_0000_00_0000_0000_3F00 difference
00  // 24 x54y47 CPE[4]
00  // 25 x54y47 CPE[5]
00  // 26 x54y47 CPE[6]
18  // 27 x54y47 CPE[7]
00  // 28 x54y47 CPE[8]
00  // 29 x54y47 CPE[9]
FF  // 30 x54y48 CPE[0]  _a328  C_////Bridge
FF  // 31 x54y48 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 32 x54y48 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 33 x54y48 CPE[3]
00  // 34 x54y48 CPE[4]
00  // 35 x54y48 CPE[5]
00  // 36 x54y48 CPE[6]
A5  // 37 x54y48 CPE[7]
00  // 38 x54y48 CPE[8]
00  // 39 x54y48 CPE[9]
30  // 40 x53y47 INMUX plane 2,1
00  // 41 x53y47 INMUX plane 4,3
21  // 42 x53y47 INMUX plane 6,5
00  // 43 x53y47 INMUX plane 8,7
10  // 44 x53y47 INMUX plane 10,9
00  // 45 x53y47 INMUX plane 12,11
21  // 46 x53y48 INMUX plane 2,1
05  // 47 x53y48 INMUX plane 4,3
0D  // 48 x53y48 INMUX plane 6,5
00  // 49 x53y48 INMUX plane 8,7
20  // 50 x53y48 INMUX plane 10,9
04  // 51 x53y48 INMUX plane 12,11
00  // 52 x54y47 INMUX plane 2,1
00  // 53 x54y47 INMUX plane 4,3
20  // 54 x54y47 INMUX plane 6,5
27  // 55 x54y47 INMUX plane 8,7
40  // 56 x54y47 INMUX plane 10,9
05  // 57 x54y47 INMUX plane 12,11
01  // 58 x54y48 INMUX plane 2,1
00  // 59 x54y48 INMUX plane 4,3
78  // 60 x54y48 INMUX plane 6,5
00  // 61 x54y48 INMUX plane 8,7
68  // 62 x54y48 INMUX plane 10,9
00  // 63 x54y48 INMUX plane 12,11
51  // 64 x54y48 SB_BIG plane 1
14  // 65 x54y48 SB_BIG plane 1
00  // 66 x54y48 SB_DRIVE plane 2,1
00  // 67 x54y48 SB_BIG plane 2
00  // 68 x54y48 SB_BIG plane 2
48  // 69 x54y48 SB_BIG plane 3
10  // 70 x54y48 SB_BIG plane 3
00  // 71 x54y48 SB_DRIVE plane 4,3
48  // 72 x54y48 SB_BIG plane 4
12  // 73 x54y48 SB_BIG plane 4
18  // 74 x54y48 SB_BIG plane 5
14  // 75 x54y48 SB_BIG plane 5
00  // 76 x54y48 SB_DRIVE plane 6,5
11  // 77 x54y48 SB_BIG plane 6
00  // 78 x54y48 SB_BIG plane 6
48  // 79 x54y48 SB_BIG plane 7
22  // 80 x54y48 SB_BIG plane 7
00  // 81 x54y48 SB_DRIVE plane 8,7
48  // 82 x54y48 SB_BIG plane 8
12  // 83 x54y48 SB_BIG plane 8
00  // 84 x54y48 SB_BIG plane 9
01  // 85 x54y48 SB_BIG plane 9
00  // 86 x54y48 SB_DRIVE plane 10,9
00  // 87 x54y48 SB_BIG plane 10
00  // 88 x54y48 SB_BIG plane 10
00  // 89 x54y48 SB_BIG plane 11
00  // 90 x54y48 SB_BIG plane 11
00  // 91 x54y48 SB_DRIVE plane 12,11
00  // 92 x54y48 SB_BIG plane 12
00  // 93 x54y48 SB_BIG plane 12
A8  // 94 x53y47 SB_SML plane 1
02  // 95 x53y47 SB_SML plane 2,1
00  // 96 x53y47 SB_SML plane 2
A8  // 97 x53y47 SB_SML plane 3
82  // 98 x53y47 SB_SML plane 4,3
2A  // 99 x53y47 SB_SML plane 4
A8  // 100 x53y47 SB_SML plane 5
02  // 101 x53y47 SB_SML plane 6,5
00  // 102 x53y47 SB_SML plane 6
A1  // 103 x53y47 SB_SML plane 7
82  // 104 x53y47 SB_SML plane 8,7
22  // 105 x53y47 SB_SML plane 8
00  // 106 x53y47 SB_SML plane 9
20  // 107 x53y47 SB_SML plane 10,9
12  // 108 x53y47 SB_SML plane 10
30  // 109 x53y47 SB_SML plane 11
02  // 110 x53y47 SB_SML plane 12,11
97 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x55y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F648     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
18 // y_sel: 47
26 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F650
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F4  //  0 x55y47 CPE[0]  _a13  C_AND////    
32  //  1 x55y47 CPE[1]  80'h00_0018_00_0000_0888_32F4 modified with path inversions
88  //  2 x55y47 CPE[2]  80'h00_0018_00_0000_0888_31F4 from netlist
08  //  3 x55y47 CPE[3]      00_0000_00_0000_0000_0300 difference
00  //  4 x55y47 CPE[4]
00  //  5 x55y47 CPE[5]
00  //  6 x55y47 CPE[6]
18  //  7 x55y47 CPE[7]
00  //  8 x55y47 CPE[8]
00  //  9 x55y47 CPE[9]
00  // 10 x55y48 CPE[0]
00  // 11 x55y48 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x55y48 CPE[2]
00  // 13 x55y48 CPE[3]
00  // 14 x55y48 CPE[4]
60  // 15 x55y48 CPE[5]
3F  // 16 x55y48 CPE[6]
00  // 17 x55y48 CPE[7]
00  // 18 x55y48 CPE[8]
00  // 19 x55y48 CPE[9]
00  // 20 x56y47 CPE[0]
00  // 21 x56y47 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x56y47 CPE[2]
00  // 23 x56y47 CPE[3]
00  // 24 x56y47 CPE[4]
60  // 25 x56y47 CPE[5]
3F  // 26 x56y47 CPE[6]
00  // 27 x56y47 CPE[7]
00  // 28 x56y47 CPE[8]
00  // 29 x56y47 CPE[9]
00  // 30 x56y48 CPE[0]
00  // 31 x56y48 CPE[1]
00  // 32 x56y48 CPE[2]
00  // 33 x56y48 CPE[3]
00  // 34 x56y48 CPE[4]
00  // 35 x56y48 CPE[5]
00  // 36 x56y48 CPE[6]
00  // 37 x56y48 CPE[7]
00  // 38 x56y48 CPE[8]
00  // 39 x56y48 CPE[9]
3D  // 40 x55y47 INMUX plane 2,1
08  // 41 x55y47 INMUX plane 4,3
2D  // 42 x55y47 INMUX plane 6,5
39  // 43 x55y47 INMUX plane 8,7
20  // 44 x55y47 INMUX plane 10,9
28  // 45 x55y47 INMUX plane 12,11
01  // 46 x55y48 INMUX plane 2,1
00  // 47 x55y48 INMUX plane 4,3
09  // 48 x55y48 INMUX plane 6,5
00  // 49 x55y48 INMUX plane 8,7
00  // 50 x55y48 INMUX plane 10,9
03  // 51 x55y48 INMUX plane 12,11
08  // 52 x56y47 INMUX plane 2,1
00  // 53 x56y47 INMUX plane 4,3
01  // 54 x56y47 INMUX plane 6,5
01  // 55 x56y47 INMUX plane 8,7
00  // 56 x56y47 INMUX plane 10,9
40  // 57 x56y47 INMUX plane 12,11
00  // 58 x56y48 INMUX plane 2,1
00  // 59 x56y48 INMUX plane 4,3
03  // 60 x56y48 INMUX plane 6,5
40  // 61 x56y48 INMUX plane 8,7
00  // 62 x56y48 INMUX plane 10,9
48  // 63 x56y48 INMUX plane 12,11
48  // 64 x55y47 SB_BIG plane 1
12  // 65 x55y47 SB_BIG plane 1
00  // 66 x55y47 SB_DRIVE plane 2,1
19  // 67 x55y47 SB_BIG plane 2
00  // 68 x55y47 SB_BIG plane 2
00  // 69 x55y47 SB_BIG plane 3
00  // 70 x55y47 SB_BIG plane 3
00  // 71 x55y47 SB_DRIVE plane 4,3
00  // 72 x55y47 SB_BIG plane 4
00  // 73 x55y47 SB_BIG plane 4
59  // 74 x55y47 SB_BIG plane 5
12  // 75 x55y47 SB_BIG plane 5
00  // 76 x55y47 SB_DRIVE plane 6,5
00  // 77 x55y47 SB_BIG plane 6
00  // 78 x55y47 SB_BIG plane 6
11  // 79 x55y47 SB_BIG plane 7
00  // 80 x55y47 SB_BIG plane 7
00  // 81 x55y47 SB_DRIVE plane 8,7
00  // 82 x55y47 SB_BIG plane 8
00  // 83 x55y47 SB_BIG plane 8
00  // 84 x55y47 SB_BIG plane 9
00  // 85 x55y47 SB_BIG plane 9
00  // 86 x55y47 SB_DRIVE plane 10,9
00  // 87 x55y47 SB_BIG plane 10
00  // 88 x55y47 SB_BIG plane 10
00  // 89 x55y47 SB_BIG plane 11
00  // 90 x55y47 SB_BIG plane 11
00  // 91 x55y47 SB_DRIVE plane 12,11
00  // 92 x55y47 SB_BIG plane 12
00  // 93 x55y47 SB_BIG plane 12
08  // 94 x56y48 SB_SML plane 1
02  // 95 x56y48 SB_SML plane 2,1
00  // 96 x56y48 SB_SML plane 2
00  // 97 x56y48 SB_SML plane 3
00  // 98 x56y48 SB_SML plane 4,3
00  // 99 x56y48 SB_SML plane 4
A8  // 100 x56y48 SB_SML plane 5
02  // 101 x56y48 SB_SML plane 6,5
DC // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x41y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F6BC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
19 // y_sel: 49
B7 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F6C4
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x41y49 CPE[0]
00  //  1 x41y49 CPE[1]
00  //  2 x41y49 CPE[2]
00  //  3 x41y49 CPE[3]
00  //  4 x41y49 CPE[4]
00  //  5 x41y49 CPE[5]
00  //  6 x41y49 CPE[6]
00  //  7 x41y49 CPE[7]
00  //  8 x41y49 CPE[8]
00  //  9 x41y49 CPE[9]
00  // 10 x41y50 CPE[0]
00  // 11 x41y50 CPE[1]
00  // 12 x41y50 CPE[2]
00  // 13 x41y50 CPE[3]
00  // 14 x41y50 CPE[4]
00  // 15 x41y50 CPE[5]
00  // 16 x41y50 CPE[6]
00  // 17 x41y50 CPE[7]
00  // 18 x41y50 CPE[8]
00  // 19 x41y50 CPE[9]
00  // 20 x42y49 CPE[0]
00  // 21 x42y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x42y49 CPE[2]
00  // 23 x42y49 CPE[3]
00  // 24 x42y49 CPE[4]
60  // 25 x42y49 CPE[5]
3F  // 26 x42y49 CPE[6]
00  // 27 x42y49 CPE[7]
00  // 28 x42y49 CPE[8]
00  // 29 x42y49 CPE[9]
00  // 30 x42y50 CPE[0]
00  // 31 x42y50 CPE[1]
00  // 32 x42y50 CPE[2]
00  // 33 x42y50 CPE[3]
00  // 34 x42y50 CPE[4]
00  // 35 x42y50 CPE[5]
00  // 36 x42y50 CPE[6]
00  // 37 x42y50 CPE[7]
00  // 38 x42y50 CPE[8]
00  // 39 x42y50 CPE[9]
00  // 40 x41y49 INMUX plane 2,1
00  // 41 x41y49 INMUX plane 4,3
00  // 42 x41y49 INMUX plane 6,5
00  // 43 x41y49 INMUX plane 8,7
00  // 44 x41y49 INMUX plane 10,9
00  // 45 x41y49 INMUX plane 12,11
00  // 46 x41y50 INMUX plane 2,1
00  // 47 x41y50 INMUX plane 4,3
00  // 48 x41y50 INMUX plane 6,5
00  // 49 x41y50 INMUX plane 8,7
00  // 50 x41y50 INMUX plane 10,9
00  // 51 x41y50 INMUX plane 12,11
00  // 52 x42y49 INMUX plane 2,1
08  // 53 x42y49 INMUX plane 4,3
00  // 54 x42y49 INMUX plane 6,5
00  // 55 x42y49 INMUX plane 8,7
00  // 56 x42y49 INMUX plane 10,9
00  // 57 x42y49 INMUX plane 12,11
10  // 58 x42y50 INMUX plane 2,1
00  // 59 x42y50 INMUX plane 4,3
18  // 60 x42y50 INMUX plane 6,5
00  // 61 x42y50 INMUX plane 8,7
00  // 62 x42y50 INMUX plane 10,9
00  // 63 x42y50 INMUX plane 12,11
00  // 64 x41y49 SB_BIG plane 1
00  // 65 x41y49 SB_BIG plane 1
00  // 66 x41y49 SB_DRIVE plane 2,1
00  // 67 x41y49 SB_BIG plane 2
00  // 68 x41y49 SB_BIG plane 2
00  // 69 x41y49 SB_BIG plane 3
00  // 70 x41y49 SB_BIG plane 3
00  // 71 x41y49 SB_DRIVE plane 4,3
39  // 72 x41y49 SB_BIG plane 4
67 // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x43y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F713     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
19 // y_sel: 49
DF // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F71B
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y49 CPE[0]
00  //  1 x43y49 CPE[1]
00  //  2 x43y49 CPE[2]
00  //  3 x43y49 CPE[3]
00  //  4 x43y49 CPE[4]
00  //  5 x43y49 CPE[5]
00  //  6 x43y49 CPE[6]
00  //  7 x43y49 CPE[7]
00  //  8 x43y49 CPE[8]
00  //  9 x43y49 CPE[9]
FF  // 10 x43y50 CPE[0]  _a332  C_////Bridge
FF  // 11 x43y50 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y50 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x43y50 CPE[3]
00  // 14 x43y50 CPE[4]
00  // 15 x43y50 CPE[5]
00  // 16 x43y50 CPE[6]
A2  // 17 x43y50 CPE[7]
00  // 18 x43y50 CPE[8]
00  // 19 x43y50 CPE[9]
3F  // 20 x44y49 CPE[0]  _a236  C_///AND/D
FF  // 21 x44y49 CPE[1]  80'h00_E900_80_0000_0C08_FF3F modified with path inversions
08  // 22 x44y49 CPE[2]  80'h00_EA00_80_0000_0C08_FFCF from netlist
0C  // 23 x44y49 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x44y49 CPE[4]
00  // 25 x44y49 CPE[5]
80  // 26 x44y49 CPE[6]
00  // 27 x44y49 CPE[7]
E9  // 28 x44y49 CPE[8]
00  // 29 x44y49 CPE[9]
CF  // 30 x44y50 CPE[0]  _a212  C_AND/D///    _a213  C_///AND/D
AF  // 31 x44y50 CPE[1]  80'h00_EA00_80_0000_0C88_AFCF modified with path inversions
88  // 32 x44y50 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  // 33 x44y50 CPE[3]
00  // 34 x44y50 CPE[4]
00  // 35 x44y50 CPE[5]
80  // 36 x44y50 CPE[6]
00  // 37 x44y50 CPE[7]
EA  // 38 x44y50 CPE[8]
00  // 39 x44y50 CPE[9]
05  // 40 x43y49 INMUX plane 2,1
18  // 41 x43y49 INMUX plane 4,3
00  // 42 x43y49 INMUX plane 6,5
00  // 43 x43y49 INMUX plane 8,7
00  // 44 x43y49 INMUX plane 10,9
01  // 45 x43y49 INMUX plane 12,11
00  // 46 x43y50 INMUX plane 2,1
05  // 47 x43y50 INMUX plane 4,3
00  // 48 x43y50 INMUX plane 6,5
00  // 49 x43y50 INMUX plane 8,7
00  // 50 x43y50 INMUX plane 10,9
01  // 51 x43y50 INMUX plane 12,11
00  // 52 x44y49 INMUX plane 2,1
01  // 53 x44y49 INMUX plane 4,3
10  // 54 x44y49 INMUX plane 6,5
28  // 55 x44y49 INMUX plane 8,7
23  // 56 x44y49 INMUX plane 10,9
04  // 57 x44y49 INMUX plane 12,11
02  // 58 x44y50 INMUX plane 2,1
1B  // 59 x44y50 INMUX plane 4,3
00  // 60 x44y50 INMUX plane 6,5
06  // 61 x44y50 INMUX plane 8,7
33  // 62 x44y50 INMUX plane 10,9
EC  // 63 x44y50 INMUX plane 12,11
00  // 64 x44y50 SB_BIG plane 1
00  // 65 x44y50 SB_BIG plane 1
00  // 66 x44y50 SB_DRIVE plane 2,1
48  // 67 x44y50 SB_BIG plane 2
10  // 68 x44y50 SB_BIG plane 2
48  // 69 x44y50 SB_BIG plane 3
12  // 70 x44y50 SB_BIG plane 3
00  // 71 x44y50 SB_DRIVE plane 4,3
41  // 72 x44y50 SB_BIG plane 4
12  // 73 x44y50 SB_BIG plane 4
00  // 74 x44y50 SB_BIG plane 5
00  // 75 x44y50 SB_BIG plane 5
00  // 76 x44y50 SB_DRIVE plane 6,5
48  // 77 x44y50 SB_BIG plane 6
12  // 78 x44y50 SB_BIG plane 6
48  // 79 x44y50 SB_BIG plane 7
12  // 80 x44y50 SB_BIG plane 7
00  // 81 x44y50 SB_DRIVE plane 8,7
48  // 82 x44y50 SB_BIG plane 8
12  // 83 x44y50 SB_BIG plane 8
00  // 84 x44y50 SB_BIG plane 9
20  // 85 x44y50 SB_BIG plane 9
00  // 86 x44y50 SB_DRIVE plane 10,9
00  // 87 x44y50 SB_BIG plane 10
00  // 88 x44y50 SB_BIG plane 10
00  // 89 x44y50 SB_BIG plane 11
00  // 90 x44y50 SB_BIG plane 11
00  // 91 x44y50 SB_DRIVE plane 12,11
01  // 92 x44y50 SB_BIG plane 12
00  // 93 x44y50 SB_BIG plane 12
00  // 94 x43y49 SB_SML plane 1
80  // 95 x43y49 SB_SML plane 2,1
2A  // 96 x43y49 SB_SML plane 2
82  // 97 x43y49 SB_SML plane 3
12  // 98 x43y49 SB_SML plane 4,3
2B  // 99 x43y49 SB_SML plane 4
00  // 100 x43y49 SB_SML plane 5
80  // 101 x43y49 SB_SML plane 6,5
2A  // 102 x43y49 SB_SML plane 6
A8  // 103 x43y49 SB_SML plane 7
82  // 104 x43y49 SB_SML plane 8,7
2A  // 105 x43y49 SB_SML plane 8
00  // 106 x43y49 SB_SML plane 9
00  // 107 x43y49 SB_SML plane 10,9
00  // 108 x43y49 SB_SML plane 10
40  // 109 x43y49 SB_SML plane 11
FA // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x45y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F78F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
19 // y_sel: 49
07 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F797
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AF  //  0 x45y49 CPE[0]  _a282  C_OR////    _a215  C_///AND/D
0D  //  1 x45y49 CPE[1]  80'h00_E918_80_0000_0CE8_0DAF modified with path inversions
E8  //  2 x45y49 CPE[2]  80'h00_EA18_80_0000_0CE8_07AF from netlist
0C  //  3 x45y49 CPE[3]      00_0300_00_0000_0000_0A00 difference
00  //  4 x45y49 CPE[4]
00  //  5 x45y49 CPE[5]
80  //  6 x45y49 CPE[6]
18  //  7 x45y49 CPE[7]
E9  //  8 x45y49 CPE[8]
00  //  9 x45y49 CPE[9]
F5  // 10 x45y50 CPE[0]  _a66  C_AND////    _a197  C_///AND/D
A3  // 11 x45y50 CPE[1]  80'h00_D518_80_0000_0C88_A3F5 modified with path inversions
88  // 12 x45y50 CPE[2]  80'h00_EA18_80_0000_0C88_ACFA from netlist
0C  // 13 x45y50 CPE[3]      00_3F00_00_0000_0000_0F0F difference
00  // 14 x45y50 CPE[4]
00  // 15 x45y50 CPE[5]
80  // 16 x45y50 CPE[6]
18  // 17 x45y50 CPE[7]
D5  // 18 x45y50 CPE[8]
00  // 19 x45y50 CPE[9]
A0  // 20 x46y49 CPE[0]  _a290  C_MX2b////    
00  // 21 x46y49 CPE[1]  80'h00_0018_00_0040_0A55_00A0 modified with path inversions
55  // 22 x46y49 CPE[2]  80'h00_0018_00_0040_0A50_00A0 from netlist
0A  // 23 x46y49 CPE[3]      00_0000_00_0000_0005_0000 difference
40  // 24 x46y49 CPE[4]
00  // 25 x46y49 CPE[5]
00  // 26 x46y49 CPE[6]
18  // 27 x46y49 CPE[7]
00  // 28 x46y49 CPE[8]
00  // 29 x46y49 CPE[9]
5F  // 30 x46y50 CPE[0]  _a26  C_AND////    _a219  C_///AND/D
88  // 31 x46y50 CPE[1]  80'h00_D618_80_0000_0C88_885F modified with path inversions
88  // 32 x46y50 CPE[2]  80'h00_EA18_80_0000_0C88_11AF from netlist
0C  // 33 x46y50 CPE[3]      00_3C00_00_0000_0000_99F0 difference
00  // 34 x46y50 CPE[4]
00  // 35 x46y50 CPE[5]
80  // 36 x46y50 CPE[6]
18  // 37 x46y50 CPE[7]
D6  // 38 x46y50 CPE[8]
00  // 39 x46y50 CPE[9]
28  // 40 x45y49 INMUX plane 2,1
10  // 41 x45y49 INMUX plane 4,3
13  // 42 x45y49 INMUX plane 6,5
00  // 43 x45y49 INMUX plane 8,7
33  // 44 x45y49 INMUX plane 10,9
14  // 45 x45y49 INMUX plane 12,11
03  // 46 x45y50 INMUX plane 2,1
00  // 47 x45y50 INMUX plane 4,3
10  // 48 x45y50 INMUX plane 6,5
0D  // 49 x45y50 INMUX plane 8,7
0B  // 50 x45y50 INMUX plane 10,9
04  // 51 x45y50 INMUX plane 12,11
01  // 52 x46y49 INMUX plane 2,1
11  // 53 x46y49 INMUX plane 4,3
92  // 54 x46y49 INMUX plane 6,5
51  // 55 x46y49 INMUX plane 8,7
82  // 56 x46y49 INMUX plane 10,9
C4  // 57 x46y49 INMUX plane 12,11
12  // 58 x46y50 INMUX plane 2,1
15  // 59 x46y50 INMUX plane 4,3
91  // 60 x46y50 INMUX plane 6,5
35  // 61 x46y50 INMUX plane 8,7
A9  // 62 x46y50 INMUX plane 10,9
0C  // 63 x46y50 INMUX plane 12,11
08  // 64 x45y49 SB_BIG plane 1
12  // 65 x45y49 SB_BIG plane 1
00  // 66 x45y49 SB_DRIVE plane 2,1
48  // 67 x45y49 SB_BIG plane 2
12  // 68 x45y49 SB_BIG plane 2
48  // 69 x45y49 SB_BIG plane 3
32  // 70 x45y49 SB_BIG plane 3
00  // 71 x45y49 SB_DRIVE plane 4,3
41  // 72 x45y49 SB_BIG plane 4
12  // 73 x45y49 SB_BIG plane 4
82  // 74 x45y49 SB_BIG plane 5
14  // 75 x45y49 SB_BIG plane 5
00  // 76 x45y49 SB_DRIVE plane 6,5
48  // 77 x45y49 SB_BIG plane 6
10  // 78 x45y49 SB_BIG plane 6
41  // 79 x45y49 SB_BIG plane 7
12  // 80 x45y49 SB_BIG plane 7
02  // 81 x45y49 SB_DRIVE plane 8,7
82  // 82 x45y49 SB_BIG plane 8
12  // 83 x45y49 SB_BIG plane 8
A8  // 84 x45y49 SB_BIG plane 9
48  // 85 x45y49 SB_BIG plane 9
00  // 86 x45y49 SB_DRIVE plane 10,9
02  // 87 x45y49 SB_BIG plane 10
12  // 88 x45y49 SB_BIG plane 10
48  // 89 x45y49 SB_BIG plane 11
12  // 90 x45y49 SB_BIG plane 11
00  // 91 x45y49 SB_DRIVE plane 12,11
48  // 92 x45y49 SB_BIG plane 12
02  // 93 x45y49 SB_BIG plane 12
28  // 94 x46y50 SB_SML plane 1
83  // 95 x46y50 SB_SML plane 2,1
2A  // 96 x46y50 SB_SML plane 2
A8  // 97 x46y50 SB_SML plane 3
82  // 98 x46y50 SB_SML plane 4,3
28  // 99 x46y50 SB_SML plane 4
A8  // 100 x46y50 SB_SML plane 5
42  // 101 x46y50 SB_SML plane 6,5
6D  // 102 x46y50 SB_SML plane 6
E8  // 103 x46y50 SB_SML plane 7
22  // 104 x46y50 SB_SML plane 8,7
37  // 105 x46y50 SB_SML plane 8
2E  // 106 x46y50 SB_SML plane 9
86  // 107 x46y50 SB_SML plane 10,9
2A  // 108 x46y50 SB_SML plane 10
A8  // 109 x46y50 SB_SML plane 11
82  // 110 x46y50 SB_SML plane 12,11
2A  // 111 x46y50 SB_SML plane 12
AC // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x47y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F80D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
19 // y_sel: 49
CF // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F815
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
D3  //  0 x47y49 CPE[0]  _a27  C_///ORAND/D
FF  //  1 x47y49 CPE[1]  80'h00_DE00_80_0000_0C07_FFD3 modified with path inversions
07  //  2 x47y49 CPE[2]  80'h00_EE00_80_0000_0C07_FFE3 from netlist
0C  //  3 x47y49 CPE[3]      00_3000_00_0000_0000_0030 difference
00  //  4 x47y49 CPE[4]
00  //  5 x47y49 CPE[5]
80  //  6 x47y49 CPE[6]
00  //  7 x47y49 CPE[7]
DE  //  8 x47y49 CPE[8]
00  //  9 x47y49 CPE[9]
CA  // 10 x47y50 CPE[0]  net1 = net2: _a12  C_AND////D
F3  // 11 x47y50 CPE[1]  80'h00_DD18_00_0000_0888_F3CA modified with path inversions
88  // 12 x47y50 CPE[2]  80'h00_EE18_00_0000_0888_F3CA from netlist
08  // 13 x47y50 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 14 x47y50 CPE[4]
00  // 15 x47y50 CPE[5]
00  // 16 x47y50 CPE[6]
18  // 17 x47y50 CPE[7]
DD  // 18 x47y50 CPE[8]
00  // 19 x47y50 CPE[9]
A0  // 20 x48y49 CPE[0]  net1 = net2: _a138  C_ADDF2/D//ADDF2/D
A0  // 21 x48y49 CPE[1]  80'h00_ED00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y49 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y49 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 24 x48y49 CPE[4]
00  // 25 x48y49 CPE[5]
80  // 26 x48y49 CPE[6]
00  // 27 x48y49 CPE[7]
ED  // 28 x48y49 CPE[8]
00  // 29 x48y49 CPE[9]
30  // 30 x48y50 CPE[0]  net1 = net2: _a140  C_ADDF2/D//ADDF2/D
30  // 31 x48y50 CPE[1]  80'h00_EE00_80_0020_0C66_3030 modified with path inversions
66  // 32 x48y50 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y50 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 34 x48y50 CPE[4]
00  // 35 x48y50 CPE[5]
80  // 36 x48y50 CPE[6]
00  // 37 x48y50 CPE[7]
EE  // 38 x48y50 CPE[8]
00  // 39 x48y50 CPE[9]
20  // 40 x47y49 INMUX plane 2,1
3D  // 41 x47y49 INMUX plane 4,3
29  // 42 x47y49 INMUX plane 6,5
23  // 43 x47y49 INMUX plane 8,7
10  // 44 x47y49 INMUX plane 10,9
2C  // 45 x47y49 INMUX plane 12,11
04  // 46 x47y50 INMUX plane 2,1
10  // 47 x47y50 INMUX plane 4,3
08  // 48 x47y50 INMUX plane 6,5
00  // 49 x47y50 INMUX plane 8,7
01  // 50 x47y50 INMUX plane 10,9
04  // 51 x47y50 INMUX plane 12,11
02  // 52 x48y49 INMUX plane 2,1
10  // 53 x48y49 INMUX plane 4,3
02  // 54 x48y49 INMUX plane 6,5
08  // 55 x48y49 INMUX plane 8,7
10  // 56 x48y49 INMUX plane 10,9
45  // 57 x48y49 INMUX plane 12,11
01  // 58 x48y50 INMUX plane 2,1
0D  // 59 x48y50 INMUX plane 4,3
18  // 60 x48y50 INMUX plane 6,5
20  // 61 x48y50 INMUX plane 8,7
00  // 62 x48y50 INMUX plane 10,9
14  // 63 x48y50 INMUX plane 12,11
D3  // 64 x48y50 SB_BIG plane 1
22  // 65 x48y50 SB_BIG plane 1
00  // 66 x48y50 SB_DRIVE plane 2,1
94  // 67 x48y50 SB_BIG plane 2
22  // 68 x48y50 SB_BIG plane 2
48  // 69 x48y50 SB_BIG plane 3
12  // 70 x48y50 SB_BIG plane 3
00  // 71 x48y50 SB_DRIVE plane 4,3
12  // 72 x48y50 SB_BIG plane 4
16  // 73 x48y50 SB_BIG plane 4
81  // 74 x48y50 SB_BIG plane 5
14  // 75 x48y50 SB_BIG plane 5
01  // 76 x48y50 SB_DRIVE plane 6,5
93  // 77 x48y50 SB_BIG plane 6
36  // 78 x48y50 SB_BIG plane 6
48  // 79 x48y50 SB_BIG plane 7
12  // 80 x48y50 SB_BIG plane 7
00  // 81 x48y50 SB_DRIVE plane 8,7
48  // 82 x48y50 SB_BIG plane 8
10  // 83 x48y50 SB_BIG plane 8
5E  // 84 x48y50 SB_BIG plane 9
36  // 85 x48y50 SB_BIG plane 9
00  // 86 x48y50 SB_DRIVE plane 10,9
48  // 87 x48y50 SB_BIG plane 10
12  // 88 x48y50 SB_BIG plane 10
48  // 89 x48y50 SB_BIG plane 11
12  // 90 x48y50 SB_BIG plane 11
00  // 91 x48y50 SB_DRIVE plane 12,11
8E  // 92 x48y50 SB_BIG plane 12
26  // 93 x48y50 SB_BIG plane 12
A1  // 94 x47y49 SB_SML plane 1
80  // 95 x47y49 SB_SML plane 2,1
2A  // 96 x47y49 SB_SML plane 2
A1  // 97 x47y49 SB_SML plane 3
12  // 98 x47y49 SB_SML plane 4,3
2B  // 99 x47y49 SB_SML plane 4
D2  // 100 x47y49 SB_SML plane 5
43  // 101 x47y49 SB_SML plane 6,5
09  // 102 x47y49 SB_SML plane 6
A1  // 103 x47y49 SB_SML plane 7
02  // 104 x47y49 SB_SML plane 8,7
53  // 105 x47y49 SB_SML plane 8
B0  // 106 x47y49 SB_SML plane 9
A7  // 107 x47y49 SB_SML plane 10,9
7B  // 108 x47y49 SB_SML plane 10
A8  // 109 x47y49 SB_SML plane 11
12  // 110 x47y49 SB_SML plane 12,11
61  // 111 x47y49 SB_SML plane 12
3A // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x49y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F88B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
19 // y_sel: 49
17 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F893
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x49y49 CPE[0]  _a102  C_MX2b////    
00  //  1 x49y49 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  //  2 x49y49 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  //  3 x49y49 CPE[3]      00_0000_00_0000_0002_0000 difference
40  //  4 x49y49 CPE[4]
00  //  5 x49y49 CPE[5]
00  //  6 x49y49 CPE[6]
18  //  7 x49y49 CPE[7]
00  //  8 x49y49 CPE[8]
00  //  9 x49y49 CPE[9]
FF  // 10 x49y50 CPE[0]  _a218  C_AND/D///    
AF  // 11 x49y50 CPE[1]  80'h00_D500_00_0000_0C88_AFFF modified with path inversions
88  // 12 x49y50 CPE[2]  80'h00_EA00_00_0000_0C88_AFFF from netlist
0C  // 13 x49y50 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 14 x49y50 CPE[4]
00  // 15 x49y50 CPE[5]
00  // 16 x49y50 CPE[6]
00  // 17 x49y50 CPE[7]
D5  // 18 x49y50 CPE[8]
00  // 19 x49y50 CPE[9]
EB  // 20 x50y49 CPE[0]  _a87  C_///ORAND/DST
FF  // 21 x50y49 CPE[1]  80'h20_BD00_80_0000_0C07_FFEB modified with path inversions
07  // 22 x50y49 CPE[2]  80'h20_BE00_80_0000_0C07_FF77 from netlist
0C  // 23 x50y49 CPE[3]      00_0300_00_0000_0000_009C difference
00  // 24 x50y49 CPE[4]
00  // 25 x50y49 CPE[5]
80  // 26 x50y49 CPE[6]
00  // 27 x50y49 CPE[7]
BD  // 28 x50y49 CPE[8]
20  // 29 x50y49 CPE[9]
25  // 30 x50y50 CPE[0]  net1 = net2: _a40  C_AND///AND/
3A  // 31 x50y50 CPE[1]  80'h00_0078_00_0000_0C88_3A25 modified with path inversions
88  // 32 x50y50 CPE[2]  80'h00_0078_00_0000_0C88_3515 from netlist
0C  // 33 x50y50 CPE[3]      00_0000_00_0000_0000_0F30 difference
00  // 34 x50y50 CPE[4]
00  // 35 x50y50 CPE[5]
00  // 36 x50y50 CPE[6]
78  // 37 x50y50 CPE[7]
00  // 38 x50y50 CPE[8]
00  // 39 x50y50 CPE[9]
29  // 40 x49y49 INMUX plane 2,1
0C  // 41 x49y49 INMUX plane 4,3
3C  // 42 x49y49 INMUX plane 6,5
02  // 43 x49y49 INMUX plane 8,7
21  // 44 x49y49 INMUX plane 10,9
20  // 45 x49y49 INMUX plane 12,11
00  // 46 x49y50 INMUX plane 2,1
05  // 47 x49y50 INMUX plane 4,3
01  // 48 x49y50 INMUX plane 6,5
26  // 49 x49y50 INMUX plane 8,7
21  // 50 x49y50 INMUX plane 10,9
05  // 51 x49y50 INMUX plane 12,11
2C  // 52 x50y49 INMUX plane 2,1
1E  // 53 x50y49 INMUX plane 4,3
01  // 54 x50y49 INMUX plane 6,5
83  // 55 x50y49 INMUX plane 8,7
28  // 56 x50y49 INMUX plane 10,9
85  // 57 x50y49 INMUX plane 12,11
2F  // 58 x50y50 INMUX plane 2,1
3C  // 59 x50y50 INMUX plane 4,3
0B  // 60 x50y50 INMUX plane 6,5
A0  // 61 x50y50 INMUX plane 8,7
05  // 62 x50y50 INMUX plane 10,9
A0  // 63 x50y50 INMUX plane 12,11
51  // 64 x49y49 SB_BIG plane 1
16  // 65 x49y49 SB_BIG plane 1
00  // 66 x49y49 SB_DRIVE plane 2,1
92  // 67 x49y49 SB_BIG plane 2
30  // 68 x49y49 SB_BIG plane 2
48  // 69 x49y49 SB_BIG plane 3
12  // 70 x49y49 SB_BIG plane 3
00  // 71 x49y49 SB_DRIVE plane 4,3
04  // 72 x49y49 SB_BIG plane 4
14  // 73 x49y49 SB_BIG plane 4
48  // 74 x49y49 SB_BIG plane 5
12  // 75 x49y49 SB_BIG plane 5
00  // 76 x49y49 SB_DRIVE plane 6,5
48  // 77 x49y49 SB_BIG plane 6
12  // 78 x49y49 SB_BIG plane 6
18  // 79 x49y49 SB_BIG plane 7
15  // 80 x49y49 SB_BIG plane 7
00  // 81 x49y49 SB_DRIVE plane 8,7
08  // 82 x49y49 SB_BIG plane 8
02  // 83 x49y49 SB_BIG plane 8
70  // 84 x49y49 SB_BIG plane 9
24  // 85 x49y49 SB_BIG plane 9
00  // 86 x49y49 SB_DRIVE plane 10,9
59  // 87 x49y49 SB_BIG plane 10
14  // 88 x49y49 SB_BIG plane 10
48  // 89 x49y49 SB_BIG plane 11
12  // 90 x49y49 SB_BIG plane 11
00  // 91 x49y49 SB_DRIVE plane 12,11
70  // 92 x49y49 SB_BIG plane 12
24  // 93 x49y49 SB_BIG plane 12
14  // 94 x50y50 SB_SML plane 1
63  // 95 x50y50 SB_SML plane 2,1
39  // 96 x50y50 SB_SML plane 2
C8  // 97 x50y50 SB_SML plane 3
24  // 98 x50y50 SB_SML plane 4,3
7D  // 99 x50y50 SB_SML plane 4
A8  // 100 x50y50 SB_SML plane 5
82  // 101 x50y50 SB_SML plane 6,5
2A  // 102 x50y50 SB_SML plane 6
82  // 103 x50y50 SB_SML plane 7
10  // 104 x50y50 SB_SML plane 8,7
51  // 105 x50y50 SB_SML plane 8
2E  // 106 x50y50 SB_SML plane 9
87  // 107 x50y50 SB_SML plane 10,9
2A  // 108 x50y50 SB_SML plane 10
A8  // 109 x50y50 SB_SML plane 11
92  // 110 x50y50 SB_SML plane 12,11
6F  // 111 x50y50 SB_SML plane 12
18 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x51y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F909     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
19 // y_sel: 49
7F // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F911
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
43  //  0 x51y49 CPE[0]  net1 = net2: _a49  C_AND///AND/
F8  //  1 x51y49 CPE[1]  80'h00_0078_00_0000_0C88_F843 modified with path inversions
88  //  2 x51y49 CPE[2]  80'h00_0078_00_0000_0C88_F84C from netlist
0C  //  3 x51y49 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x51y49 CPE[4]
00  //  5 x51y49 CPE[5]
00  //  6 x51y49 CPE[6]
78  //  7 x51y49 CPE[7]
00  //  8 x51y49 CPE[8]
00  //  9 x51y49 CPE[9]
FF  // 10 x51y50 CPE[0]  _a68  C_ORAND/D///    _a327  C_////Bridge
D7  // 11 x51y50 CPE[1]  80'h00_DDA3_00_0000_0388_D7FF modified with path inversions
88  // 12 x51y50 CPE[2]  80'h00_EEA3_00_0000_0388_DBFF from netlist
03  // 13 x51y50 CPE[3]      00_3300_00_0000_0000_0C00 difference
00  // 14 x51y50 CPE[4]
00  // 15 x51y50 CPE[5]
00  // 16 x51y50 CPE[6]
A3  // 17 x51y50 CPE[7]
DD  // 18 x51y50 CPE[8]
00  // 19 x51y50 CPE[9]
BB  // 20 x52y49 CPE[0]  _a274  C_OR////    
A3  // 21 x52y49 CPE[1]  80'h00_0018_00_0000_0EEE_A3BB modified with path inversions
EE  // 22 x52y49 CPE[2]  80'h00_0018_00_0000_0EEE_ACBE from netlist
0E  // 23 x52y49 CPE[3]      00_0000_00_0000_0000_0F05 difference
00  // 24 x52y49 CPE[4]
00  // 25 x52y49 CPE[5]
00  // 26 x52y49 CPE[6]
18  // 27 x52y49 CPE[7]
00  // 28 x52y49 CPE[8]
00  // 29 x52y49 CPE[9]
00  // 30 x52y50 CPE[0]
00  // 31 x52y50 CPE[1]
00  // 32 x52y50 CPE[2]
00  // 33 x52y50 CPE[3]
00  // 34 x52y50 CPE[4]
00  // 35 x52y50 CPE[5]
00  // 36 x52y50 CPE[6]
00  // 37 x52y50 CPE[7]
00  // 38 x52y50 CPE[8]
00  // 39 x52y50 CPE[9]
2C  // 40 x51y49 INMUX plane 2,1
04  // 41 x51y49 INMUX plane 4,3
16  // 42 x51y49 INMUX plane 6,5
01  // 43 x51y49 INMUX plane 8,7
02  // 44 x51y49 INMUX plane 10,9
09  // 45 x51y49 INMUX plane 12,11
14  // 46 x51y50 INMUX plane 2,1
12  // 47 x51y50 INMUX plane 4,3
16  // 48 x51y50 INMUX plane 6,5
38  // 49 x51y50 INMUX plane 8,7
10  // 50 x51y50 INMUX plane 10,9
21  // 51 x51y50 INMUX plane 12,11
3F  // 52 x52y49 INMUX plane 2,1
02  // 53 x52y49 INMUX plane 4,3
08  // 54 x52y49 INMUX plane 6,5
07  // 55 x52y49 INMUX plane 8,7
85  // 56 x52y49 INMUX plane 10,9
C2  // 57 x52y49 INMUX plane 12,11
28  // 58 x52y50 INMUX plane 2,1
00  // 59 x52y50 INMUX plane 4,3
80  // 60 x52y50 INMUX plane 6,5
C1  // 61 x52y50 INMUX plane 8,7
A1  // 62 x52y50 INMUX plane 10,9
C4  // 63 x52y50 INMUX plane 12,11
88  // 64 x52y50 SB_BIG plane 1
12  // 65 x52y50 SB_BIG plane 1
00  // 66 x52y50 SB_DRIVE plane 2,1
48  // 67 x52y50 SB_BIG plane 2
10  // 68 x52y50 SB_BIG plane 2
48  // 69 x52y50 SB_BIG plane 3
24  // 70 x52y50 SB_BIG plane 3
00  // 71 x52y50 SB_DRIVE plane 4,3
00  // 72 x52y50 SB_BIG plane 4
04  // 73 x52y50 SB_BIG plane 4
48  // 74 x52y50 SB_BIG plane 5
12  // 75 x52y50 SB_BIG plane 5
00  // 76 x52y50 SB_DRIVE plane 6,5
48  // 77 x52y50 SB_BIG plane 6
00  // 78 x52y50 SB_BIG plane 6
51  // 79 x52y50 SB_BIG plane 7
12  // 80 x52y50 SB_BIG plane 7
00  // 81 x52y50 SB_DRIVE plane 8,7
00  // 82 x52y50 SB_BIG plane 8
20  // 83 x52y50 SB_BIG plane 8
00  // 84 x52y50 SB_BIG plane 9
00  // 85 x52y50 SB_BIG plane 9
00  // 86 x52y50 SB_DRIVE plane 10,9
00  // 87 x52y50 SB_BIG plane 10
04  // 88 x52y50 SB_BIG plane 10
00  // 89 x52y50 SB_BIG plane 11
00  // 90 x52y50 SB_BIG plane 11
00  // 91 x52y50 SB_DRIVE plane 12,11
00  // 92 x52y50 SB_BIG plane 12
00  // 93 x52y50 SB_BIG plane 12
F8  // 94 x51y49 SB_SML plane 1
83  // 95 x51y49 SB_SML plane 2,1
2E  // 96 x51y49 SB_SML plane 2
A8  // 97 x51y49 SB_SML plane 3
94  // 98 x51y49 SB_SML plane 4,3
01  // 99 x51y49 SB_SML plane 4
39  // 100 x51y49 SB_SML plane 5
82  // 101 x51y49 SB_SML plane 6,5
6A  // 102 x51y49 SB_SML plane 6
A8  // 103 x51y49 SB_SML plane 7
00  // 104 x51y49 SB_SML plane 8,7
00  // 105 x51y49 SB_SML plane 8
00  // 106 x51y49 SB_SML plane 9
90  // 107 x51y49 SB_SML plane 10,9
06  // 108 x51y49 SB_SML plane 10
40  // 109 x51y49 SB_SML plane 11
7D // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x53y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F985     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
19 // y_sel: 49
A7 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F98D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x53y49 CPE[0]
00  //  1 x53y49 CPE[1]
00  //  2 x53y49 CPE[2]
00  //  3 x53y49 CPE[3]
00  //  4 x53y49 CPE[4]
00  //  5 x53y49 CPE[5]
00  //  6 x53y49 CPE[6]
00  //  7 x53y49 CPE[7]
00  //  8 x53y49 CPE[8]
00  //  9 x53y49 CPE[9]
FF  // 10 x53y50 CPE[0]  _a324  C_////Bridge
FF  // 11 x53y50 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x53y50 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x53y50 CPE[3]
00  // 14 x53y50 CPE[4]
00  // 15 x53y50 CPE[5]
00  // 16 x53y50 CPE[6]
A2  // 17 x53y50 CPE[7]
00  // 18 x53y50 CPE[8]
00  // 19 x53y50 CPE[9]
FC  // 20 x54y49 CPE[0]  net1 = net2: _a177  C_AND/D//AND/D
FA  // 21 x54y49 CPE[1]  80'h00_E900_80_0000_0C88_FAFC modified with path inversions
88  // 22 x54y49 CPE[2]  80'h00_EA00_80_0000_0C88_FAFC from netlist
0C  // 23 x54y49 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x54y49 CPE[4]
00  // 25 x54y49 CPE[5]
80  // 26 x54y49 CPE[6]
00  // 27 x54y49 CPE[7]
E9  // 28 x54y49 CPE[8]
00  // 29 x54y49 CPE[9]
F3  // 30 x54y50 CPE[0]  _a175  C_///AND/D
FF  // 31 x54y50 CPE[1]  80'h00_E500_80_0000_0C08_FFF3 modified with path inversions
08  // 32 x54y50 CPE[2]  80'h00_EA00_80_0000_0C08_FFFC from netlist
0C  // 33 x54y50 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 34 x54y50 CPE[4]
00  // 35 x54y50 CPE[5]
80  // 36 x54y50 CPE[6]
00  // 37 x54y50 CPE[7]
E5  // 38 x54y50 CPE[8]
00  // 39 x54y50 CPE[9]
01  // 40 x53y49 INMUX plane 2,1
08  // 41 x53y49 INMUX plane 4,3
21  // 42 x53y49 INMUX plane 6,5
00  // 43 x53y49 INMUX plane 8,7
08  // 44 x53y49 INMUX plane 10,9
01  // 45 x53y49 INMUX plane 12,11
00  // 46 x53y50 INMUX plane 2,1
06  // 47 x53y50 INMUX plane 4,3
00  // 48 x53y50 INMUX plane 6,5
00  // 49 x53y50 INMUX plane 8,7
01  // 50 x53y50 INMUX plane 10,9
00  // 51 x53y50 INMUX plane 12,11
20  // 52 x54y49 INMUX plane 2,1
03  // 53 x54y49 INMUX plane 4,3
01  // 54 x54y49 INMUX plane 6,5
00  // 55 x54y49 INMUX plane 8,7
A1  // 56 x54y49 INMUX plane 10,9
CC  // 57 x54y49 INMUX plane 12,11
30  // 58 x54y50 INMUX plane 2,1
00  // 59 x54y50 INMUX plane 4,3
20  // 60 x54y50 INMUX plane 6,5
41  // 61 x54y50 INMUX plane 8,7
A1  // 62 x54y50 INMUX plane 10,9
04  // 63 x54y50 INMUX plane 12,11
06  // 64 x53y49 SB_BIG plane 1
02  // 65 x53y49 SB_BIG plane 1
04  // 66 x53y49 SB_DRIVE plane 2,1
48  // 67 x53y49 SB_BIG plane 2
12  // 68 x53y49 SB_BIG plane 2
48  // 69 x53y49 SB_BIG plane 3
10  // 70 x53y49 SB_BIG plane 3
00  // 71 x53y49 SB_DRIVE plane 4,3
48  // 72 x53y49 SB_BIG plane 4
12  // 73 x53y49 SB_BIG plane 4
00  // 74 x53y49 SB_BIG plane 5
00  // 75 x53y49 SB_BIG plane 5
00  // 76 x53y49 SB_DRIVE plane 6,5
11  // 77 x53y49 SB_BIG plane 6
23  // 78 x53y49 SB_BIG plane 6
48  // 79 x53y49 SB_BIG plane 7
12  // 80 x53y49 SB_BIG plane 7
00  // 81 x53y49 SB_DRIVE plane 8,7
48  // 82 x53y49 SB_BIG plane 8
12  // 83 x53y49 SB_BIG plane 8
80  // 84 x53y49 SB_BIG plane 9
00  // 85 x53y49 SB_BIG plane 9
00  // 86 x53y49 SB_DRIVE plane 10,9
11  // 87 x53y49 SB_BIG plane 10
00  // 88 x53y49 SB_BIG plane 10
00  // 89 x53y49 SB_BIG plane 11
00  // 90 x53y49 SB_BIG plane 11
00  // 91 x53y49 SB_DRIVE plane 12,11
02  // 92 x53y49 SB_BIG plane 12
00  // 93 x53y49 SB_BIG plane 12
00  // 94 x54y50 SB_SML plane 1
80  // 95 x54y50 SB_SML plane 2,1
28  // 96 x54y50 SB_SML plane 2
28  // 97 x54y50 SB_SML plane 3
80  // 98 x54y50 SB_SML plane 4,3
20  // 99 x54y50 SB_SML plane 4
00  // 100 x54y50 SB_SML plane 5
80  // 101 x54y50 SB_SML plane 6,5
2A  // 102 x54y50 SB_SML plane 6
18  // 103 x54y50 SB_SML plane 7
83  // 104 x54y50 SB_SML plane 8,7
2A  // 105 x54y50 SB_SML plane 8
37 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F9FD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA05
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
5F  //  0 x1y51 CPE[0]  _a309  C_///AND/
FF  //  1 x1y51 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x1y51 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x1y51 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
60  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
08  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
00  // 40 x1y51 INMUX plane 2,1
05  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
05  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
48  // 64 x2y52 SB_BIG plane 1
12  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
39  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
D1 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x43y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA71     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1A // y_sel: 51
44 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA79
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
53  //  0 x43y51 CPE[0]  _a214  C_AND/D///    _a285  C_///AND/
F3  //  1 x43y51 CPE[1]  80'h00_E660_00_0000_0C88_F353 modified with path inversions
88  //  2 x43y51 CPE[2]  80'h00_EA60_00_0000_0C88_FCAC from netlist
0C  //  3 x43y51 CPE[3]      00_0C00_00_0000_0000_0FFF difference
00  //  4 x43y51 CPE[4]
00  //  5 x43y51 CPE[5]
00  //  6 x43y51 CPE[6]
60  //  7 x43y51 CPE[7]
E6  //  8 x43y51 CPE[8]
00  //  9 x43y51 CPE[9]
00  // 10 x43y52 CPE[0]
00  // 11 x43y52 CPE[1]
00  // 12 x43y52 CPE[2]
00  // 13 x43y52 CPE[3]
00  // 14 x43y52 CPE[4]
00  // 15 x43y52 CPE[5]
00  // 16 x43y52 CPE[6]
00  // 17 x43y52 CPE[7]
00  // 18 x43y52 CPE[8]
00  // 19 x43y52 CPE[9]
00  // 20 x44y51 CPE[0]
00  // 21 x44y51 CPE[1]
00  // 22 x44y51 CPE[2]
00  // 23 x44y51 CPE[3]
00  // 24 x44y51 CPE[4]
00  // 25 x44y51 CPE[5]
00  // 26 x44y51 CPE[6]
00  // 27 x44y51 CPE[7]
00  // 28 x44y51 CPE[8]
00  // 29 x44y51 CPE[9]
F3  // 30 x44y52 CPE[0]  _a231  C_AND/D///    _a234  C_///AND/D
F3  // 31 x44y52 CPE[1]  80'h00_D900_80_0000_0C88_F3F3 modified with path inversions
88  // 32 x44y52 CPE[2]  80'h00_EA00_80_0000_0C88_FCFC from netlist
0C  // 33 x44y52 CPE[3]      00_3300_00_0000_0000_0F0F difference
00  // 34 x44y52 CPE[4]
00  // 35 x44y52 CPE[5]
80  // 36 x44y52 CPE[6]
00  // 37 x44y52 CPE[7]
D9  // 38 x44y52 CPE[8]
00  // 39 x44y52 CPE[9]
20  // 40 x43y51 INMUX plane 2,1
05  // 41 x43y51 INMUX plane 4,3
20  // 42 x43y51 INMUX plane 6,5
00  // 43 x43y51 INMUX plane 8,7
35  // 44 x43y51 INMUX plane 10,9
29  // 45 x43y51 INMUX plane 12,11
00  // 46 x43y52 INMUX plane 2,1
00  // 47 x43y52 INMUX plane 4,3
00  // 48 x43y52 INMUX plane 6,5
00  // 49 x43y52 INMUX plane 8,7
01  // 50 x43y52 INMUX plane 10,9
01  // 51 x43y52 INMUX plane 12,11
01  // 52 x44y51 INMUX plane 2,1
0A  // 53 x44y51 INMUX plane 4,3
41  // 54 x44y51 INMUX plane 6,5
40  // 55 x44y51 INMUX plane 8,7
40  // 56 x44y51 INMUX plane 10,9
44  // 57 x44y51 INMUX plane 12,11
28  // 58 x44y52 INMUX plane 2,1
12  // 59 x44y52 INMUX plane 4,3
58  // 60 x44y52 INMUX plane 6,5
40  // 61 x44y52 INMUX plane 8,7
50  // 62 x44y52 INMUX plane 10,9
6C  // 63 x44y52 INMUX plane 12,11
41  // 64 x43y51 SB_BIG plane 1
12  // 65 x43y51 SB_BIG plane 1
00  // 66 x43y51 SB_DRIVE plane 2,1
00  // 67 x43y51 SB_BIG plane 2
00  // 68 x43y51 SB_BIG plane 2
00  // 69 x43y51 SB_BIG plane 3
00  // 70 x43y51 SB_BIG plane 3
00  // 71 x43y51 SB_DRIVE plane 4,3
82  // 72 x43y51 SB_BIG plane 4
14  // 73 x43y51 SB_BIG plane 4
41  // 74 x43y51 SB_BIG plane 5
12  // 75 x43y51 SB_BIG plane 5
00  // 76 x43y51 SB_DRIVE plane 6,5
00  // 77 x43y51 SB_BIG plane 6
00  // 78 x43y51 SB_BIG plane 6
00  // 79 x43y51 SB_BIG plane 7
00  // 80 x43y51 SB_BIG plane 7
00  // 81 x43y51 SB_DRIVE plane 8,7
48  // 82 x43y51 SB_BIG plane 8
12  // 83 x43y51 SB_BIG plane 8
00  // 84 x43y51 SB_BIG plane 9
00  // 85 x43y51 SB_BIG plane 9
00  // 86 x43y51 SB_DRIVE plane 10,9
00  // 87 x43y51 SB_BIG plane 10
00  // 88 x43y51 SB_BIG plane 10
C0  // 89 x43y51 SB_BIG plane 11
00  // 90 x43y51 SB_BIG plane 11
00  // 91 x43y51 SB_DRIVE plane 12,11
00  // 92 x43y51 SB_BIG plane 12
00  // 93 x43y51 SB_BIG plane 12
A8  // 94 x44y52 SB_SML plane 1
02  // 95 x44y52 SB_SML plane 2,1
00  // 96 x44y52 SB_SML plane 2
82  // 97 x44y52 SB_SML plane 3
85  // 98 x44y52 SB_SML plane 4,3
08  // 99 x44y52 SB_SML plane 4
D2  // 100 x44y52 SB_SML plane 5
03  // 101 x44y52 SB_SML plane 6,5
00  // 102 x44y52 SB_SML plane 6
00  // 103 x44y52 SB_SML plane 7
80  // 104 x44y52 SB_SML plane 8,7
28  // 105 x44y52 SB_SML plane 8
30  // 106 x44y52 SB_SML plane 9
02  // 107 x44y52 SB_SML plane 10,9
E0 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x45y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FAEB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1A // y_sel: 51
9C // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FAF3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x45y51 CPE[0]  _a198  C_AND/D///    
FA  //  1 x45y51 CPE[1]  80'h00_D600_00_0000_0C88_FAFF modified with path inversions
88  //  2 x45y51 CPE[2]  80'h00_EA00_00_0000_0C88_FAFF from netlist
0C  //  3 x45y51 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  //  4 x45y51 CPE[4]
00  //  5 x45y51 CPE[5]
00  //  6 x45y51 CPE[6]
00  //  7 x45y51 CPE[7]
D6  //  8 x45y51 CPE[8]
00  //  9 x45y51 CPE[9]
F5  // 10 x45y52 CPE[0]  _a203  C_///AND/D
FF  // 11 x45y52 CPE[1]  80'h00_EA00_80_0000_0C08_FFF5 modified with path inversions
08  // 12 x45y52 CPE[2]  80'h00_EA00_80_0000_0C08_FFFA from netlist
0C  // 13 x45y52 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x45y52 CPE[4]
00  // 15 x45y52 CPE[5]
80  // 16 x45y52 CPE[6]
00  // 17 x45y52 CPE[7]
EA  // 18 x45y52 CPE[8]
00  // 19 x45y52 CPE[9]
FC  // 20 x46y51 CPE[0]  _a200  C_AND/D///    _a199  C_///AND/D
3F  // 21 x46y51 CPE[1]  80'h00_EA00_80_0000_0C88_3FFC modified with path inversions
88  // 22 x46y51 CPE[2]  80'h00_EA00_80_0000_0C88_CFFC from netlist
0C  // 23 x46y51 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x46y51 CPE[4]
00  // 25 x46y51 CPE[5]
80  // 26 x46y51 CPE[6]
00  // 27 x46y51 CPE[7]
EA  // 28 x46y51 CPE[8]
00  // 29 x46y51 CPE[9]
FF  // 30 x46y52 CPE[0]  _a202  C_AND/D///    
FA  // 31 x46y52 CPE[1]  80'h00_EA00_00_0000_0C88_FAFF modified with path inversions
88  // 32 x46y52 CPE[2]  80'h00_EA00_00_0000_0C88_FAFF from netlist
0C  // 33 x46y52 CPE[3]
00  // 34 x46y52 CPE[4]
00  // 35 x46y52 CPE[5]
00  // 36 x46y52 CPE[6]
00  // 37 x46y52 CPE[7]
EA  // 38 x46y52 CPE[8]
00  // 39 x46y52 CPE[9]
02  // 40 x45y51 INMUX plane 2,1
08  // 41 x45y51 INMUX plane 4,3
03  // 42 x45y51 INMUX plane 6,5
00  // 43 x45y51 INMUX plane 8,7
0B  // 44 x45y51 INMUX plane 10,9
14  // 45 x45y51 INMUX plane 12,11
01  // 46 x45y52 INMUX plane 2,1
00  // 47 x45y52 INMUX plane 4,3
0A  // 48 x45y52 INMUX plane 6,5
00  // 49 x45y52 INMUX plane 8,7
08  // 50 x45y52 INMUX plane 10,9
0C  // 51 x45y52 INMUX plane 12,11
30  // 52 x46y51 INMUX plane 2,1
22  // 53 x46y51 INMUX plane 4,3
18  // 54 x46y51 INMUX plane 6,5
79  // 55 x46y51 INMUX plane 8,7
21  // 56 x46y51 INMUX plane 10,9
64  // 57 x46y51 INMUX plane 12,11
00  // 58 x46y52 INMUX plane 2,1
10  // 59 x46y52 INMUX plane 4,3
05  // 60 x46y52 INMUX plane 6,5
40  // 61 x46y52 INMUX plane 8,7
20  // 62 x46y52 INMUX plane 10,9
44  // 63 x46y52 INMUX plane 12,11
92  // 64 x46y52 SB_BIG plane 1
18  // 65 x46y52 SB_BIG plane 1
00  // 66 x46y52 SB_DRIVE plane 2,1
48  // 67 x46y52 SB_BIG plane 2
12  // 68 x46y52 SB_BIG plane 2
48  // 69 x46y52 SB_BIG plane 3
10  // 70 x46y52 SB_BIG plane 3
00  // 71 x46y52 SB_DRIVE plane 4,3
C8  // 72 x46y52 SB_BIG plane 4
16  // 73 x46y52 SB_BIG plane 4
48  // 74 x46y52 SB_BIG plane 5
14  // 75 x46y52 SB_BIG plane 5
00  // 76 x46y52 SB_DRIVE plane 6,5
94  // 77 x46y52 SB_BIG plane 6
14  // 78 x46y52 SB_BIG plane 6
08  // 79 x46y52 SB_BIG plane 7
12  // 80 x46y52 SB_BIG plane 7
00  // 81 x46y52 SB_DRIVE plane 8,7
CE  // 82 x46y52 SB_BIG plane 8
24  // 83 x46y52 SB_BIG plane 8
58  // 84 x46y52 SB_BIG plane 9
29  // 85 x46y52 SB_BIG plane 9
00  // 86 x46y52 SB_DRIVE plane 10,9
48  // 87 x46y52 SB_BIG plane 10
16  // 88 x46y52 SB_BIG plane 10
48  // 89 x46y52 SB_BIG plane 11
12  // 90 x46y52 SB_BIG plane 11
00  // 91 x46y52 SB_DRIVE plane 12,11
48  // 92 x46y52 SB_BIG plane 12
12  // 93 x46y52 SB_BIG plane 12
C8  // 94 x45y51 SB_SML plane 1
84  // 95 x45y51 SB_SML plane 2,1
2A  // 96 x45y51 SB_SML plane 2
A8  // 97 x45y51 SB_SML plane 3
83  // 98 x45y51 SB_SML plane 4,3
22  // 99 x45y51 SB_SML plane 4
A8  // 100 x45y51 SB_SML plane 5
80  // 101 x45y51 SB_SML plane 6,5
28  // 102 x45y51 SB_SML plane 6
A8  // 103 x45y51 SB_SML plane 7
12  // 104 x45y51 SB_SML plane 8,7
57  // 105 x45y51 SB_SML plane 8
A8  // 106 x45y51 SB_SML plane 9
84  // 107 x45y51 SB_SML plane 10,9
2C  // 108 x45y51 SB_SML plane 10
A8  // 109 x45y51 SB_SML plane 11
82  // 110 x45y51 SB_SML plane 12,11
2E  // 111 x45y51 SB_SML plane 12
55 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x47y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB69     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1A // y_sel: 51
54 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FB71
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x47y51 CPE[0]  net1 = net2: _a223  C_AND/D//AND/D
3F  //  1 x47y51 CPE[1]  80'h00_E900_80_0000_0C88_3FFA modified with path inversions
88  //  2 x47y51 CPE[2]  80'h00_EA00_80_0000_0C88_CFFA from netlist
0C  //  3 x47y51 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x47y51 CPE[4]
00  //  5 x47y51 CPE[5]
80  //  6 x47y51 CPE[6]
00  //  7 x47y51 CPE[7]
E9  //  8 x47y51 CPE[8]
00  //  9 x47y51 CPE[9]
CF  // 10 x47y52 CPE[0]  _a41  C_AND////    _a201  C_///AND/D
8C  // 11 x47y52 CPE[1]  80'h00_D618_80_0000_0C88_8CCF modified with path inversions
88  // 12 x47y52 CPE[2]  80'h00_EA18_80_0000_0C88_13CF from netlist
0C  // 13 x47y52 CPE[3]      00_3C00_00_0000_0000_9F00 difference
00  // 14 x47y52 CPE[4]
00  // 15 x47y52 CPE[5]
80  // 16 x47y52 CPE[6]
18  // 17 x47y52 CPE[7]
D6  // 18 x47y52 CPE[8]
00  // 19 x47y52 CPE[9]
A0  // 20 x48y51 CPE[0]  net1 = net2: _a115  C_ADDF2/D//ADDF2/D
A0  // 21 x48y51 CPE[1]  80'h00_ED00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y51 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y51 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 24 x48y51 CPE[4]
00  // 25 x48y51 CPE[5]
80  // 26 x48y51 CPE[6]
00  // 27 x48y51 CPE[7]
ED  // 28 x48y51 CPE[8]
00  // 29 x48y51 CPE[9]
30  // 30 x48y52 CPE[0]  net1 = net2: _a117  C_ADDF2/D//ADDF2/D
30  // 31 x48y52 CPE[1]  80'h00_DE00_80_0020_0C66_3030 modified with path inversions
66  // 32 x48y52 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y52 CPE[3]      00_3000_00_0000_0000_F0F0 difference
20  // 34 x48y52 CPE[4]
00  // 35 x48y52 CPE[5]
80  // 36 x48y52 CPE[6]
00  // 37 x48y52 CPE[7]
DE  // 38 x48y52 CPE[8]
00  // 39 x48y52 CPE[9]
04  // 40 x47y51 INMUX plane 2,1
02  // 41 x47y51 INMUX plane 4,3
00  // 42 x47y51 INMUX plane 6,5
0D  // 43 x47y51 INMUX plane 8,7
09  // 44 x47y51 INMUX plane 10,9
04  // 45 x47y51 INMUX plane 12,11
00  // 46 x47y52 INMUX plane 2,1
24  // 47 x47y52 INMUX plane 4,3
28  // 48 x47y52 INMUX plane 6,5
06  // 49 x47y52 INMUX plane 8,7
20  // 50 x47y52 INMUX plane 10,9
0C  // 51 x47y52 INMUX plane 12,11
00  // 52 x48y51 INMUX plane 2,1
10  // 53 x48y51 INMUX plane 4,3
02  // 54 x48y51 INMUX plane 6,5
40  // 55 x48y51 INMUX plane 8,7
01  // 56 x48y51 INMUX plane 10,9
04  // 57 x48y51 INMUX plane 12,11
00  // 58 x48y52 INMUX plane 2,1
28  // 59 x48y52 INMUX plane 4,3
00  // 60 x48y52 INMUX plane 6,5
3A  // 61 x48y52 INMUX plane 8,7
00  // 62 x48y52 INMUX plane 10,9
EC  // 63 x48y52 INMUX plane 12,11
48  // 64 x47y51 SB_BIG plane 1
12  // 65 x47y51 SB_BIG plane 1
04  // 66 x47y51 SB_DRIVE plane 2,1
41  // 67 x47y51 SB_BIG plane 2
12  // 68 x47y51 SB_BIG plane 2
41  // 69 x47y51 SB_BIG plane 3
14  // 70 x47y51 SB_BIG plane 3
00  // 71 x47y51 SB_DRIVE plane 4,3
59  // 72 x47y51 SB_BIG plane 4
12  // 73 x47y51 SB_BIG plane 4
58  // 74 x47y51 SB_BIG plane 5
24  // 75 x47y51 SB_BIG plane 5
00  // 76 x47y51 SB_DRIVE plane 6,5
91  // 77 x47y51 SB_BIG plane 6
34  // 78 x47y51 SB_BIG plane 6
82  // 79 x47y51 SB_BIG plane 7
16  // 80 x47y51 SB_BIG plane 7
00  // 81 x47y51 SB_DRIVE plane 8,7
48  // 82 x47y51 SB_BIG plane 8
12  // 83 x47y51 SB_BIG plane 8
CC  // 84 x47y51 SB_BIG plane 9
24  // 85 x47y51 SB_BIG plane 9
00  // 86 x47y51 SB_DRIVE plane 10,9
48  // 87 x47y51 SB_BIG plane 10
02  // 88 x47y51 SB_BIG plane 10
48  // 89 x47y51 SB_BIG plane 11
12  // 90 x47y51 SB_BIG plane 11
00  // 91 x47y51 SB_DRIVE plane 12,11
91  // 92 x47y51 SB_BIG plane 12
22  // 93 x47y51 SB_BIG plane 12
A8  // 94 x48y52 SB_SML plane 1
80  // 95 x48y52 SB_SML plane 2,1
28  // 96 x48y52 SB_SML plane 2
28  // 97 x48y52 SB_SML plane 3
33  // 98 x48y52 SB_SML plane 4,3
49  // 99 x48y52 SB_SML plane 4
21  // 100 x48y52 SB_SML plane 5
82  // 101 x48y52 SB_SML plane 6,5
4A  // 102 x48y52 SB_SML plane 6
A8  // 103 x48y52 SB_SML plane 7
82  // 104 x48y52 SB_SML plane 8,7
2A  // 105 x48y52 SB_SML plane 8
E3  // 106 x48y52 SB_SML plane 9
81  // 107 x48y52 SB_SML plane 10,9
2A  // 108 x48y52 SB_SML plane 10
A8  // 109 x48y52 SB_SML plane 11
12  // 110 x48y52 SB_SML plane 12,11
2A  // 111 x48y52 SB_SML plane 12
89 // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x49y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FBE7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1A // y_sel: 51
8C // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FBEF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x49y51 CPE[0]  _a38  C_AND////    
C1  //  1 x49y51 CPE[1]  80'h00_0018_00_0000_0C88_C1FF modified with path inversions
88  //  2 x49y51 CPE[2]  80'h00_0018_00_0000_0C88_C8FF from netlist
0C  //  3 x49y51 CPE[3]      00_0000_00_0000_0000_0900 difference
00  //  4 x49y51 CPE[4]
00  //  5 x49y51 CPE[5]
00  //  6 x49y51 CPE[6]
18  //  7 x49y51 CPE[7]
00  //  8 x49y51 CPE[8]
00  //  9 x49y51 CPE[9]
13  // 10 x49y52 CPE[0]  _a90  C_AND////    
2F  // 11 x49y52 CPE[1]  80'h00_0018_00_0000_0888_2F13 modified with path inversions
88  // 12 x49y52 CPE[2]  80'h00_0018_00_0000_0888_4F4C from netlist
08  // 13 x49y52 CPE[3]      00_0000_00_0000_0000_605F difference
00  // 14 x49y52 CPE[4]
00  // 15 x49y52 CPE[5]
00  // 16 x49y52 CPE[6]
18  // 17 x49y52 CPE[7]
00  // 18 x49y52 CPE[8]
00  // 19 x49y52 CPE[9]
CF  // 20 x50y51 CPE[0]  net1 = net2: _a225  C_AND/D//AND/D
FA  // 21 x50y51 CPE[1]  80'h00_E900_80_0000_0C88_FACF modified with path inversions
88  // 22 x50y51 CPE[2]  80'h00_EA00_80_0000_0C88_FACF from netlist
0C  // 23 x50y51 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x50y51 CPE[4]
00  // 25 x50y51 CPE[5]
80  // 26 x50y51 CPE[6]
00  // 27 x50y51 CPE[7]
E9  // 28 x50y51 CPE[8]
00  // 29 x50y51 CPE[9]
CF  // 30 x50y52 CPE[0]  _a82  C_AND////    _a230  C_///AND/D
15  // 31 x50y52 CPE[1]  80'h00_E918_80_0000_0C88_15CF modified with path inversions
88  // 32 x50y52 CPE[2]  80'h00_EA18_80_0000_0C88_1ACF from netlist
0C  // 33 x50y52 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 34 x50y52 CPE[4]
00  // 35 x50y52 CPE[5]
80  // 36 x50y52 CPE[6]
18  // 37 x50y52 CPE[7]
E9  // 38 x50y52 CPE[8]
00  // 39 x50y52 CPE[9]
04  // 40 x49y51 INMUX plane 2,1
02  // 41 x49y51 INMUX plane 4,3
32  // 42 x49y51 INMUX plane 6,5
11  // 43 x49y51 INMUX plane 8,7
02  // 44 x49y51 INMUX plane 10,9
00  // 45 x49y51 INMUX plane 12,11
20  // 46 x49y52 INMUX plane 2,1
0A  // 47 x49y52 INMUX plane 4,3
01  // 48 x49y52 INMUX plane 6,5
09  // 49 x49y52 INMUX plane 8,7
01  // 50 x49y52 INMUX plane 10,9
08  // 51 x49y52 INMUX plane 12,11
00  // 52 x50y51 INMUX plane 2,1
33  // 53 x50y51 INMUX plane 4,3
05  // 54 x50y51 INMUX plane 6,5
20  // 55 x50y51 INMUX plane 8,7
21  // 56 x50y51 INMUX plane 10,9
25  // 57 x50y51 INMUX plane 12,11
04  // 58 x50y52 INMUX plane 2,1
20  // 59 x50y52 INMUX plane 4,3
06  // 60 x50y52 INMUX plane 6,5
F9  // 61 x50y52 INMUX plane 8,7
29  // 62 x50y52 INMUX plane 10,9
2D  // 63 x50y52 INMUX plane 12,11
48  // 64 x50y52 SB_BIG plane 1
12  // 65 x50y52 SB_BIG plane 1
01  // 66 x50y52 SB_DRIVE plane 2,1
48  // 67 x50y52 SB_BIG plane 2
12  // 68 x50y52 SB_BIG plane 2
48  // 69 x50y52 SB_BIG plane 3
00  // 70 x50y52 SB_BIG plane 3
00  // 71 x50y52 SB_DRIVE plane 4,3
08  // 72 x50y52 SB_BIG plane 4
10  // 73 x50y52 SB_BIG plane 4
90  // 74 x50y52 SB_BIG plane 5
16  // 75 x50y52 SB_BIG plane 5
00  // 76 x50y52 SB_DRIVE plane 6,5
48  // 77 x50y52 SB_BIG plane 6
12  // 78 x50y52 SB_BIG plane 6
41  // 79 x50y52 SB_BIG plane 7
14  // 80 x50y52 SB_BIG plane 7
00  // 81 x50y52 SB_DRIVE plane 8,7
48  // 82 x50y52 SB_BIG plane 8
12  // 83 x50y52 SB_BIG plane 8
31  // 84 x50y52 SB_BIG plane 9
24  // 85 x50y52 SB_BIG plane 9
40  // 86 x50y52 SB_DRIVE plane 10,9
08  // 87 x50y52 SB_BIG plane 10
10  // 88 x50y52 SB_BIG plane 10
48  // 89 x50y52 SB_BIG plane 11
12  // 90 x50y52 SB_BIG plane 11
00  // 91 x50y52 SB_DRIVE plane 12,11
50  // 92 x50y52 SB_BIG plane 12
24  // 93 x50y52 SB_BIG plane 12
A8  // 94 x49y51 SB_SML plane 1
B2  // 95 x49y51 SB_SML plane 2,1
15  // 96 x49y51 SB_SML plane 2
28  // 97 x49y51 SB_SML plane 3
82  // 98 x49y51 SB_SML plane 4,3
2C  // 99 x49y51 SB_SML plane 4
A8  // 100 x49y51 SB_SML plane 5
82  // 101 x49y51 SB_SML plane 6,5
2A  // 102 x49y51 SB_SML plane 6
E8  // 103 x49y51 SB_SML plane 7
92  // 104 x49y51 SB_SML plane 8,7
5C  // 105 x49y51 SB_SML plane 8
B1  // 106 x49y51 SB_SML plane 9
82  // 107 x49y51 SB_SML plane 10,9
2A  // 108 x49y51 SB_SML plane 10
A8  // 109 x49y51 SB_SML plane 11
82  // 110 x49y51 SB_SML plane 12,11
2A  // 111 x49y51 SB_SML plane 12
A6 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x51y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC65     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1A // y_sel: 51
E4 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC6D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x51y51 CPE[0]  _a316  C_////Bridge
FF  //  1 x51y51 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  //  2 x51y51 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  //  3 x51y51 CPE[3]
00  //  4 x51y51 CPE[4]
00  //  5 x51y51 CPE[5]
00  //  6 x51y51 CPE[6]
A7  //  7 x51y51 CPE[7]
00  //  8 x51y51 CPE[8]
00  //  9 x51y51 CPE[9]
FF  // 10 x51y52 CPE[0]  _a208  C_AND/D///    
AF  // 11 x51y52 CPE[1]  80'h00_D900_00_0000_0C88_AFFF modified with path inversions
88  // 12 x51y52 CPE[2]  80'h00_EA00_00_0000_0C88_AFFF from netlist
0C  // 13 x51y52 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 14 x51y52 CPE[4]
00  // 15 x51y52 CPE[5]
00  // 16 x51y52 CPE[6]
00  // 17 x51y52 CPE[7]
D9  // 18 x51y52 CPE[8]
00  // 19 x51y52 CPE[9]
AF  // 20 x52y51 CPE[0]  net1 = net2: _a178  C_AND/D//AND/D
5F  // 21 x52y51 CPE[1]  80'h00_EA00_80_0000_0C88_5FAF modified with path inversions
88  // 22 x52y51 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 23 x52y51 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x52y51 CPE[4]
00  // 25 x52y51 CPE[5]
80  // 26 x52y51 CPE[6]
00  // 27 x52y51 CPE[7]
EA  // 28 x52y51 CPE[8]
00  // 29 x52y51 CPE[9]
33  // 30 x52y52 CPE[0]  _a32  C_MX4b////    
00  // 31 x52y52 CPE[1]  80'h00_0018_00_0040_0A32_0033 modified with path inversions
32  // 32 x52y52 CPE[2]  80'h00_0018_00_0040_0A30_00CC from netlist
0A  // 33 x52y52 CPE[3]      00_0000_00_0000_0002_00FF difference
40  // 34 x52y52 CPE[4]
00  // 35 x52y52 CPE[5]
00  // 36 x52y52 CPE[6]
18  // 37 x52y52 CPE[7]
00  // 38 x52y52 CPE[8]
00  // 39 x52y52 CPE[9]
08  // 40 x51y51 INMUX plane 2,1
00  // 41 x51y51 INMUX plane 4,3
20  // 42 x51y51 INMUX plane 6,5
00  // 43 x51y51 INMUX plane 8,7
00  // 44 x51y51 INMUX plane 10,9
00  // 45 x51y51 INMUX plane 12,11
00  // 46 x51y52 INMUX plane 2,1
00  // 47 x51y52 INMUX plane 4,3
00  // 48 x51y52 INMUX plane 6,5
05  // 49 x51y52 INMUX plane 8,7
30  // 50 x51y52 INMUX plane 10,9
21  // 51 x51y52 INMUX plane 12,11
0A  // 52 x52y51 INMUX plane 2,1
04  // 53 x52y51 INMUX plane 4,3
40  // 54 x52y51 INMUX plane 6,5
05  // 55 x52y51 INMUX plane 8,7
A8  // 56 x52y51 INMUX plane 10,9
04  // 57 x52y51 INMUX plane 12,11
21  // 58 x52y52 INMUX plane 2,1
28  // 59 x52y52 INMUX plane 4,3
66  // 60 x52y52 INMUX plane 6,5
01  // 61 x52y52 INMUX plane 8,7
41  // 62 x52y52 INMUX plane 10,9
08  // 63 x52y52 INMUX plane 12,11
A0  // 64 x51y51 SB_BIG plane 1
24  // 65 x51y51 SB_BIG plane 1
02  // 66 x51y51 SB_DRIVE plane 2,1
59  // 67 x51y51 SB_BIG plane 2
12  // 68 x51y51 SB_BIG plane 2
48  // 69 x51y51 SB_BIG plane 3
04  // 70 x51y51 SB_BIG plane 3
00  // 71 x51y51 SB_DRIVE plane 4,3
48  // 72 x51y51 SB_BIG plane 4
12  // 73 x51y51 SB_BIG plane 4
94  // 74 x51y51 SB_BIG plane 5
22  // 75 x51y51 SB_BIG plane 5
00  // 76 x51y51 SB_DRIVE plane 6,5
48  // 77 x51y51 SB_BIG plane 6
12  // 78 x51y51 SB_BIG plane 6
48  // 79 x51y51 SB_BIG plane 7
10  // 80 x51y51 SB_BIG plane 7
00  // 81 x51y51 SB_DRIVE plane 8,7
9E  // 82 x51y51 SB_BIG plane 8
22  // 83 x51y51 SB_BIG plane 8
89  // 84 x51y51 SB_BIG plane 9
25  // 85 x51y51 SB_BIG plane 9
00  // 86 x51y51 SB_DRIVE plane 10,9
48  // 87 x51y51 SB_BIG plane 10
12  // 88 x51y51 SB_BIG plane 10
C2  // 89 x51y51 SB_BIG plane 11
12  // 90 x51y51 SB_BIG plane 11
00  // 91 x51y51 SB_DRIVE plane 12,11
48  // 92 x51y51 SB_BIG plane 12
12  // 93 x51y51 SB_BIG plane 12
A8  // 94 x52y52 SB_SML plane 1
82  // 95 x52y52 SB_SML plane 2,1
2A  // 96 x52y52 SB_SML plane 2
A8  // 97 x52y52 SB_SML plane 3
80  // 98 x52y52 SB_SML plane 4,3
2A  // 99 x52y52 SB_SML plane 4
43  // 100 x52y52 SB_SML plane 5
11  // 101 x52y52 SB_SML plane 6,5
2A  // 102 x52y52 SB_SML plane 6
28  // 103 x52y52 SB_SML plane 7
80  // 104 x52y52 SB_SML plane 8,7
0A  // 105 x52y52 SB_SML plane 8
A8  // 106 x52y52 SB_SML plane 9
82  // 107 x52y52 SB_SML plane 10,9
2A  // 108 x52y52 SB_SML plane 10
A8  // 109 x52y52 SB_SML plane 11
82  // 110 x52y52 SB_SML plane 12,11
2A  // 111 x52y52 SB_SML plane 12
C6 // -- CRC low byte
AC // -- CRC high byte


// Config Latches on x53y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FCE3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1A // y_sel: 51
3C // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FCEB
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
FF  //  0 x53y51 CPE[0]  _a196  C_AND/D///    
F3  //  1 x53y51 CPE[1]  80'h00_EA00_00_0000_0C88_F3FF modified with path inversions
88  //  2 x53y51 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  //  3 x53y51 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x53y51 CPE[4]
00  //  5 x53y51 CPE[5]
00  //  6 x53y51 CPE[6]
00  //  7 x53y51 CPE[7]
EA  //  8 x53y51 CPE[8]
00  //  9 x53y51 CPE[9]
00  // 10 x53y52 CPE[0]
00  // 11 x53y52 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x53y52 CPE[2]
00  // 13 x53y52 CPE[3]
00  // 14 x53y52 CPE[4]
60  // 15 x53y52 CPE[5]
3F  // 16 x53y52 CPE[6]
00  // 17 x53y52 CPE[7]
00  // 18 x53y52 CPE[8]
00  // 19 x53y52 CPE[9]
3D  // 20 x54y51 CPE[0]  _a29  C_///ORAND/
FF  // 21 x54y51 CPE[1]  80'h00_0060_00_0000_0C08_FF3D modified with path inversions
08  // 22 x54y51 CPE[2]  80'h00_0060_00_0000_0C08_FF3E from netlist
0C  // 23 x54y51 CPE[3]      00_0000_00_0000_0000_0003 difference
00  // 24 x54y51 CPE[4]
00  // 25 x54y51 CPE[5]
00  // 26 x54y51 CPE[6]
60  // 27 x54y51 CPE[7]
00  // 28 x54y51 CPE[8]
00  // 29 x54y51 CPE[9]
00  // 30 x54y52 CPE[0]
00  // 31 x54y52 CPE[1]
00  // 32 x54y52 CPE[2]
00  // 33 x54y52 CPE[3]
00  // 34 x54y52 CPE[4]
00  // 35 x54y52 CPE[5]
00  // 36 x54y52 CPE[6]
00  // 37 x54y52 CPE[7]
00  // 38 x54y52 CPE[8]
00  // 39 x54y52 CPE[9]
01  // 40 x53y51 INMUX plane 2,1
00  // 41 x53y51 INMUX plane 4,3
28  // 42 x53y51 INMUX plane 6,5
00  // 43 x53y51 INMUX plane 8,7
20  // 44 x53y51 INMUX plane 10,9
04  // 45 x53y51 INMUX plane 12,11
00  // 46 x53y52 INMUX plane 2,1
00  // 47 x53y52 INMUX plane 4,3
09  // 48 x53y52 INMUX plane 6,5
05  // 49 x53y52 INMUX plane 8,7
08  // 50 x53y52 INMUX plane 10,9
00  // 51 x53y52 INMUX plane 12,11
0D  // 52 x54y51 INMUX plane 2,1
08  // 53 x54y51 INMUX plane 4,3
00  // 54 x54y51 INMUX plane 6,5
40  // 55 x54y51 INMUX plane 8,7
00  // 56 x54y51 INMUX plane 10,9
40  // 57 x54y51 INMUX plane 12,11
00  // 58 x54y52 INMUX plane 2,1
00  // 59 x54y52 INMUX plane 4,3
01  // 60 x54y52 INMUX plane 6,5
40  // 61 x54y52 INMUX plane 8,7
00  // 62 x54y52 INMUX plane 10,9
40  // 63 x54y52 INMUX plane 12,11
48  // 64 x54y52 SB_BIG plane 1
10  // 65 x54y52 SB_BIG plane 1
00  // 66 x54y52 SB_DRIVE plane 2,1
00  // 67 x54y52 SB_BIG plane 2
00  // 68 x54y52 SB_BIG plane 2
48  // 69 x54y52 SB_BIG plane 3
12  // 70 x54y52 SB_BIG plane 3
00  // 71 x54y52 SB_DRIVE plane 4,3
00  // 72 x54y52 SB_BIG plane 4
00  // 73 x54y52 SB_BIG plane 4
48  // 74 x54y52 SB_BIG plane 5
12  // 75 x54y52 SB_BIG plane 5
00  // 76 x54y52 SB_DRIVE plane 6,5
00  // 77 x54y52 SB_BIG plane 6
00  // 78 x54y52 SB_BIG plane 6
88  // 79 x54y52 SB_BIG plane 7
12  // 80 x54y52 SB_BIG plane 7
04  // 81 x54y52 SB_DRIVE plane 8,7
00  // 82 x54y52 SB_BIG plane 8
00  // 83 x54y52 SB_BIG plane 8
00  // 84 x54y52 SB_BIG plane 9
00  // 85 x54y52 SB_BIG plane 9
00  // 86 x54y52 SB_DRIVE plane 10,9
00  // 87 x54y52 SB_BIG plane 10
00  // 88 x54y52 SB_BIG plane 10
00  // 89 x54y52 SB_BIG plane 11
00  // 90 x54y52 SB_BIG plane 11
00  // 91 x54y52 SB_DRIVE plane 12,11
00  // 92 x54y52 SB_BIG plane 12
00  // 93 x54y52 SB_BIG plane 12
A8  // 94 x53y51 SB_SML plane 1
02  // 95 x53y51 SB_SML plane 2,1
00  // 96 x53y51 SB_SML plane 2
28  // 97 x53y51 SB_SML plane 3
02  // 98 x53y51 SB_SML plane 4,3
00  // 99 x53y51 SB_SML plane 4
A8  // 100 x53y51 SB_SML plane 5
02  // 101 x53y51 SB_SML plane 6,5
00  // 102 x53y51 SB_SML plane 6
A8  // 103 x53y51 SB_SML plane 7
02  // 104 x53y51 SB_SML plane 8,7
00  // 105 x53y51 SB_SML plane 8
00  // 106 x53y51 SB_SML plane 9
00  // 107 x53y51 SB_SML plane 10,9
06  // 108 x53y51 SB_SML plane 10
45 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x43y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FD5E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1B // y_sel: 53
CD // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FD66
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y53 CPE[0]
00  //  1 x43y53 CPE[1]
00  //  2 x43y53 CPE[2]
00  //  3 x43y53 CPE[3]
00  //  4 x43y53 CPE[4]
00  //  5 x43y53 CPE[5]
00  //  6 x43y53 CPE[6]
00  //  7 x43y53 CPE[7]
00  //  8 x43y53 CPE[8]
00  //  9 x43y53 CPE[9]
FF  // 10 x43y54 CPE[0]  _a235  C_AND/D///    
AF  // 11 x43y54 CPE[1]  80'h00_D600_00_0000_0C88_AFFF modified with path inversions
88  // 12 x43y54 CPE[2]  80'h00_EA00_00_0000_0C88_AFFF from netlist
0C  // 13 x43y54 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 14 x43y54 CPE[4]
00  // 15 x43y54 CPE[5]
00  // 16 x43y54 CPE[6]
00  // 17 x43y54 CPE[7]
D6  // 18 x43y54 CPE[8]
00  // 19 x43y54 CPE[9]
FF  // 20 x44y53 CPE[0]  _a233  C_AND/D///    
3F  // 21 x44y53 CPE[1]  80'h00_D600_00_0000_0C88_3FFF modified with path inversions
88  // 22 x44y53 CPE[2]  80'h00_EA00_00_0000_0C88_CFFF from netlist
0C  // 23 x44y53 CPE[3]      00_3C00_00_0000_0000_F000 difference
00  // 24 x44y53 CPE[4]
00  // 25 x44y53 CPE[5]
00  // 26 x44y53 CPE[6]
00  // 27 x44y53 CPE[7]
D6  // 28 x44y53 CPE[8]
00  // 29 x44y53 CPE[9]
00  // 30 x44y54 CPE[0]
00  // 31 x44y54 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x44y54 CPE[2]
00  // 33 x44y54 CPE[3]
00  // 34 x44y54 CPE[4]
60  // 35 x44y54 CPE[5]
3F  // 36 x44y54 CPE[6]
00  // 37 x44y54 CPE[7]
00  // 38 x44y54 CPE[8]
00  // 39 x44y54 CPE[9]
00  // 40 x43y53 INMUX plane 2,1
00  // 41 x43y53 INMUX plane 4,3
00  // 42 x43y53 INMUX plane 6,5
00  // 43 x43y53 INMUX plane 8,7
01  // 44 x43y53 INMUX plane 10,9
00  // 45 x43y53 INMUX plane 12,11
00  // 46 x43y54 INMUX plane 2,1
01  // 47 x43y54 INMUX plane 4,3
00  // 48 x43y54 INMUX plane 6,5
06  // 49 x43y54 INMUX plane 8,7
21  // 50 x43y54 INMUX plane 10,9
01  // 51 x43y54 INMUX plane 12,11
08  // 52 x44y53 INMUX plane 2,1
08  // 53 x44y53 INMUX plane 4,3
00  // 54 x44y53 INMUX plane 6,5
30  // 55 x44y53 INMUX plane 8,7
01  // 56 x44y53 INMUX plane 10,9
04  // 57 x44y53 INMUX plane 12,11
00  // 58 x44y54 INMUX plane 2,1
00  // 59 x44y54 INMUX plane 4,3
00  // 60 x44y54 INMUX plane 6,5
00  // 61 x44y54 INMUX plane 8,7
00  // 62 x44y54 INMUX plane 10,9
00  // 63 x44y54 INMUX plane 12,11
00  // 64 x44y54 SB_BIG plane 1
00  // 65 x44y54 SB_BIG plane 1
00  // 66 x44y54 SB_DRIVE plane 2,1
48  // 67 x44y54 SB_BIG plane 2
12  // 68 x44y54 SB_BIG plane 2
41  // 69 x44y54 SB_BIG plane 3
02  // 70 x44y54 SB_BIG plane 3
00  // 71 x44y54 SB_DRIVE plane 4,3
00  // 72 x44y54 SB_BIG plane 4
00  // 73 x44y54 SB_BIG plane 4
00  // 74 x44y54 SB_BIG plane 5
00  // 75 x44y54 SB_BIG plane 5
00  // 76 x44y54 SB_DRIVE plane 6,5
96  // 77 x44y54 SB_BIG plane 6
10  // 78 x44y54 SB_BIG plane 6
48  // 79 x44y54 SB_BIG plane 7
12  // 80 x44y54 SB_BIG plane 7
00  // 81 x44y54 SB_DRIVE plane 8,7
89  // 82 x44y54 SB_BIG plane 8
00  // 83 x44y54 SB_BIG plane 8
00  // 84 x44y54 SB_BIG plane 9
00  // 85 x44y54 SB_BIG plane 9
00  // 86 x44y54 SB_DRIVE plane 10,9
00  // 87 x44y54 SB_BIG plane 10
00  // 88 x44y54 SB_BIG plane 10
00  // 89 x44y54 SB_BIG plane 11
00  // 90 x44y54 SB_BIG plane 11
00  // 91 x44y54 SB_DRIVE plane 12,11
00  // 92 x44y54 SB_BIG plane 12
00  // 93 x44y54 SB_BIG plane 12
00  // 94 x43y53 SB_SML plane 1
10  // 95 x43y53 SB_SML plane 2,1
2A  // 96 x43y53 SB_SML plane 2
E8  // 97 x43y53 SB_SML plane 3
02  // 98 x43y53 SB_SML plane 4,3
00  // 99 x43y53 SB_SML plane 4
00  // 100 x43y53 SB_SML plane 5
20  // 101 x43y53 SB_SML plane 6,5
55  // 102 x43y53 SB_SML plane 6
A8  // 103 x43y53 SB_SML plane 7
02  // 104 x43y53 SB_SML plane 8,7
00  // 105 x43y53 SB_SML plane 8
30  // 106 x43y53 SB_SML plane 9
E0  // 107 x43y53 SB_SML plane 10,9
00  // 108 x43y53 SB_SML plane 10
60  // 109 x43y53 SB_SML plane 11
2E // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x45y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FDDA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1B // y_sel: 53
15 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FDE2
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
CF  //  0 x45y53 CPE[0]  _a210  C_AND/D///    _a209  C_///AND/D
CF  //  1 x45y53 CPE[1]  80'h00_E600_80_0000_0C88_CFCF modified with path inversions
88  //  2 x45y53 CPE[2]  80'h00_EA00_80_0000_0C88_CFCF from netlist
0C  //  3 x45y53 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  //  4 x45y53 CPE[4]
00  //  5 x45y53 CPE[5]
80  //  6 x45y53 CPE[6]
00  //  7 x45y53 CPE[7]
E6  //  8 x45y53 CPE[8]
00  //  9 x45y53 CPE[9]
AF  // 10 x45y54 CPE[0]  _a232  C_///AND/D
FF  // 11 x45y54 CPE[1]  80'h00_EA00_80_0000_0C08_FFAF modified with path inversions
08  // 12 x45y54 CPE[2]  80'h00_EA00_80_0000_0C08_FFAF from netlist
0C  // 13 x45y54 CPE[3]
00  // 14 x45y54 CPE[4]
00  // 15 x45y54 CPE[5]
80  // 16 x45y54 CPE[6]
00  // 17 x45y54 CPE[7]
EA  // 18 x45y54 CPE[8]
00  // 19 x45y54 CPE[9]
3A  // 20 x46y53 CPE[0]  _a279  C_ORAND////    
DD  // 21 x46y53 CPE[1]  80'h00_0018_00_0000_0888_DD3A modified with path inversions
88  // 22 x46y53 CPE[2]  80'h00_0018_00_0000_0888_7735 from netlist
08  // 23 x46y53 CPE[3]      00_0000_00_0000_0000_AA0F difference
00  // 24 x46y53 CPE[4]
00  // 25 x46y53 CPE[5]
00  // 26 x46y53 CPE[6]
18  // 27 x46y53 CPE[7]
00  // 28 x46y53 CPE[8]
00  // 29 x46y53 CPE[9]
00  // 30 x46y54 CPE[0]
00  // 31 x46y54 CPE[1]
00  // 32 x46y54 CPE[2]
00  // 33 x46y54 CPE[3]
00  // 34 x46y54 CPE[4]
00  // 35 x46y54 CPE[5]
00  // 36 x46y54 CPE[6]
00  // 37 x46y54 CPE[7]
00  // 38 x46y54 CPE[8]
00  // 39 x46y54 CPE[9]
00  // 40 x45y53 INMUX plane 2,1
20  // 41 x45y53 INMUX plane 4,3
00  // 42 x45y53 INMUX plane 6,5
28  // 43 x45y53 INMUX plane 8,7
30  // 44 x45y53 INMUX plane 10,9
2C  // 45 x45y53 INMUX plane 12,11
03  // 46 x45y54 INMUX plane 2,1
00  // 47 x45y54 INMUX plane 4,3
00  // 48 x45y54 INMUX plane 6,5
08  // 49 x45y54 INMUX plane 8,7
21  // 50 x45y54 INMUX plane 10,9
04  // 51 x45y54 INMUX plane 12,11
07  // 52 x46y53 INMUX plane 2,1
08  // 53 x46y53 INMUX plane 4,3
A4  // 54 x46y53 INMUX plane 6,5
49  // 55 x46y53 INMUX plane 8,7
82  // 56 x46y53 INMUX plane 10,9
64  // 57 x46y53 INMUX plane 12,11
00  // 58 x46y54 INMUX plane 2,1
01  // 59 x46y54 INMUX plane 4,3
80  // 60 x46y54 INMUX plane 6,5
40  // 61 x46y54 INMUX plane 8,7
80  // 62 x46y54 INMUX plane 10,9
68  // 63 x46y54 INMUX plane 12,11
48  // 64 x45y53 SB_BIG plane 1
02  // 65 x45y53 SB_BIG plane 1
00  // 66 x45y53 SB_DRIVE plane 2,1
48  // 67 x45y53 SB_BIG plane 2
12  // 68 x45y53 SB_BIG plane 2
96  // 69 x45y53 SB_BIG plane 3
14  // 70 x45y53 SB_BIG plane 3
00  // 71 x45y53 SB_DRIVE plane 4,3
00  // 72 x45y53 SB_BIG plane 4
00  // 73 x45y53 SB_BIG plane 4
48  // 74 x45y53 SB_BIG plane 5
02  // 75 x45y53 SB_BIG plane 5
00  // 76 x45y53 SB_DRIVE plane 6,5
48  // 77 x45y53 SB_BIG plane 6
10  // 78 x45y53 SB_BIG plane 6
48  // 79 x45y53 SB_BIG plane 7
02  // 80 x45y53 SB_BIG plane 7
00  // 81 x45y53 SB_DRIVE plane 8,7
00  // 82 x45y53 SB_BIG plane 8
00  // 83 x45y53 SB_BIG plane 8
46  // 84 x45y53 SB_BIG plane 9
10  // 85 x45y53 SB_BIG plane 9
00  // 86 x45y53 SB_DRIVE plane 10,9
00  // 87 x45y53 SB_BIG plane 10
00  // 88 x45y53 SB_BIG plane 10
00  // 89 x45y53 SB_BIG plane 11
00  // 90 x45y53 SB_BIG plane 11
00  // 91 x45y53 SB_DRIVE plane 12,11
00  // 92 x45y53 SB_BIG plane 12
00  // 93 x45y53 SB_BIG plane 12
A8  // 94 x46y54 SB_SML plane 1
12  // 95 x46y54 SB_SML plane 2,1
2A  // 96 x46y54 SB_SML plane 2
A8  // 97 x46y54 SB_SML plane 3
92  // 98 x46y54 SB_SML plane 4,3
06  // 99 x46y54 SB_SML plane 4
A8  // 100 x46y54 SB_SML plane 5
82  // 101 x46y54 SB_SML plane 6,5
2A  // 102 x46y54 SB_SML plane 6
A8  // 103 x46y54 SB_SML plane 7
02  // 104 x46y54 SB_SML plane 8,7
94 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x47y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FE51     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1B // y_sel: 53
DD // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FE59
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y53 CPE[0]
00  //  1 x47y53 CPE[1]
00  //  2 x47y53 CPE[2]
00  //  3 x47y53 CPE[3]
00  //  4 x47y53 CPE[4]
00  //  5 x47y53 CPE[5]
00  //  6 x47y53 CPE[6]
00  //  7 x47y53 CPE[7]
00  //  8 x47y53 CPE[8]
00  //  9 x47y53 CPE[9]
C3  // 10 x47y54 CPE[0]  _a222  C_AND/D///    _a284  C_///OR/
3F  // 11 x47y54 CPE[1]  80'h00_E660_00_0000_0C8E_3FC3 modified with path inversions
8E  // 12 x47y54 CPE[2]  80'h00_EA60_00_0000_0C8E_CF33 from netlist
0C  // 13 x47y54 CPE[3]      00_0C00_00_0000_0000_F0F0 difference
00  // 14 x47y54 CPE[4]
00  // 15 x47y54 CPE[5]
00  // 16 x47y54 CPE[6]
60  // 17 x47y54 CPE[7]
E6  // 18 x47y54 CPE[8]
00  // 19 x47y54 CPE[9]
A0  // 20 x48y53 CPE[0]  net1 = net2: _a119  C_ADDF2/D//ADDF2/D
A0  // 21 x48y53 CPE[1]  80'h00_EE00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y53 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y53 CPE[3]
20  // 24 x48y53 CPE[4]
00  // 25 x48y53 CPE[5]
80  // 26 x48y53 CPE[6]
00  // 27 x48y53 CPE[7]
EE  // 28 x48y53 CPE[8]
00  // 29 x48y53 CPE[9]
30  // 30 x48y54 CPE[0]  net1 = net2: _a121  C_ADDF2/D//ADDF2/D
30  // 31 x48y54 CPE[1]  80'h00_ED00_80_0020_0C66_3030 modified with path inversions
66  // 32 x48y54 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y54 CPE[3]      00_0300_00_0000_0000_F0F0 difference
20  // 34 x48y54 CPE[4]
00  // 35 x48y54 CPE[5]
80  // 36 x48y54 CPE[6]
00  // 37 x48y54 CPE[7]
ED  // 38 x48y54 CPE[8]
00  // 39 x48y54 CPE[9]
00  // 40 x47y53 INMUX plane 2,1
20  // 41 x47y53 INMUX plane 4,3
01  // 42 x47y53 INMUX plane 6,5
00  // 43 x47y53 INMUX plane 8,7
00  // 44 x47y53 INMUX plane 10,9
04  // 45 x47y53 INMUX plane 12,11
28  // 46 x47y54 INMUX plane 2,1
00  // 47 x47y54 INMUX plane 4,3
00  // 48 x47y54 INMUX plane 6,5
38  // 49 x47y54 INMUX plane 8,7
09  // 50 x47y54 INMUX plane 10,9
24  // 51 x47y54 INMUX plane 12,11
00  // 52 x48y53 INMUX plane 2,1
00  // 53 x48y53 INMUX plane 4,3
18  // 54 x48y53 INMUX plane 6,5
00  // 55 x48y53 INMUX plane 8,7
00  // 56 x48y53 INMUX plane 10,9
24  // 57 x48y53 INMUX plane 12,11
10  // 58 x48y54 INMUX plane 2,1
20  // 59 x48y54 INMUX plane 4,3
00  // 60 x48y54 INMUX plane 6,5
38  // 61 x48y54 INMUX plane 8,7
03  // 62 x48y54 INMUX plane 10,9
EC  // 63 x48y54 INMUX plane 12,11
00  // 64 x48y54 SB_BIG plane 1
00  // 65 x48y54 SB_BIG plane 1
00  // 66 x48y54 SB_DRIVE plane 2,1
92  // 67 x48y54 SB_BIG plane 2
12  // 68 x48y54 SB_BIG plane 2
48  // 69 x48y54 SB_BIG plane 3
12  // 70 x48y54 SB_BIG plane 3
80  // 71 x48y54 SB_DRIVE plane 4,3
89  // 72 x48y54 SB_BIG plane 4
04  // 73 x48y54 SB_BIG plane 4
00  // 74 x48y54 SB_BIG plane 5
00  // 75 x48y54 SB_BIG plane 5
00  // 76 x48y54 SB_DRIVE plane 6,5
48  // 77 x48y54 SB_BIG plane 6
02  // 78 x48y54 SB_BIG plane 6
48  // 79 x48y54 SB_BIG plane 7
12  // 80 x48y54 SB_BIG plane 7
00  // 81 x48y54 SB_DRIVE plane 8,7
48  // 82 x48y54 SB_BIG plane 8
12  // 83 x48y54 SB_BIG plane 8
00  // 84 x48y54 SB_BIG plane 9
00  // 85 x48y54 SB_BIG plane 9
00  // 86 x48y54 SB_DRIVE plane 10,9
00  // 87 x48y54 SB_BIG plane 10
00  // 88 x48y54 SB_BIG plane 10
00  // 89 x48y54 SB_BIG plane 11
00  // 90 x48y54 SB_BIG plane 11
00  // 91 x48y54 SB_DRIVE plane 12,11
01  // 92 x48y54 SB_BIG plane 12
00  // 93 x48y54 SB_BIG plane 12
00  // 94 x47y53 SB_SML plane 1
80  // 95 x47y53 SB_SML plane 2,1
2A  // 96 x47y53 SB_SML plane 2
A1  // 97 x47y53 SB_SML plane 3
82  // 98 x47y53 SB_SML plane 4,3
2A  // 99 x47y53 SB_SML plane 4
00  // 100 x47y53 SB_SML plane 5
20  // 101 x47y53 SB_SML plane 6,5
50  // 102 x47y53 SB_SML plane 6
A1  // 103 x47y53 SB_SML plane 7
82  // 104 x47y53 SB_SML plane 8,7
2A  // 105 x47y53 SB_SML plane 8
AE  // 106 x47y53 SB_SML plane 9
01  // 107 x47y53 SB_SML plane 10,9
06  // 108 x47y53 SB_SML plane 10
00  // 109 x47y53 SB_SML plane 11
00  // 110 x47y53 SB_SML plane 12,11
06  // 111 x47y53 SB_SML plane 12
08 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x49y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FECF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1B // y_sel: 53
05 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FED7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y53 CPE[0]
00  //  1 x49y53 CPE[1]
00  //  2 x49y53 CPE[2]
00  //  3 x49y53 CPE[3]
00  //  4 x49y53 CPE[4]
00  //  5 x49y53 CPE[5]
00  //  6 x49y53 CPE[6]
00  //  7 x49y53 CPE[7]
00  //  8 x49y53 CPE[8]
00  //  9 x49y53 CPE[9]
F3  // 10 x49y54 CPE[0]  _a211  C_///AND/D
FF  // 11 x49y54 CPE[1]  80'h00_D600_80_0000_0C08_FFF3 modified with path inversions
08  // 12 x49y54 CPE[2]  80'h00_EA00_80_0000_0C08_FFFC from netlist
0C  // 13 x49y54 CPE[3]      00_3C00_00_0000_0000_000F difference
00  // 14 x49y54 CPE[4]
00  // 15 x49y54 CPE[5]
80  // 16 x49y54 CPE[6]
00  // 17 x49y54 CPE[7]
D6  // 18 x49y54 CPE[8]
00  // 19 x49y54 CPE[9]
FF  // 20 x50y53 CPE[0]  _a229  C_AND/D///    
3F  // 21 x50y53 CPE[1]  80'h00_D500_00_0000_0C88_3FFF modified with path inversions
88  // 22 x50y53 CPE[2]  80'h00_EA00_00_0000_0C88_CFFF from netlist
0C  // 23 x50y53 CPE[3]      00_3F00_00_0000_0000_F000 difference
00  // 24 x50y53 CPE[4]
00  // 25 x50y53 CPE[5]
00  // 26 x50y53 CPE[6]
00  // 27 x50y53 CPE[7]
D5  // 28 x50y53 CPE[8]
00  // 29 x50y53 CPE[9]
00  // 30 x50y54 CPE[0]
00  // 31 x50y54 CPE[1]
00  // 32 x50y54 CPE[2]
00  // 33 x50y54 CPE[3]
00  // 34 x50y54 CPE[4]
00  // 35 x50y54 CPE[5]
00  // 36 x50y54 CPE[6]
00  // 37 x50y54 CPE[7]
00  // 38 x50y54 CPE[8]
00  // 39 x50y54 CPE[9]
00  // 40 x49y53 INMUX plane 2,1
29  // 41 x49y53 INMUX plane 4,3
08  // 42 x49y53 INMUX plane 6,5
02  // 43 x49y53 INMUX plane 8,7
01  // 44 x49y53 INMUX plane 10,9
28  // 45 x49y53 INMUX plane 12,11
00  // 46 x49y54 INMUX plane 2,1
08  // 47 x49y54 INMUX plane 4,3
00  // 48 x49y54 INMUX plane 6,5
00  // 49 x49y54 INMUX plane 8,7
33  // 50 x49y54 INMUX plane 10,9
24  // 51 x49y54 INMUX plane 12,11
00  // 52 x50y53 INMUX plane 2,1
08  // 53 x50y53 INMUX plane 4,3
00  // 54 x50y53 INMUX plane 6,5
31  // 55 x50y53 INMUX plane 8,7
08  // 56 x50y53 INMUX plane 10,9
05  // 57 x50y53 INMUX plane 12,11
08  // 58 x50y54 INMUX plane 2,1
00  // 59 x50y54 INMUX plane 4,3
00  // 60 x50y54 INMUX plane 6,5
00  // 61 x50y54 INMUX plane 8,7
00  // 62 x50y54 INMUX plane 10,9
08  // 63 x50y54 INMUX plane 12,11
00  // 64 x49y53 SB_BIG plane 1
00  // 65 x49y53 SB_BIG plane 1
00  // 66 x49y53 SB_DRIVE plane 2,1
48  // 67 x49y53 SB_BIG plane 2
12  // 68 x49y53 SB_BIG plane 2
9C  // 69 x49y53 SB_BIG plane 3
22  // 70 x49y53 SB_BIG plane 3
04  // 71 x49y53 SB_DRIVE plane 4,3
00  // 72 x49y53 SB_BIG plane 4
00  // 73 x49y53 SB_BIG plane 4
00  // 74 x49y53 SB_BIG plane 5
00  // 75 x49y53 SB_BIG plane 5
00  // 76 x49y53 SB_DRIVE plane 6,5
48  // 77 x49y53 SB_BIG plane 6
10  // 78 x49y53 SB_BIG plane 6
41  // 79 x49y53 SB_BIG plane 7
12  // 80 x49y53 SB_BIG plane 7
00  // 81 x49y53 SB_DRIVE plane 8,7
00  // 82 x49y53 SB_BIG plane 8
00  // 83 x49y53 SB_BIG plane 8
31  // 84 x49y53 SB_BIG plane 9
00  // 85 x49y53 SB_BIG plane 9
00  // 86 x49y53 SB_DRIVE plane 10,9
00  // 87 x49y53 SB_BIG plane 10
00  // 88 x49y53 SB_BIG plane 10
00  // 89 x49y53 SB_BIG plane 11
00  // 90 x49y53 SB_BIG plane 11
80  // 91 x49y53 SB_DRIVE plane 12,11
00  // 92 x49y53 SB_BIG plane 12
00  // 93 x49y53 SB_BIG plane 12
61  // 94 x50y54 SB_SML plane 1
80  // 95 x50y54 SB_SML plane 2,1
2A  // 96 x50y54 SB_SML plane 2
71  // 97 x50y54 SB_SML plane 3
05  // 98 x50y54 SB_SML plane 4,3
60  // 99 x50y54 SB_SML plane 4
00  // 100 x50y54 SB_SML plane 5
80  // 101 x50y54 SB_SML plane 6,5
2A  // 102 x50y54 SB_SML plane 6
A8  // 103 x50y54 SB_SML plane 7
02  // 104 x50y54 SB_SML plane 8,7
00  // 105 x50y54 SB_SML plane 8
00  // 106 x50y54 SB_SML plane 9
90  // 107 x50y54 SB_SML plane 10,9
04  // 108 x50y54 SB_SML plane 10
00  // 109 x50y54 SB_SML plane 11
00  // 110 x50y54 SB_SML plane 12,11
03  // 111 x50y54 SB_SML plane 12
C9 // -- CRC low byte
DD // -- CRC high byte


// Config Latches on x47y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FF4D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1C // y_sel: 55
62 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FF55
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y55 CPE[0]
00  //  1 x47y55 CPE[1]
00  //  2 x47y55 CPE[2]
00  //  3 x47y55 CPE[3]
00  //  4 x47y55 CPE[4]
00  //  5 x47y55 CPE[5]
00  //  6 x47y55 CPE[6]
00  //  7 x47y55 CPE[7]
00  //  8 x47y55 CPE[8]
00  //  9 x47y55 CPE[9]
FF  // 10 x47y56 CPE[0]  _a323  C_////Bridge
FF  // 11 x47y56 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y56 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x47y56 CPE[3]
00  // 14 x47y56 CPE[4]
00  // 15 x47y56 CPE[5]
00  // 16 x47y56 CPE[6]
A0  // 17 x47y56 CPE[7]
00  // 18 x47y56 CPE[8]
00  // 19 x47y56 CPE[9]
A0  // 20 x48y55 CPE[0]  net1 = net2: _a123  C_ADDF2/D//ADDF2/D
A0  // 21 x48y55 CPE[1]  80'h00_DD00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y55 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y55 CPE[3]      00_3300_00_0000_0000_0000 difference
20  // 24 x48y55 CPE[4]
00  // 25 x48y55 CPE[5]
80  // 26 x48y55 CPE[6]
00  // 27 x48y55 CPE[7]
DD  // 28 x48y55 CPE[8]
00  // 29 x48y55 CPE[9]
C0  // 30 x48y56 CPE[0]  net1 = net2: _a126  C_ADDF2/D//ADDF2/D
C0  // 31 x48y56 CPE[1]  80'h00_DE00_80_0020_0C66_C0C0 modified with path inversions
66  // 32 x48y56 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y56 CPE[3]      00_3000_00_0000_0000_0000 difference
20  // 34 x48y56 CPE[4]
00  // 35 x48y56 CPE[5]
80  // 36 x48y56 CPE[6]
00  // 37 x48y56 CPE[7]
DE  // 38 x48y56 CPE[8]
00  // 39 x48y56 CPE[9]
00  // 40 x47y55 INMUX plane 2,1
00  // 41 x47y55 INMUX plane 4,3
00  // 42 x47y55 INMUX plane 6,5
00  // 43 x47y55 INMUX plane 8,7
00  // 44 x47y55 INMUX plane 10,9
08  // 45 x47y55 INMUX plane 12,11
04  // 46 x47y56 INMUX plane 2,1
00  // 47 x47y56 INMUX plane 4,3
00  // 48 x47y56 INMUX plane 6,5
00  // 49 x47y56 INMUX plane 8,7
02  // 50 x47y56 INMUX plane 10,9
00  // 51 x47y56 INMUX plane 12,11
08  // 52 x48y55 INMUX plane 2,1
00  // 53 x48y55 INMUX plane 4,3
00  // 54 x48y55 INMUX plane 6,5
00  // 55 x48y55 INMUX plane 8,7
00  // 56 x48y55 INMUX plane 10,9
CC  // 57 x48y55 INMUX plane 12,11
00  // 58 x48y56 INMUX plane 2,1
38  // 59 x48y56 INMUX plane 4,3
00  // 60 x48y56 INMUX plane 6,5
28  // 61 x48y56 INMUX plane 8,7
00  // 62 x48y56 INMUX plane 10,9
2D  // 63 x48y56 INMUX plane 12,11
00  // 64 x47y55 SB_BIG plane 1
00  // 65 x47y55 SB_BIG plane 1
00  // 66 x47y55 SB_DRIVE plane 2,1
48  // 67 x47y55 SB_BIG plane 2
12  // 68 x47y55 SB_BIG plane 2
41  // 69 x47y55 SB_BIG plane 3
12  // 70 x47y55 SB_BIG plane 3
00  // 71 x47y55 SB_DRIVE plane 4,3
48  // 72 x47y55 SB_BIG plane 4
12  // 73 x47y55 SB_BIG plane 4
00  // 74 x47y55 SB_BIG plane 5
00  // 75 x47y55 SB_BIG plane 5
00  // 76 x47y55 SB_DRIVE plane 6,5
48  // 77 x47y55 SB_BIG plane 6
10  // 78 x47y55 SB_BIG plane 6
41  // 79 x47y55 SB_BIG plane 7
12  // 80 x47y55 SB_BIG plane 7
00  // 81 x47y55 SB_DRIVE plane 8,7
48  // 82 x47y55 SB_BIG plane 8
12  // 83 x47y55 SB_BIG plane 8
70  // 84 x47y55 SB_BIG plane 9
00  // 85 x47y55 SB_BIG plane 9
00  // 86 x47y55 SB_DRIVE plane 10,9
00  // 87 x47y55 SB_BIG plane 10
00  // 88 x47y55 SB_BIG plane 10
00  // 89 x47y55 SB_BIG plane 11
00  // 90 x47y55 SB_BIG plane 11
00  // 91 x47y55 SB_DRIVE plane 12,11
01  // 92 x47y55 SB_BIG plane 12
00  // 93 x47y55 SB_BIG plane 12
00  // 94 x48y56 SB_SML plane 1
80  // 95 x48y56 SB_SML plane 2,1
2A  // 96 x48y56 SB_SML plane 2
A8  // 97 x48y56 SB_SML plane 3
82  // 98 x48y56 SB_SML plane 4,3
2A  // 99 x48y56 SB_SML plane 4
00  // 100 x48y56 SB_SML plane 5
80  // 101 x48y56 SB_SML plane 6,5
2A  // 102 x48y56 SB_SML plane 6
A8  // 103 x48y56 SB_SML plane 7
12  // 104 x48y56 SB_SML plane 8,7
2A  // 105 x48y56 SB_SML plane 8
26  // 106 x48y56 SB_SML plane 9
02  // 107 x48y56 SB_SML plane 10,9
00  // 108 x48y56 SB_SML plane 10
00  // 109 x48y56 SB_SML plane 11
40  // 110 x48y56 SB_SML plane 12,11
02  // 111 x48y56 SB_SML plane 12
4C // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x49y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FFCB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1C // y_sel: 55
BA // -- CRC low byte
64 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FFD3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y55 CPE[0]
00  //  1 x49y55 CPE[1]
00  //  2 x49y55 CPE[2]
00  //  3 x49y55 CPE[3]
00  //  4 x49y55 CPE[4]
00  //  5 x49y55 CPE[5]
00  //  6 x49y55 CPE[6]
00  //  7 x49y55 CPE[7]
00  //  8 x49y55 CPE[8]
00  //  9 x49y55 CPE[9]
00  // 10 x49y56 CPE[0]
00  // 11 x49y56 CPE[1]
00  // 12 x49y56 CPE[2]
00  // 13 x49y56 CPE[3]
00  // 14 x49y56 CPE[4]
00  // 15 x49y56 CPE[5]
00  // 16 x49y56 CPE[6]
00  // 17 x49y56 CPE[7]
00  // 18 x49y56 CPE[8]
00  // 19 x49y56 CPE[9]
00  // 20 x50y55 CPE[0]
00  // 21 x50y55 CPE[1]
00  // 22 x50y55 CPE[2]
00  // 23 x50y55 CPE[3]
00  // 24 x50y55 CPE[4]
00  // 25 x50y55 CPE[5]
00  // 26 x50y55 CPE[6]
00  // 27 x50y55 CPE[7]
00  // 28 x50y55 CPE[8]
00  // 29 x50y55 CPE[9]
FF  // 30 x50y56 CPE[0]  _a144  C_/C_0_1///    
FF  // 31 x50y56 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x50y56 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 33 x50y56 CPE[3]
00  // 34 x50y56 CPE[4]
08  // 35 x50y56 CPE[5]
12  // 36 x50y56 CPE[6]
00  // 37 x50y56 CPE[7]
CF  // 38 x50y56 CPE[8]
00  // 39 x50y56 CPE[9]
00  // 40 x49y55 INMUX plane 2,1
01  // 41 x49y55 INMUX plane 4,3
00  // 42 x49y55 INMUX plane 6,5
01  // 43 x49y55 INMUX plane 8,7
01  // 44 x49y55 INMUX plane 10,9
28  // 45 x49y55 INMUX plane 12,11
00  // 46 x49y56 INMUX plane 2,1
00  // 47 x49y56 INMUX plane 4,3
00  // 48 x49y56 INMUX plane 6,5
10  // 49 x49y56 INMUX plane 8,7
00  // 50 x49y56 INMUX plane 10,9
00  // 51 x49y56 INMUX plane 12,11
00  // 52 x50y55 INMUX plane 2,1
00  // 53 x50y55 INMUX plane 4,3
00  // 54 x50y55 INMUX plane 6,5
00  // 55 x50y55 INMUX plane 8,7
01  // 56 x50y55 INMUX plane 10,9
10  // 57 x50y55 INMUX plane 12,11
00  // 58 x50y56 INMUX plane 2,1
00  // 59 x50y56 INMUX plane 4,3
00  // 60 x50y56 INMUX plane 6,5
08  // 61 x50y56 INMUX plane 8,7
00  // 62 x50y56 INMUX plane 10,9
08  // 63 x50y56 INMUX plane 12,11
00  // 64 x50y56 SB_BIG plane 1
00  // 65 x50y56 SB_BIG plane 1
00  // 66 x50y56 SB_DRIVE plane 2,1
00  // 67 x50y56 SB_BIG plane 2
00  // 68 x50y56 SB_BIG plane 2
00  // 69 x50y56 SB_BIG plane 3
00  // 70 x50y56 SB_BIG plane 3
00  // 71 x50y56 SB_DRIVE plane 4,3
48  // 72 x50y56 SB_BIG plane 4
12  // 73 x50y56 SB_BIG plane 4
00  // 74 x50y56 SB_BIG plane 5
00  // 75 x50y56 SB_BIG plane 5
00  // 76 x50y56 SB_DRIVE plane 6,5
00  // 77 x50y56 SB_BIG plane 6
00  // 78 x50y56 SB_BIG plane 6
00  // 79 x50y56 SB_BIG plane 7
00  // 80 x50y56 SB_BIG plane 7
00  // 81 x50y56 SB_DRIVE plane 8,7
90  // 82 x50y56 SB_BIG plane 8
24  // 83 x50y56 SB_BIG plane 8
70  // 84 x50y56 SB_BIG plane 9
00  // 85 x50y56 SB_BIG plane 9
00  // 86 x50y56 SB_DRIVE plane 10,9
00  // 87 x50y56 SB_BIG plane 10
00  // 88 x50y56 SB_BIG plane 10
00  // 89 x50y56 SB_BIG plane 11
00  // 90 x50y56 SB_BIG plane 11
00  // 91 x50y56 SB_DRIVE plane 12,11
00  // 92 x50y56 SB_BIG plane 12
00  // 93 x50y56 SB_BIG plane 12
00  // 94 x49y55 SB_SML plane 1
00  // 95 x49y55 SB_SML plane 2,1
00  // 96 x49y55 SB_SML plane 2
00  // 97 x49y55 SB_SML plane 3
80  // 98 x49y55 SB_SML plane 4,3
2A  // 99 x49y55 SB_SML plane 4
00  // 100 x49y55 SB_SML plane 5
00  // 101 x49y55 SB_SML plane 6,5
00  // 102 x49y55 SB_SML plane 6
00  // 103 x49y55 SB_SML plane 7
40  // 104 x49y55 SB_SML plane 8,7
53  // 105 x49y55 SB_SML plane 8
10  // 106 x49y55 SB_SML plane 9
02  // 107 x49y55 SB_SML plane 10,9
00  // 108 x49y55 SB_SML plane 10
00  // 109 x49y55 SB_SML plane 11
00  // 110 x49y55 SB_SML plane 12,11
03  // 111 x49y55 SB_SML plane 12
F6 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x43y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0049     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1D // y_sel: 57
FB // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0051
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x43y57 CPE[0]
00  //  1 x43y57 CPE[1]
00  //  2 x43y57 CPE[2]
00  //  3 x43y57 CPE[3]
00  //  4 x43y57 CPE[4]
00  //  5 x43y57 CPE[5]
00  //  6 x43y57 CPE[6]
00  //  7 x43y57 CPE[7]
00  //  8 x43y57 CPE[8]
00  //  9 x43y57 CPE[9]
FF  // 10 x43y58 CPE[0]  _a172  C_AND/D///    _a326  C_////Bridge
CF  // 11 x43y58 CPE[1]  80'h00_F5A6_00_0000_0C88_CFFF modified with path inversions
88  // 12 x43y58 CPE[2]  80'h00_FAA6_00_0000_0C88_CFFF from netlist
0C  // 13 x43y58 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 14 x43y58 CPE[4]
00  // 15 x43y58 CPE[5]
00  // 16 x43y58 CPE[6]
A6  // 17 x43y58 CPE[7]
F5  // 18 x43y58 CPE[8]
00  // 19 x43y58 CPE[9]
00  // 20 x44y57 CPE[0]
00  // 21 x44y57 CPE[1]
00  // 22 x44y57 CPE[2]
00  // 23 x44y57 CPE[3]
00  // 24 x44y57 CPE[4]
00  // 25 x44y57 CPE[5]
00  // 26 x44y57 CPE[6]
00  // 27 x44y57 CPE[7]
00  // 28 x44y57 CPE[8]
00  // 29 x44y57 CPE[9]
00  // 30 x44y58 CPE[0]
00  // 31 x44y58 CPE[1]
00  // 32 x44y58 CPE[2]
00  // 33 x44y58 CPE[3]
00  // 34 x44y58 CPE[4]
00  // 35 x44y58 CPE[5]
00  // 36 x44y58 CPE[6]
00  // 37 x44y58 CPE[7]
00  // 38 x44y58 CPE[8]
00  // 39 x44y58 CPE[9]
00  // 40 x43y57 INMUX plane 2,1
00  // 41 x43y57 INMUX plane 4,3
00  // 42 x43y57 INMUX plane 6,5
00  // 43 x43y57 INMUX plane 8,7
00  // 44 x43y57 INMUX plane 10,9
00  // 45 x43y57 INMUX plane 12,11
00  // 46 x43y58 INMUX plane 2,1
28  // 47 x43y58 INMUX plane 4,3
00  // 48 x43y58 INMUX plane 6,5
37  // 49 x43y58 INMUX plane 8,7
29  // 50 x43y58 INMUX plane 10,9
05  // 51 x43y58 INMUX plane 12,11
10  // 52 x44y57 INMUX plane 2,1
00  // 53 x44y57 INMUX plane 4,3
00  // 54 x44y57 INMUX plane 6,5
40  // 55 x44y57 INMUX plane 8,7
08  // 56 x44y57 INMUX plane 10,9
00  // 57 x44y57 INMUX plane 12,11
00  // 58 x44y58 INMUX plane 2,1
02  // 59 x44y58 INMUX plane 4,3
00  // 60 x44y58 INMUX plane 6,5
00  // 61 x44y58 INMUX plane 8,7
00  // 62 x44y58 INMUX plane 10,9
00  // 63 x44y58 INMUX plane 12,11
00  // 64 x44y58 SB_BIG plane 1
00  // 65 x44y58 SB_BIG plane 1
00  // 66 x44y58 SB_DRIVE plane 2,1
11  // 67 x44y58 SB_BIG plane 2
24  // 68 x44y58 SB_BIG plane 2
00  // 69 x44y58 SB_BIG plane 3
00  // 70 x44y58 SB_BIG plane 3
00  // 71 x44y58 SB_DRIVE plane 4,3
00  // 72 x44y58 SB_BIG plane 4
00  // 73 x44y58 SB_BIG plane 4
00  // 74 x44y58 SB_BIG plane 5
00  // 75 x44y58 SB_BIG plane 5
00  // 76 x44y58 SB_DRIVE plane 6,5
48  // 77 x44y58 SB_BIG plane 6
12  // 78 x44y58 SB_BIG plane 6
00  // 79 x44y58 SB_BIG plane 7
00  // 80 x44y58 SB_BIG plane 7
00  // 81 x44y58 SB_DRIVE plane 8,7
00  // 82 x44y58 SB_BIG plane 8
00  // 83 x44y58 SB_BIG plane 8
00  // 84 x44y58 SB_BIG plane 9
00  // 85 x44y58 SB_BIG plane 9
00  // 86 x44y58 SB_DRIVE plane 10,9
00  // 87 x44y58 SB_BIG plane 10
00  // 88 x44y58 SB_BIG plane 10
29  // 89 x44y58 SB_BIG plane 11
00  // 90 x44y58 SB_BIG plane 11
00  // 91 x44y58 SB_DRIVE plane 12,11
00  // 92 x44y58 SB_BIG plane 12
00  // 93 x44y58 SB_BIG plane 12
00  // 94 x43y57 SB_SML plane 1
80  // 95 x43y57 SB_SML plane 2,1
2A  // 96 x43y57 SB_SML plane 2
00  // 97 x43y57 SB_SML plane 3
00  // 98 x43y57 SB_SML plane 4,3
00  // 99 x43y57 SB_SML plane 4
00  // 100 x43y57 SB_SML plane 5
80  // 101 x43y57 SB_SML plane 6,5
2A  // 102 x43y57 SB_SML plane 6
00  // 103 x43y57 SB_SML plane 7
00  // 104 x43y57 SB_SML plane 8,7
00  // 105 x43y57 SB_SML plane 8
60  // 106 x43y57 SB_SML plane 9
10  // 107 x43y57 SB_SML plane 10,9
81 // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x45y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 00C3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1D // y_sel: 57
23 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 00CB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A8  //  0 x45y57 CPE[0]  _a101  C_///AND/
FF  //  1 x45y57 CPE[1]  80'h00_0060_00_0000_0C08_FFA8 modified with path inversions
08  //  2 x45y57 CPE[2]  80'h00_0060_00_0000_0C08_FFA4 from netlist
0C  //  3 x45y57 CPE[3]      00_0000_00_0000_0000_000C difference
00  //  4 x45y57 CPE[4]
00  //  5 x45y57 CPE[5]
00  //  6 x45y57 CPE[6]
60  //  7 x45y57 CPE[7]
00  //  8 x45y57 CPE[8]
00  //  9 x45y57 CPE[9]
AC  // 10 x45y58 CPE[0]  net1 = net2: _a10  C_AND/D//AND/D
53  // 11 x45y58 CPE[1]  80'h00_F900_80_0000_0C88_53AC modified with path inversions
88  // 12 x45y58 CPE[2]  80'h00_FA00_80_0000_0C88_AC5C from netlist
0C  // 13 x45y58 CPE[3]      00_0300_00_0000_0000_FFF0 difference
00  // 14 x45y58 CPE[4]
00  // 15 x45y58 CPE[5]
80  // 16 x45y58 CPE[6]
00  // 17 x45y58 CPE[7]
F9  // 18 x45y58 CPE[8]
00  // 19 x45y58 CPE[9]
00  // 20 x46y57 CPE[0]
00  // 21 x46y57 CPE[1]
00  // 22 x46y57 CPE[2]
00  // 23 x46y57 CPE[3]
00  // 24 x46y57 CPE[4]
00  // 25 x46y57 CPE[5]
00  // 26 x46y57 CPE[6]
00  // 27 x46y57 CPE[7]
00  // 28 x46y57 CPE[8]
00  // 29 x46y57 CPE[9]
00  // 30 x46y58 CPE[0]
00  // 31 x46y58 CPE[1]
00  // 32 x46y58 CPE[2]
00  // 33 x46y58 CPE[3]
00  // 34 x46y58 CPE[4]
00  // 35 x46y58 CPE[5]
00  // 36 x46y58 CPE[6]
00  // 37 x46y58 CPE[7]
00  // 38 x46y58 CPE[8]
00  // 39 x46y58 CPE[9]
35  // 40 x45y57 INMUX plane 2,1
02  // 41 x45y57 INMUX plane 4,3
20  // 42 x45y57 INMUX plane 6,5
00  // 43 x45y57 INMUX plane 8,7
08  // 44 x45y57 INMUX plane 10,9
00  // 45 x45y57 INMUX plane 12,11
20  // 46 x45y58 INMUX plane 2,1
17  // 47 x45y58 INMUX plane 4,3
30  // 48 x45y58 INMUX plane 6,5
12  // 49 x45y58 INMUX plane 8,7
19  // 50 x45y58 INMUX plane 10,9
05  // 51 x45y58 INMUX plane 12,11
00  // 52 x46y57 INMUX plane 2,1
00  // 53 x46y57 INMUX plane 4,3
88  // 54 x46y57 INMUX plane 6,5
40  // 55 x46y57 INMUX plane 8,7
88  // 56 x46y57 INMUX plane 10,9
00  // 57 x46y57 INMUX plane 12,11
05  // 58 x46y58 INMUX plane 2,1
10  // 59 x46y58 INMUX plane 4,3
80  // 60 x46y58 INMUX plane 6,5
00  // 61 x46y58 INMUX plane 8,7
80  // 62 x46y58 INMUX plane 10,9
03  // 63 x46y58 INMUX plane 12,11
48  // 64 x45y57 SB_BIG plane 1
12  // 65 x45y57 SB_BIG plane 1
00  // 66 x45y57 SB_DRIVE plane 2,1
48  // 67 x45y57 SB_BIG plane 2
14  // 68 x45y57 SB_BIG plane 2
00  // 69 x45y57 SB_BIG plane 3
00  // 70 x45y57 SB_BIG plane 3
00  // 71 x45y57 SB_DRIVE plane 4,3
00  // 72 x45y57 SB_BIG plane 4
00  // 73 x45y57 SB_BIG plane 4
48  // 74 x45y57 SB_BIG plane 5
12  // 75 x45y57 SB_BIG plane 5
00  // 76 x45y57 SB_DRIVE plane 6,5
41  // 77 x45y57 SB_BIG plane 6
12  // 78 x45y57 SB_BIG plane 6
00  // 79 x45y57 SB_BIG plane 7
00  // 80 x45y57 SB_BIG plane 7
00  // 81 x45y57 SB_DRIVE plane 8,7
00  // 82 x45y57 SB_BIG plane 8
00  // 83 x45y57 SB_BIG plane 8
C0  // 84 x45y57 SB_BIG plane 9
00  // 85 x45y57 SB_BIG plane 9
00  // 86 x45y57 SB_DRIVE plane 10,9
01  // 87 x45y57 SB_BIG plane 10
00  // 88 x45y57 SB_BIG plane 10
00  // 89 x45y57 SB_BIG plane 11
00  // 90 x45y57 SB_BIG plane 11
00  // 91 x45y57 SB_DRIVE plane 12,11
00  // 92 x45y57 SB_BIG plane 12
00  // 93 x45y57 SB_BIG plane 12
A8  // 94 x46y58 SB_SML plane 1
82  // 95 x46y58 SB_SML plane 2,1
2A  // 96 x46y58 SB_SML plane 2
80  // 97 x46y58 SB_SML plane 3
01  // 98 x46y58 SB_SML plane 4,3
10  // 99 x46y58 SB_SML plane 4
A8  // 100 x46y58 SB_SML plane 5
22  // 101 x46y58 SB_SML plane 6,5
28  // 102 x46y58 SB_SML plane 6
80  // 103 x46y58 SB_SML plane 7
01  // 104 x46y58 SB_SML plane 8,7
18  // 105 x46y58 SB_SML plane 8
24  // 106 x46y58 SB_SML plane 9
00  // 107 x46y58 SB_SML plane 10,9
00  // 108 x46y58 SB_SML plane 10
11  // 109 x46y58 SB_SML plane 11
00  // 110 x46y58 SB_SML plane 12,11
40  // 111 x46y58 SB_SML plane 12
CB // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x47y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0141     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1D // y_sel: 57
EB // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0149
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x47y57 CPE[0]  _a183  C_AND/D///    
3F  //  1 x47y57 CPE[1]  80'h00_F900_00_0000_0C88_3FFF modified with path inversions
88  //  2 x47y57 CPE[2]  80'h00_FA00_00_0000_0C88_CFFF from netlist
0C  //  3 x47y57 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x47y57 CPE[4]
00  //  5 x47y57 CPE[5]
00  //  6 x47y57 CPE[6]
00  //  7 x47y57 CPE[7]
F9  //  8 x47y57 CPE[8]
00  //  9 x47y57 CPE[9]
3F  // 10 x47y58 CPE[0]  _a269  C_OR////    _a184  C_///AND/D
D3  // 11 x47y58 CPE[1]  80'h00_F518_80_0000_0CE8_D33F modified with path inversions
E8  // 12 x47y58 CPE[2]  80'h00_FA18_80_0000_0CE8_73CF from netlist
0C  // 13 x47y58 CPE[3]      00_0F00_00_0000_0000_A0F0 difference
00  // 14 x47y58 CPE[4]
00  // 15 x47y58 CPE[5]
80  // 16 x47y58 CPE[6]
18  // 17 x47y58 CPE[7]
F5  // 18 x47y58 CPE[8]
00  // 19 x47y58 CPE[9]
A0  // 20 x48y57 CPE[0]  net1 = net2: _a128  C_ADDF2/D//ADDF2/D
A0  // 21 x48y57 CPE[1]  80'h00_ED00_80_0020_0C66_A0A0 modified with path inversions
66  // 22 x48y57 CPE[2]  80'h00_EE00_80_0020_0C66_A0A0 from netlist
0C  // 23 x48y57 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 24 x48y57 CPE[4]
00  // 25 x48y57 CPE[5]
80  // 26 x48y57 CPE[6]
00  // 27 x48y57 CPE[7]
ED  // 28 x48y57 CPE[8]
00  // 29 x48y57 CPE[9]
30  // 30 x48y58 CPE[0]  net1 = net2: _a130  C_ADDF2/D//ADDF2/D
30  // 31 x48y58 CPE[1]  80'h00_ED00_80_0020_0C66_3030 modified with path inversions
66  // 32 x48y58 CPE[2]  80'h00_EE00_80_0020_0C66_C0C0 from netlist
0C  // 33 x48y58 CPE[3]      00_0300_00_0000_0000_F0F0 difference
20  // 34 x48y58 CPE[4]
00  // 35 x48y58 CPE[5]
80  // 36 x48y58 CPE[6]
00  // 37 x48y58 CPE[7]
ED  // 38 x48y58 CPE[8]
00  // 39 x48y58 CPE[9]
00  // 40 x47y57 INMUX plane 2,1
18  // 41 x47y57 INMUX plane 4,3
08  // 42 x47y57 INMUX plane 6,5
30  // 43 x47y57 INMUX plane 8,7
31  // 44 x47y57 INMUX plane 10,9
20  // 45 x47y57 INMUX plane 12,11
00  // 46 x47y58 INMUX plane 2,1
28  // 47 x47y58 INMUX plane 4,3
00  // 48 x47y58 INMUX plane 6,5
1D  // 49 x47y58 INMUX plane 8,7
2B  // 50 x47y58 INMUX plane 10,9
00  // 51 x47y58 INMUX plane 12,11
00  // 52 x48y57 INMUX plane 2,1
00  // 53 x48y57 INMUX plane 4,3
08  // 54 x48y57 INMUX plane 6,5
00  // 55 x48y57 INMUX plane 8,7
09  // 56 x48y57 INMUX plane 10,9
D5  // 57 x48y57 INMUX plane 12,11
00  // 58 x48y58 INMUX plane 2,1
38  // 59 x48y58 INMUX plane 4,3
08  // 60 x48y58 INMUX plane 6,5
28  // 61 x48y58 INMUX plane 8,7
01  // 62 x48y58 INMUX plane 10,9
08  // 63 x48y58 INMUX plane 12,11
48  // 64 x48y58 SB_BIG plane 1
12  // 65 x48y58 SB_BIG plane 1
00  // 66 x48y58 SB_DRIVE plane 2,1
48  // 67 x48y58 SB_BIG plane 2
12  // 68 x48y58 SB_BIG plane 2
48  // 69 x48y58 SB_BIG plane 3
12  // 70 x48y58 SB_BIG plane 3
80  // 71 x48y58 SB_DRIVE plane 4,3
01  // 72 x48y58 SB_BIG plane 4
11  // 73 x48y58 SB_BIG plane 4
48  // 74 x48y58 SB_BIG plane 5
12  // 75 x48y58 SB_BIG plane 5
00  // 76 x48y58 SB_DRIVE plane 6,5
5E  // 77 x48y58 SB_BIG plane 6
34  // 78 x48y58 SB_BIG plane 6
48  // 79 x48y58 SB_BIG plane 7
12  // 80 x48y58 SB_BIG plane 7
00  // 81 x48y58 SB_DRIVE plane 8,7
08  // 82 x48y58 SB_BIG plane 8
12  // 83 x48y58 SB_BIG plane 8
48  // 84 x48y58 SB_BIG plane 9
12  // 85 x48y58 SB_BIG plane 9
00  // 86 x48y58 SB_DRIVE plane 10,9
48  // 87 x48y58 SB_BIG plane 10
12  // 88 x48y58 SB_BIG plane 10
71  // 89 x48y58 SB_BIG plane 11
12  // 90 x48y58 SB_BIG plane 11
00  // 91 x48y58 SB_DRIVE plane 12,11
48  // 92 x48y58 SB_BIG plane 12
12  // 93 x48y58 SB_BIG plane 12
A8  // 94 x47y57 SB_SML plane 1
82  // 95 x47y57 SB_SML plane 2,1
20  // 96 x47y57 SB_SML plane 2
21  // 97 x47y57 SB_SML plane 3
82  // 98 x47y57 SB_SML plane 4,3
2A  // 99 x47y57 SB_SML plane 4
88  // 100 x47y57 SB_SML plane 5
02  // 101 x47y57 SB_SML plane 6,5
71  // 102 x47y57 SB_SML plane 6
A1  // 103 x47y57 SB_SML plane 7
82  // 104 x47y57 SB_SML plane 8,7
2A  // 105 x47y57 SB_SML plane 8
A8  // 106 x47y57 SB_SML plane 9
82  // 107 x47y57 SB_SML plane 10,9
53  // 108 x47y57 SB_SML plane 10
A8  // 109 x47y57 SB_SML plane 11
12  // 110 x47y57 SB_SML plane 12,11
2A  // 111 x47y57 SB_SML plane 12
B3 // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x49y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01BF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1D // y_sel: 57
33 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 01C7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y57 CPE[0]
00  //  1 x49y57 CPE[1]
00  //  2 x49y57 CPE[2]
00  //  3 x49y57 CPE[3]
00  //  4 x49y57 CPE[4]
00  //  5 x49y57 CPE[5]
00  //  6 x49y57 CPE[6]
00  //  7 x49y57 CPE[7]
00  //  8 x49y57 CPE[8]
00  //  9 x49y57 CPE[9]
48  // 10 x49y58 CPE[0]  _a75  C_///AND/
FF  // 11 x49y58 CPE[1]  80'h00_0060_00_0000_0C08_FF48 modified with path inversions
08  // 12 x49y58 CPE[2]  80'h00_0060_00_0000_0C08_FF84 from netlist
0C  // 13 x49y58 CPE[3]      00_0000_00_0000_0000_00CC difference
00  // 14 x49y58 CPE[4]
00  // 15 x49y58 CPE[5]
00  // 16 x49y58 CPE[6]
60  // 17 x49y58 CPE[7]
00  // 18 x49y58 CPE[8]
00  // 19 x49y58 CPE[9]
03  // 20 x50y57 CPE[0]  net1 = net2: _a142  C_ADDF2///ADDF2/
C3  // 21 x50y57 CPE[1]  80'h00_0078_00_0020_0C66_C303 modified with path inversions
66  // 22 x50y57 CPE[2]  80'h00_0078_00_0020_0C66_CC0C from netlist
0C  // 23 x50y57 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 24 x50y57 CPE[4]
00  // 25 x50y57 CPE[5]
00  // 26 x50y57 CPE[6]
78  // 27 x50y57 CPE[7]
00  // 28 x50y57 CPE[8]
00  // 29 x50y57 CPE[9]
FF  // 30 x50y58 CPE[0]  _a189  C_AND/D///    
3F  // 31 x50y58 CPE[1]  80'h00_F900_00_0000_0C88_3FFF modified with path inversions
88  // 32 x50y58 CPE[2]  80'h00_FA00_00_0000_0C88_CFFF from netlist
0C  // 33 x50y58 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x50y58 CPE[4]
00  // 35 x50y58 CPE[5]
00  // 36 x50y58 CPE[6]
00  // 37 x50y58 CPE[7]
F9  // 38 x50y58 CPE[8]
00  // 39 x50y58 CPE[9]
00  // 40 x49y57 INMUX plane 2,1
00  // 41 x49y57 INMUX plane 4,3
08  // 42 x49y57 INMUX plane 6,5
09  // 43 x49y57 INMUX plane 8,7
08  // 44 x49y57 INMUX plane 10,9
0D  // 45 x49y57 INMUX plane 12,11
36  // 46 x49y58 INMUX plane 2,1
05  // 47 x49y58 INMUX plane 4,3
1D  // 48 x49y58 INMUX plane 6,5
00  // 49 x49y58 INMUX plane 8,7
00  // 50 x49y58 INMUX plane 10,9
08  // 51 x49y58 INMUX plane 12,11
38  // 52 x50y57 INMUX plane 2,1
00  // 53 x50y57 INMUX plane 4,3
00  // 54 x50y57 INMUX plane 6,5
28  // 55 x50y57 INMUX plane 8,7
00  // 56 x50y57 INMUX plane 10,9
08  // 57 x50y57 INMUX plane 12,11
00  // 58 x50y58 INMUX plane 2,1
2C  // 59 x50y58 INMUX plane 4,3
00  // 60 x50y58 INMUX plane 6,5
30  // 61 x50y58 INMUX plane 8,7
31  // 62 x50y58 INMUX plane 10,9
28  // 63 x50y58 INMUX plane 12,11
00  // 64 x49y57 SB_BIG plane 1
00  // 65 x49y57 SB_BIG plane 1
00  // 66 x49y57 SB_DRIVE plane 2,1
48  // 67 x49y57 SB_BIG plane 2
12  // 68 x49y57 SB_BIG plane 2
48  // 69 x49y57 SB_BIG plane 3
12  // 70 x49y57 SB_BIG plane 3
00  // 71 x49y57 SB_DRIVE plane 4,3
48  // 72 x49y57 SB_BIG plane 4
12  // 73 x49y57 SB_BIG plane 4
00  // 74 x49y57 SB_BIG plane 5
00  // 75 x49y57 SB_BIG plane 5
00  // 76 x49y57 SB_DRIVE plane 6,5
59  // 77 x49y57 SB_BIG plane 6
12  // 78 x49y57 SB_BIG plane 6
48  // 79 x49y57 SB_BIG plane 7
12  // 80 x49y57 SB_BIG plane 7
00  // 81 x49y57 SB_DRIVE plane 8,7
48  // 82 x49y57 SB_BIG plane 8
12  // 83 x49y57 SB_BIG plane 8
00  // 84 x49y57 SB_BIG plane 9
00  // 85 x49y57 SB_BIG plane 9
00  // 86 x49y57 SB_DRIVE plane 10,9
19  // 87 x49y57 SB_BIG plane 10
00  // 88 x49y57 SB_BIG plane 10
00  // 89 x49y57 SB_BIG plane 11
00  // 90 x49y57 SB_BIG plane 11
00  // 91 x49y57 SB_DRIVE plane 12,11
10  // 92 x49y57 SB_BIG plane 12
01  // 93 x49y57 SB_BIG plane 12
00  // 94 x50y58 SB_SML plane 1
80  // 95 x50y58 SB_SML plane 2,1
28  // 96 x50y58 SB_SML plane 2
28  // 97 x50y58 SB_SML plane 3
C2  // 98 x50y58 SB_SML plane 4,3
35  // 99 x50y58 SB_SML plane 4
00  // 100 x50y58 SB_SML plane 5
80  // 101 x50y58 SB_SML plane 6,5
2A  // 102 x50y58 SB_SML plane 6
28  // 103 x50y58 SB_SML plane 7
82  // 104 x50y58 SB_SML plane 8,7
22  // 105 x50y58 SB_SML plane 8
CD // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x43y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0237     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1E // y_sel: 59
60 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 023F
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x43y59 CPE[0]
00  //  1 x43y59 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x43y59 CPE[2]
00  //  3 x43y59 CPE[3]
00  //  4 x43y59 CPE[4]
60  //  5 x43y59 CPE[5]
3F  //  6 x43y59 CPE[6]
00  //  7 x43y59 CPE[7]
00  //  8 x43y59 CPE[8]
00  //  9 x43y59 CPE[9]
00  // 10 x43y60 CPE[0]
00  // 11 x43y60 CPE[1]
00  // 12 x43y60 CPE[2]
00  // 13 x43y60 CPE[3]
00  // 14 x43y60 CPE[4]
00  // 15 x43y60 CPE[5]
00  // 16 x43y60 CPE[6]
00  // 17 x43y60 CPE[7]
00  // 18 x43y60 CPE[8]
00  // 19 x43y60 CPE[9]
00  // 20 x44y59 CPE[0]
00  // 21 x44y59 CPE[1]
00  // 22 x44y59 CPE[2]
00  // 23 x44y59 CPE[3]
00  // 24 x44y59 CPE[4]
00  // 25 x44y59 CPE[5]
00  // 26 x44y59 CPE[6]
00  // 27 x44y59 CPE[7]
00  // 28 x44y59 CPE[8]
00  // 29 x44y59 CPE[9]
00  // 30 x44y60 CPE[0]
00  // 31 x44y60 CPE[1]
00  // 32 x44y60 CPE[2]
00  // 33 x44y60 CPE[3]
00  // 34 x44y60 CPE[4]
00  // 35 x44y60 CPE[5]
00  // 36 x44y60 CPE[6]
00  // 37 x44y60 CPE[7]
00  // 38 x44y60 CPE[8]
00  // 39 x44y60 CPE[9]
00  // 40 x43y59 INMUX plane 2,1
02  // 41 x43y59 INMUX plane 4,3
00  // 42 x43y59 INMUX plane 6,5
00  // 43 x43y59 INMUX plane 8,7
00  // 44 x43y59 INMUX plane 10,9
10  // 45 x43y59 INMUX plane 12,11
00  // 46 x43y60 INMUX plane 2,1
00  // 47 x43y60 INMUX plane 4,3
00  // 48 x43y60 INMUX plane 6,5
00  // 49 x43y60 INMUX plane 8,7
00  // 50 x43y60 INMUX plane 10,9
00  // 51 x43y60 INMUX plane 12,11
00  // 52 x44y59 INMUX plane 2,1
00  // 53 x44y59 INMUX plane 4,3
00  // 54 x44y59 INMUX plane 6,5
00  // 55 x44y59 INMUX plane 8,7
11  // 56 x44y59 INMUX plane 10,9
02  // 57 x44y59 INMUX plane 12,11
00  // 58 x44y60 INMUX plane 2,1
04  // 59 x44y60 INMUX plane 4,3
03  // 60 x44y60 INMUX plane 6,5
00  // 61 x44y60 INMUX plane 8,7
00  // 62 x44y60 INMUX plane 10,9
20  // 63 x44y60 INMUX plane 12,11
00  // 64 x43y59 SB_BIG plane 1
00  // 65 x43y59 SB_BIG plane 1
00  // 66 x43y59 SB_DRIVE plane 2,1
00  // 67 x43y59 SB_BIG plane 2
00  // 68 x43y59 SB_BIG plane 2
00  // 69 x43y59 SB_BIG plane 3
00  // 70 x43y59 SB_BIG plane 3
00  // 71 x43y59 SB_DRIVE plane 4,3
29  // 72 x43y59 SB_BIG plane 4
00  // 73 x43y59 SB_BIG plane 4
00  // 74 x43y59 SB_BIG plane 5
00  // 75 x43y59 SB_BIG plane 5
00  // 76 x43y59 SB_DRIVE plane 6,5
00  // 77 x43y59 SB_BIG plane 6
00  // 78 x43y59 SB_BIG plane 6
00  // 79 x43y59 SB_BIG plane 7
00  // 80 x43y59 SB_BIG plane 7
00  // 81 x43y59 SB_DRIVE plane 8,7
00  // 82 x43y59 SB_BIG plane 8
00  // 83 x43y59 SB_BIG plane 8
29  // 84 x43y59 SB_BIG plane 9
5B // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x45y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 029A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1E // y_sel: 59
B8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 02A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CF  //  0 x45y59 CPE[0]  _a96  C_AND////    _a188  C_///AND/D
18  //  1 x45y59 CPE[1]  80'h00_F518_80_0000_0C88_18CF modified with path inversions
88  //  2 x45y59 CPE[2]  80'h00_FA18_80_0000_0C88_42CF from netlist
0C  //  3 x45y59 CPE[3]      00_0F00_00_0000_0000_5A00 difference
00  //  4 x45y59 CPE[4]
00  //  5 x45y59 CPE[5]
80  //  6 x45y59 CPE[6]
18  //  7 x45y59 CPE[7]
F5  //  8 x45y59 CPE[8]
00  //  9 x45y59 CPE[9]
44  // 10 x45y60 CPE[0]  _a97  C_AND////    _a95  C_///AND/
28  // 11 x45y60 CPE[1]  80'h00_0078_00_0000_0C88_2844 modified with path inversions
88  // 12 x45y60 CPE[2]  80'h00_0078_00_0000_0C88_2822 from netlist
0C  // 13 x45y60 CPE[3]      00_0000_00_0000_0000_0066 difference
00  // 14 x45y60 CPE[4]
00  // 15 x45y60 CPE[5]
00  // 16 x45y60 CPE[6]
78  // 17 x45y60 CPE[7]
00  // 18 x45y60 CPE[8]
00  // 19 x45y60 CPE[9]
0C  // 20 x46y59 CPE[0]  _a9  C_MX2b/D///    
00  // 21 x46y59 CPE[1]  80'h00_F600_00_0040_0A30_000C modified with path inversions
30  // 22 x46y59 CPE[2]  80'h00_FA00_00_0040_0A30_000C from netlist
0A  // 23 x46y59 CPE[3]      00_0C00_00_0000_0000_0000 difference
40  // 24 x46y59 CPE[4]
00  // 25 x46y59 CPE[5]
00  // 26 x46y59 CPE[6]
00  // 27 x46y59 CPE[7]
F6  // 28 x46y59 CPE[8]
00  // 29 x46y59 CPE[9]
5C  // 30 x46y60 CPE[0]  _a94  C_AND////    _a45  C_///AND/D
41  // 31 x46y60 CPE[1]  80'h00_F918_80_0000_0C88_415C modified with path inversions
88  // 32 x46y60 CPE[2]  80'h00_FA18_80_0000_0C88_82AC from netlist
0C  // 33 x46y60 CPE[3]      00_0300_00_0000_0000_C3F0 difference
00  // 34 x46y60 CPE[4]
00  // 35 x46y60 CPE[5]
80  // 36 x46y60 CPE[6]
18  // 37 x46y60 CPE[7]
F9  // 38 x46y60 CPE[8]
00  // 39 x46y60 CPE[9]
00  // 40 x45y59 INMUX plane 2,1
04  // 41 x45y59 INMUX plane 4,3
2B  // 42 x45y59 INMUX plane 6,5
2D  // 43 x45y59 INMUX plane 8,7
30  // 44 x45y59 INMUX plane 10,9
28  // 45 x45y59 INMUX plane 12,11
36  // 46 x45y60 INMUX plane 2,1
36  // 47 x45y60 INMUX plane 4,3
2B  // 48 x45y60 INMUX plane 6,5
0A  // 49 x45y60 INMUX plane 8,7
00  // 50 x45y60 INMUX plane 10,9
00  // 51 x45y60 INMUX plane 12,11
00  // 52 x46y59 INMUX plane 2,1
20  // 53 x46y59 INMUX plane 4,3
92  // 54 x46y59 INMUX plane 6,5
20  // 55 x46y59 INMUX plane 8,7
88  // 56 x46y59 INMUX plane 10,9
4D  // 57 x46y59 INMUX plane 12,11
28  // 58 x46y60 INMUX plane 2,1
04  // 59 x46y60 INMUX plane 4,3
8D  // 60 x46y60 INMUX plane 6,5
6A  // 61 x46y60 INMUX plane 8,7
A9  // 62 x46y60 INMUX plane 10,9
D8  // 63 x46y60 INMUX plane 12,11
48  // 64 x46y60 SB_BIG plane 1
12  // 65 x46y60 SB_BIG plane 1
00  // 66 x46y60 SB_DRIVE plane 2,1
48  // 67 x46y60 SB_BIG plane 2
12  // 68 x46y60 SB_BIG plane 2
08  // 69 x46y60 SB_BIG plane 3
12  // 70 x46y60 SB_BIG plane 3
00  // 71 x46y60 SB_DRIVE plane 4,3
48  // 72 x46y60 SB_BIG plane 4
12  // 73 x46y60 SB_BIG plane 4
41  // 74 x46y60 SB_BIG plane 5
12  // 75 x46y60 SB_BIG plane 5
00  // 76 x46y60 SB_DRIVE plane 6,5
89  // 77 x46y60 SB_BIG plane 6
26  // 78 x46y60 SB_BIG plane 6
48  // 79 x46y60 SB_BIG plane 7
14  // 80 x46y60 SB_BIG plane 7
00  // 81 x46y60 SB_DRIVE plane 8,7
8E  // 82 x46y60 SB_BIG plane 8
26  // 83 x46y60 SB_BIG plane 8
56  // 84 x46y60 SB_BIG plane 9
24  // 85 x46y60 SB_BIG plane 9
00  // 86 x46y60 SB_DRIVE plane 10,9
41  // 87 x46y60 SB_BIG plane 10
12  // 88 x46y60 SB_BIG plane 10
92  // 89 x46y60 SB_BIG plane 11
14  // 90 x46y60 SB_BIG plane 11
00  // 91 x46y60 SB_DRIVE plane 12,11
48  // 92 x46y60 SB_BIG plane 12
02  // 93 x46y60 SB_BIG plane 12
A8  // 94 x45y59 SB_SML plane 1
E4  // 95 x45y59 SB_SML plane 2,1
54  // 96 x45y59 SB_SML plane 2
A8  // 97 x45y59 SB_SML plane 3
03  // 98 x45y59 SB_SML plane 4,3
5B  // 99 x45y59 SB_SML plane 4
A8  // 100 x45y59 SB_SML plane 5
82  // 101 x45y59 SB_SML plane 6,5
2A  // 102 x45y59 SB_SML plane 6
A8  // 103 x45y59 SB_SML plane 7
12  // 104 x45y59 SB_SML plane 8,7
78  // 105 x45y59 SB_SML plane 8
B0  // 106 x45y59 SB_SML plane 9
15  // 107 x45y59 SB_SML plane 10,9
52  // 108 x45y59 SB_SML plane 10
28  // 109 x45y59 SB_SML plane 11
13  // 110 x45y59 SB_SML plane 12,11
3A  // 111 x45y59 SB_SML plane 12
36 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x47y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0318     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1E // y_sel: 59
70 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0320
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CC  //  0 x47y59 CPE[0]  _a258  C_MX4b////    
00  //  1 x47y59 CPE[1]  80'h00_0018_00_0040_0AF8_00CC modified with path inversions
F8  //  2 x47y59 CPE[2]  80'h00_0018_00_0040_0AF0_0033 from netlist
0A  //  3 x47y59 CPE[3]      00_0000_00_0000_0008_00FF difference
40  //  4 x47y59 CPE[4]
00  //  5 x47y59 CPE[5]
00  //  6 x47y59 CPE[6]
18  //  7 x47y59 CPE[7]
00  //  8 x47y59 CPE[8]
00  //  9 x47y59 CPE[9]
CC  // 10 x47y60 CPE[0]  _a259  C_MX4b////    
00  // 11 x47y60 CPE[1]  80'h00_0018_00_0040_0AF8_00CC modified with path inversions
F8  // 12 x47y60 CPE[2]  80'h00_0018_00_0040_0AF0_003C from netlist
0A  // 13 x47y60 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 14 x47y60 CPE[4]
00  // 15 x47y60 CPE[5]
00  // 16 x47y60 CPE[6]
18  // 17 x47y60 CPE[7]
00  // 18 x47y60 CPE[8]
00  // 19 x47y60 CPE[9]
A0  // 20 x48y59 CPE[0]  _a132  C_ADDF/D///    _a311  C_////Bridge
00  // 21 x48y59 CPE[1]  80'h00_DDA5_00_0010_0666_00A0 modified with path inversions
66  // 22 x48y59 CPE[2]  80'h00_EEA5_00_0010_0666_00A0 from netlist
06  // 23 x48y59 CPE[3]      00_3300_00_0000_0000_0000 difference
10  // 24 x48y59 CPE[4]
00  // 25 x48y59 CPE[5]
00  // 26 x48y59 CPE[6]
A5  // 27 x48y59 CPE[7]
DD  // 28 x48y59 CPE[8]
00  // 29 x48y59 CPE[9]
24  // 30 x48y60 CPE[0]  _a74  C_///AND/
FF  // 31 x48y60 CPE[1]  80'h00_0060_00_0000_0C08_FF24 modified with path inversions
08  // 32 x48y60 CPE[2]  80'h00_0060_00_0000_0C08_FF88 from netlist
0C  // 33 x48y60 CPE[3]      00_0000_00_0000_0000_00AC difference
00  // 34 x48y60 CPE[4]
00  // 35 x48y60 CPE[5]
00  // 36 x48y60 CPE[6]
60  // 37 x48y60 CPE[7]
00  // 38 x48y60 CPE[8]
00  // 39 x48y60 CPE[9]
12  // 40 x47y59 INMUX plane 2,1
20  // 41 x47y59 INMUX plane 4,3
09  // 42 x47y59 INMUX plane 6,5
3A  // 43 x47y59 INMUX plane 8,7
11  // 44 x47y59 INMUX plane 10,9
2C  // 45 x47y59 INMUX plane 12,11
10  // 46 x47y60 INMUX plane 2,1
20  // 47 x47y60 INMUX plane 4,3
38  // 48 x47y60 INMUX plane 6,5
25  // 49 x47y60 INMUX plane 8,7
08  // 50 x47y60 INMUX plane 10,9
02  // 51 x47y60 INMUX plane 12,11
00  // 52 x48y59 INMUX plane 2,1
03  // 53 x48y59 INMUX plane 4,3
08  // 54 x48y59 INMUX plane 6,5
CB  // 55 x48y59 INMUX plane 8,7
80  // 56 x48y59 INMUX plane 10,9
C4  // 57 x48y59 INMUX plane 12,11
36  // 58 x48y60 INMUX plane 2,1
37  // 59 x48y60 INMUX plane 4,3
05  // 60 x48y60 INMUX plane 6,5
C0  // 61 x48y60 INMUX plane 8,7
88  // 62 x48y60 INMUX plane 10,9
EC  // 63 x48y60 INMUX plane 12,11
48  // 64 x47y59 SB_BIG plane 1
12  // 65 x47y59 SB_BIG plane 1
00  // 66 x47y59 SB_DRIVE plane 2,1
88  // 67 x47y59 SB_BIG plane 2
12  // 68 x47y59 SB_BIG plane 2
48  // 69 x47y59 SB_BIG plane 3
12  // 70 x47y59 SB_BIG plane 3
00  // 71 x47y59 SB_DRIVE plane 4,3
B0  // 72 x47y59 SB_BIG plane 4
14  // 73 x47y59 SB_BIG plane 4
48  // 74 x47y59 SB_BIG plane 5
10  // 75 x47y59 SB_BIG plane 5
00  // 76 x47y59 SB_DRIVE plane 6,5
D4  // 77 x47y59 SB_BIG plane 6
22  // 78 x47y59 SB_BIG plane 6
48  // 79 x47y59 SB_BIG plane 7
12  // 80 x47y59 SB_BIG plane 7
00  // 81 x47y59 SB_DRIVE plane 8,7
90  // 82 x47y59 SB_BIG plane 8
14  // 83 x47y59 SB_BIG plane 8
B0  // 84 x47y59 SB_BIG plane 9
14  // 85 x47y59 SB_BIG plane 9
00  // 86 x47y59 SB_DRIVE plane 10,9
93  // 87 x47y59 SB_BIG plane 10
10  // 88 x47y59 SB_BIG plane 10
48  // 89 x47y59 SB_BIG plane 11
10  // 90 x47y59 SB_BIG plane 11
00  // 91 x47y59 SB_DRIVE plane 12,11
48  // 92 x47y59 SB_BIG plane 12
12  // 93 x47y59 SB_BIG plane 12
A8  // 94 x48y60 SB_SML plane 1
82  // 95 x48y60 SB_SML plane 2,1
32  // 96 x48y60 SB_SML plane 2
A1  // 97 x48y60 SB_SML plane 3
10  // 98 x48y60 SB_SML plane 4,3
2A  // 99 x48y60 SB_SML plane 4
A8  // 100 x48y60 SB_SML plane 5
B2  // 101 x48y60 SB_SML plane 6,5
17  // 102 x48y60 SB_SML plane 6
28  // 103 x48y60 SB_SML plane 7
90  // 104 x48y60 SB_SML plane 8,7
54  // 105 x48y60 SB_SML plane 8
A8  // 106 x48y60 SB_SML plane 9
82  // 107 x48y60 SB_SML plane 10,9
2A  // 108 x48y60 SB_SML plane 10
28  // 109 x48y60 SB_SML plane 11
82  // 110 x48y60 SB_SML plane 12,11
2A  // 111 x48y60 SB_SML plane 12
D9 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x49y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0396     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1E // y_sel: 59
A8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 039E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y59 CPE[0]
00  //  1 x49y59 CPE[1]
00  //  2 x49y59 CPE[2]
00  //  3 x49y59 CPE[3]
00  //  4 x49y59 CPE[4]
00  //  5 x49y59 CPE[5]
00  //  6 x49y59 CPE[6]
00  //  7 x49y59 CPE[7]
00  //  8 x49y59 CPE[8]
00  //  9 x49y59 CPE[9]
FF  // 10 x49y60 CPE[0]  _a325  C_////Bridge
FF  // 11 x49y60 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x49y60 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x49y60 CPE[3]
00  // 14 x49y60 CPE[4]
00  // 15 x49y60 CPE[5]
00  // 16 x49y60 CPE[6]
A7  // 17 x49y60 CPE[7]
00  // 18 x49y60 CPE[8]
00  // 19 x49y60 CPE[9]
33  // 20 x50y59 CPE[0]  _a186  C_AND/D///    _a73  C_///AND/
CF  // 21 x50y59 CPE[1]  80'h00_F660_00_0000_0C88_CF33 modified with path inversions
88  // 22 x50y59 CPE[2]  80'h00_FA60_00_0000_0C88_CF33 from netlist
0C  // 23 x50y59 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 24 x50y59 CPE[4]
00  // 25 x50y59 CPE[5]
00  // 26 x50y59 CPE[6]
60  // 27 x50y59 CPE[7]
F6  // 28 x50y59 CPE[8]
00  // 29 x50y59 CPE[9]
00  // 30 x50y60 CPE[0]
00  // 31 x50y60 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x50y60 CPE[2]
00  // 33 x50y60 CPE[3]
00  // 34 x50y60 CPE[4]
60  // 35 x50y60 CPE[5]
3F  // 36 x50y60 CPE[6]
00  // 37 x50y60 CPE[7]
00  // 38 x50y60 CPE[8]
00  // 39 x50y60 CPE[9]
00  // 40 x49y59 INMUX plane 2,1
08  // 41 x49y59 INMUX plane 4,3
00  // 42 x49y59 INMUX plane 6,5
28  // 43 x49y59 INMUX plane 8,7
09  // 44 x49y59 INMUX plane 10,9
00  // 45 x49y59 INMUX plane 12,11
00  // 46 x49y60 INMUX plane 2,1
09  // 47 x49y60 INMUX plane 4,3
00  // 48 x49y60 INMUX plane 6,5
20  // 49 x49y60 INMUX plane 8,7
00  // 50 x49y60 INMUX plane 10,9
00  // 51 x49y60 INMUX plane 12,11
08  // 52 x50y59 INMUX plane 2,1
2D  // 53 x50y59 INMUX plane 4,3
05  // 54 x50y59 INMUX plane 6,5
38  // 55 x50y59 INMUX plane 8,7
28  // 56 x50y59 INMUX plane 10,9
A0  // 57 x50y59 INMUX plane 12,11
00  // 58 x50y60 INMUX plane 2,1
09  // 59 x50y60 INMUX plane 4,3
00  // 60 x50y60 INMUX plane 6,5
00  // 61 x50y60 INMUX plane 8,7
00  // 62 x50y60 INMUX plane 10,9
00  // 63 x50y60 INMUX plane 12,11
00  // 64 x50y60 SB_BIG plane 1
00  // 65 x50y60 SB_BIG plane 1
00  // 66 x50y60 SB_DRIVE plane 2,1
D3  // 67 x50y60 SB_BIG plane 2
00  // 68 x50y60 SB_BIG plane 2
51  // 69 x50y60 SB_BIG plane 3
12  // 70 x50y60 SB_BIG plane 3
00  // 71 x50y60 SB_DRIVE plane 4,3
11  // 72 x50y60 SB_BIG plane 4
00  // 73 x50y60 SB_BIG plane 4
00  // 74 x50y60 SB_BIG plane 5
00  // 75 x50y60 SB_BIG plane 5
00  // 76 x50y60 SB_DRIVE plane 6,5
48  // 77 x50y60 SB_BIG plane 6
12  // 78 x50y60 SB_BIG plane 6
48  // 79 x50y60 SB_BIG plane 7
12  // 80 x50y60 SB_BIG plane 7
00  // 81 x50y60 SB_DRIVE plane 8,7
00  // 82 x50y60 SB_BIG plane 8
00  // 83 x50y60 SB_BIG plane 8
00  // 84 x50y60 SB_BIG plane 9
00  // 85 x50y60 SB_BIG plane 9
00  // 86 x50y60 SB_DRIVE plane 10,9
19  // 87 x50y60 SB_BIG plane 10
00  // 88 x50y60 SB_BIG plane 10
00  // 89 x50y60 SB_BIG plane 11
00  // 90 x50y60 SB_BIG plane 11
00  // 91 x50y60 SB_DRIVE plane 12,11
00  // 92 x50y60 SB_BIG plane 12
00  // 93 x50y60 SB_BIG plane 12
00  // 94 x49y59 SB_SML plane 1
41  // 95 x49y59 SB_SML plane 2,1
4D  // 96 x49y59 SB_SML plane 2
A8  // 97 x49y59 SB_SML plane 3
13  // 98 x49y59 SB_SML plane 4,3
01  // 99 x49y59 SB_SML plane 4
00  // 100 x49y59 SB_SML plane 5
80  // 101 x49y59 SB_SML plane 6,5
0A  // 102 x49y59 SB_SML plane 6
28  // 103 x49y59 SB_SML plane 7
02  // 104 x49y59 SB_SML plane 8,7
00  // 105 x49y59 SB_SML plane 8
11  // 106 x49y59 SB_SML plane 9
00  // 107 x49y59 SB_SML plane 10,9
00  // 108 x49y59 SB_SML plane 10
00  // 109 x49y59 SB_SML plane 11
90  // 110 x49y59 SB_SML plane 12,11
01  // 111 x49y59 SB_SML plane 12
DA // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x51y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0414     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1E // y_sel: 59
C0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 041C
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
FF  //  0 x51y59 CPE[0]  _a237  C_AND/D///    
5F  //  1 x51y59 CPE[1]  80'h00_FE00_00_0000_0C88_5FFF modified with path inversions
88  //  2 x51y59 CPE[2]  80'h00_FE00_00_0000_0C88_AFFF from netlist
0C  //  3 x51y59 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x51y59 CPE[4]
00  //  5 x51y59 CPE[5]
00  //  6 x51y59 CPE[6]
00  //  7 x51y59 CPE[7]
FE  //  8 x51y59 CPE[8]
00  //  9 x51y59 CPE[9]
00  // 10 x51y60 CPE[0]
00  // 11 x51y60 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x51y60 CPE[2]
00  // 13 x51y60 CPE[3]
00  // 14 x51y60 CPE[4]
60  // 15 x51y60 CPE[5]
3F  // 16 x51y60 CPE[6]
00  // 17 x51y60 CPE[7]
00  // 18 x51y60 CPE[8]
00  // 19 x51y60 CPE[9]
3F  // 20 x52y59 CPE[0]  _a190  C_///AND/D
FF  // 21 x52y59 CPE[1]  80'h00_F600_80_0000_0C08_FF3F modified with path inversions
08  // 22 x52y59 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 23 x52y59 CPE[3]      00_0C00_00_0000_0000_00F0 difference
00  // 24 x52y59 CPE[4]
00  // 25 x52y59 CPE[5]
80  // 26 x52y59 CPE[6]
00  // 27 x52y59 CPE[7]
F6  // 28 x52y59 CPE[8]
00  // 29 x52y59 CPE[9]
00  // 30 x52y60 CPE[0]
00  // 31 x52y60 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x52y60 CPE[2]
00  // 33 x52y60 CPE[3]
00  // 34 x52y60 CPE[4]
60  // 35 x52y60 CPE[5]
3F  // 36 x52y60 CPE[6]
00  // 37 x52y60 CPE[7]
00  // 38 x52y60 CPE[8]
00  // 39 x52y60 CPE[9]
00  // 40 x51y59 INMUX plane 2,1
04  // 41 x51y59 INMUX plane 4,3
00  // 42 x51y59 INMUX plane 6,5
06  // 43 x51y59 INMUX plane 8,7
00  // 44 x51y59 INMUX plane 10,9
00  // 45 x51y59 INMUX plane 12,11
00  // 46 x51y60 INMUX plane 2,1
00  // 47 x51y60 INMUX plane 4,3
03  // 48 x51y60 INMUX plane 6,5
00  // 49 x51y60 INMUX plane 8,7
00  // 50 x51y60 INMUX plane 10,9
00  // 51 x51y60 INMUX plane 12,11
00  // 52 x52y59 INMUX plane 2,1
00  // 53 x52y59 INMUX plane 4,3
00  // 54 x52y59 INMUX plane 6,5
40  // 55 x52y59 INMUX plane 8,7
28  // 56 x52y59 INMUX plane 10,9
40  // 57 x52y59 INMUX plane 12,11
00  // 58 x52y60 INMUX plane 2,1
09  // 59 x52y60 INMUX plane 4,3
00  // 60 x52y60 INMUX plane 6,5
40  // 61 x52y60 INMUX plane 8,7
08  // 62 x52y60 INMUX plane 10,9
40  // 63 x52y60 INMUX plane 12,11
94  // 64 x51y59 SB_BIG plane 1
22  // 65 x51y59 SB_BIG plane 1
00  // 66 x51y59 SB_DRIVE plane 2,1
00  // 67 x51y59 SB_BIG plane 2
00  // 68 x51y59 SB_BIG plane 2
48  // 69 x51y59 SB_BIG plane 3
12  // 70 x51y59 SB_BIG plane 3
00  // 71 x51y59 SB_DRIVE plane 4,3
30  // 72 x51y59 SB_BIG plane 4
00  // 73 x51y59 SB_BIG plane 4
48  // 74 x51y59 SB_BIG plane 5
12  // 75 x51y59 SB_BIG plane 5
00  // 76 x51y59 SB_DRIVE plane 6,5
00  // 77 x51y59 SB_BIG plane 6
00  // 78 x51y59 SB_BIG plane 6
48  // 79 x51y59 SB_BIG plane 7
12  // 80 x51y59 SB_BIG plane 7
00  // 81 x51y59 SB_DRIVE plane 8,7
19  // 82 x51y59 SB_BIG plane 8
00  // 83 x51y59 SB_BIG plane 8
31  // 84 x51y59 SB_BIG plane 9
00  // 85 x51y59 SB_BIG plane 9
00  // 86 x51y59 SB_DRIVE plane 10,9
00  // 87 x51y59 SB_BIG plane 10
00  // 88 x51y59 SB_BIG plane 10
00  // 89 x51y59 SB_BIG plane 11
00  // 90 x51y59 SB_BIG plane 11
00  // 91 x51y59 SB_DRIVE plane 12,11
00  // 92 x51y59 SB_BIG plane 12
00  // 93 x51y59 SB_BIG plane 12
53  // 94 x52y60 SB_SML plane 1
01  // 95 x52y60 SB_SML plane 2,1
00  // 96 x52y60 SB_SML plane 2
A8  // 97 x52y60 SB_SML plane 3
02  // 98 x52y60 SB_SML plane 4,3
00  // 99 x52y60 SB_SML plane 4
A8  // 100 x52y60 SB_SML plane 5
02  // 101 x52y60 SB_SML plane 6,5
00  // 102 x52y60 SB_SML plane 6
11  // 103 x52y60 SB_SML plane 7
05  // 104 x52y60 SB_SML plane 8,7
5A // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x53y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 048B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
1E // y_sel: 59
18 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0493
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x53y59 CPE[0]
00  //  1 x53y59 CPE[1]
00  //  2 x53y59 CPE[2]
00  //  3 x53y59 CPE[3]
00  //  4 x53y59 CPE[4]
00  //  5 x53y59 CPE[5]
00  //  6 x53y59 CPE[6]
00  //  7 x53y59 CPE[7]
00  //  8 x53y59 CPE[8]
00  //  9 x53y59 CPE[9]
00  // 10 x53y60 CPE[0]
00  // 11 x53y60 CPE[1]
00  // 12 x53y60 CPE[2]
00  // 13 x53y60 CPE[3]
00  // 14 x53y60 CPE[4]
00  // 15 x53y60 CPE[5]
00  // 16 x53y60 CPE[6]
00  // 17 x53y60 CPE[7]
00  // 18 x53y60 CPE[8]
00  // 19 x53y60 CPE[9]
CF  // 20 x54y59 CPE[0]  _a241  C_///AND/D
FF  // 21 x54y59 CPE[1]  80'h00_FD00_80_0000_0C08_FFCF modified with path inversions
08  // 22 x54y59 CPE[2]  80'h00_FE00_80_0000_0C08_FFCF from netlist
0C  // 23 x54y59 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x54y59 CPE[4]
00  // 25 x54y59 CPE[5]
80  // 26 x54y59 CPE[6]
00  // 27 x54y59 CPE[7]
FD  // 28 x54y59 CPE[8]
00  // 29 x54y59 CPE[9]
00  // 30 x54y60 CPE[0]
00  // 31 x54y60 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x54y60 CPE[2]
00  // 33 x54y60 CPE[3]
00  // 34 x54y60 CPE[4]
60  // 35 x54y60 CPE[5]
3F  // 36 x54y60 CPE[6]
00  // 37 x54y60 CPE[7]
00  // 38 x54y60 CPE[8]
00  // 39 x54y60 CPE[9]
00  // 40 x53y59 INMUX plane 2,1
08  // 41 x53y59 INMUX plane 4,3
00  // 42 x53y59 INMUX plane 6,5
08  // 43 x53y59 INMUX plane 8,7
01  // 44 x53y59 INMUX plane 10,9
00  // 45 x53y59 INMUX plane 12,11
00  // 46 x53y60 INMUX plane 2,1
00  // 47 x53y60 INMUX plane 4,3
00  // 48 x53y60 INMUX plane 6,5
00  // 49 x53y60 INMUX plane 8,7
28  // 50 x53y60 INMUX plane 10,9
00  // 51 x53y60 INMUX plane 12,11
00  // 52 x54y59 INMUX plane 2,1
00  // 53 x54y59 INMUX plane 4,3
00  // 54 x54y59 INMUX plane 6,5
00  // 55 x54y59 INMUX plane 8,7
00  // 56 x54y59 INMUX plane 10,9
00  // 57 x54y59 INMUX plane 12,11
00  // 58 x54y60 INMUX plane 2,1
00  // 59 x54y60 INMUX plane 4,3
00  // 60 x54y60 INMUX plane 6,5
00  // 61 x54y60 INMUX plane 8,7
00  // 62 x54y60 INMUX plane 10,9
00  // 63 x54y60 INMUX plane 12,11
00  // 64 x54y60 SB_BIG plane 1
00  // 65 x54y60 SB_BIG plane 1
00  // 66 x54y60 SB_DRIVE plane 2,1
00  // 67 x54y60 SB_BIG plane 2
00  // 68 x54y60 SB_BIG plane 2
48  // 69 x54y60 SB_BIG plane 3
12  // 70 x54y60 SB_BIG plane 3
00  // 71 x54y60 SB_DRIVE plane 4,3
00  // 72 x54y60 SB_BIG plane 4
00  // 73 x54y60 SB_BIG plane 4
00  // 74 x54y60 SB_BIG plane 5
00  // 75 x54y60 SB_BIG plane 5
00  // 76 x54y60 SB_DRIVE plane 6,5
00  // 77 x54y60 SB_BIG plane 6
00  // 78 x54y60 SB_BIG plane 6
48  // 79 x54y60 SB_BIG plane 7
12  // 80 x54y60 SB_BIG plane 7
00  // 81 x54y60 SB_DRIVE plane 8,7
00  // 82 x54y60 SB_BIG plane 8
00  // 83 x54y60 SB_BIG plane 8
00  // 84 x54y60 SB_BIG plane 9
00  // 85 x54y60 SB_BIG plane 9
00  // 86 x54y60 SB_DRIVE plane 10,9
00  // 87 x54y60 SB_BIG plane 10
00  // 88 x54y60 SB_BIG plane 10
00  // 89 x54y60 SB_BIG plane 11
00  // 90 x54y60 SB_BIG plane 11
00  // 91 x54y60 SB_DRIVE plane 12,11
00  // 92 x54y60 SB_BIG plane 12
00  // 93 x54y60 SB_BIG plane 12
00  // 94 x53y59 SB_SML plane 1
00  // 95 x53y59 SB_SML plane 2,1
00  // 96 x53y59 SB_SML plane 2
28  // 97 x53y59 SB_SML plane 3
12  // 98 x53y59 SB_SML plane 4,3
01  // 99 x53y59 SB_SML plane 4
00  // 100 x53y59 SB_SML plane 5
00  // 101 x53y59 SB_SML plane 6,5
00  // 102 x53y59 SB_SML plane 6
A8  // 103 x53y59 SB_SML plane 7
02  // 104 x53y59 SB_SML plane 8,7
00  // 105 x53y59 SB_SML plane 8
11  // 106 x53y59 SB_SML plane 9
F1 // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x45y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0504     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1F // y_sel: 61
31 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 050C
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
9A  //  0 x45y61 CPE[0]  net1 = net2: _a65  C_ICOMP////D
FF  //  1 x45y61 CPE[1]  80'h00_FA18_00_0000_0888_FF9A modified with path inversions
88  //  2 x45y61 CPE[2]  80'h00_F618_00_0000_0888_FF65 from netlist
08  //  3 x45y61 CPE[3]      00_0C00_00_0000_0000_00FF difference
00  //  4 x45y61 CPE[4]
00  //  5 x45y61 CPE[5]
00  //  6 x45y61 CPE[6]
18  //  7 x45y61 CPE[7]
FA  //  8 x45y61 CPE[8]
00  //  9 x45y61 CPE[9]
00  // 10 x45y62 CPE[0]
00  // 11 x45y62 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x45y62 CPE[2]
00  // 13 x45y62 CPE[3]
00  // 14 x45y62 CPE[4]
60  // 15 x45y62 CPE[5]
3F  // 16 x45y62 CPE[6]
00  // 17 x45y62 CPE[7]
00  // 18 x45y62 CPE[8]
00  // 19 x45y62 CPE[9]
11  // 20 x46y61 CPE[0]  _a99  C_AND////    _a98  C_///AND/
22  // 21 x46y61 CPE[1]  80'h00_0078_00_0000_0C88_2211 modified with path inversions
88  // 22 x46y61 CPE[2]  80'h00_0078_00_0000_0C88_4812 from netlist
0C  // 23 x46y61 CPE[3]      00_0000_00_0000_0000_6A03 difference
00  // 24 x46y61 CPE[4]
00  // 25 x46y61 CPE[5]
00  // 26 x46y61 CPE[6]
78  // 27 x46y61 CPE[7]
00  // 28 x46y61 CPE[8]
00  // 29 x46y61 CPE[9]
CF  // 30 x46y62 CPE[0]  _a227  C_///AND/D
FF  // 31 x46y62 CPE[1]  80'h00_F600_80_0000_0C08_FFCF modified with path inversions
08  // 32 x46y62 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 33 x46y62 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 34 x46y62 CPE[4]
00  // 35 x46y62 CPE[5]
80  // 36 x46y62 CPE[6]
00  // 37 x46y62 CPE[7]
F6  // 38 x46y62 CPE[8]
00  // 39 x46y62 CPE[9]
06  // 40 x45y61 INMUX plane 2,1
0C  // 41 x45y61 INMUX plane 4,3
04  // 42 x45y61 INMUX plane 6,5
00  // 43 x45y61 INMUX plane 8,7
31  // 44 x45y61 INMUX plane 10,9
20  // 45 x45y61 INMUX plane 12,11
00  // 46 x45y62 INMUX plane 2,1
00  // 47 x45y62 INMUX plane 4,3
00  // 48 x45y62 INMUX plane 6,5
00  // 49 x45y62 INMUX plane 8,7
00  // 50 x45y62 INMUX plane 10,9
00  // 51 x45y62 INMUX plane 12,11
36  // 52 x46y61 INMUX plane 2,1
36  // 53 x46y61 INMUX plane 4,3
48  // 54 x46y61 INMUX plane 6,5
24  // 55 x46y61 INMUX plane 8,7
48  // 56 x46y61 INMUX plane 10,9
C8  // 57 x46y61 INMUX plane 12,11
00  // 58 x46y62 INMUX plane 2,1
20  // 59 x46y62 INMUX plane 4,3
40  // 60 x46y62 INMUX plane 6,5
40  // 61 x46y62 INMUX plane 8,7
B9  // 62 x46y62 INMUX plane 10,9
85  // 63 x46y62 INMUX plane 12,11
48  // 64 x45y61 SB_BIG plane 1
02  // 65 x45y61 SB_BIG plane 1
00  // 66 x45y61 SB_DRIVE plane 2,1
00  // 67 x45y61 SB_BIG plane 2
00  // 68 x45y61 SB_BIG plane 2
48  // 69 x45y61 SB_BIG plane 3
12  // 70 x45y61 SB_BIG plane 3
00  // 71 x45y61 SB_DRIVE plane 4,3
48  // 72 x45y61 SB_BIG plane 4
12  // 73 x45y61 SB_BIG plane 4
41  // 74 x45y61 SB_BIG plane 5
02  // 75 x45y61 SB_BIG plane 5
00  // 76 x45y61 SB_DRIVE plane 6,5
00  // 77 x45y61 SB_BIG plane 6
00  // 78 x45y61 SB_BIG plane 6
48  // 79 x45y61 SB_BIG plane 7
12  // 80 x45y61 SB_BIG plane 7
00  // 81 x45y61 SB_DRIVE plane 8,7
89  // 82 x45y61 SB_BIG plane 8
24  // 83 x45y61 SB_BIG plane 8
00  // 84 x45y61 SB_BIG plane 9
00  // 85 x45y61 SB_BIG plane 9
00  // 86 x45y61 SB_DRIVE plane 10,9
01  // 87 x45y61 SB_BIG plane 10
00  // 88 x45y61 SB_BIG plane 10
00  // 89 x45y61 SB_BIG plane 11
00  // 90 x45y61 SB_BIG plane 11
00  // 91 x45y61 SB_DRIVE plane 12,11
01  // 92 x45y61 SB_BIG plane 12
00  // 93 x45y61 SB_BIG plane 12
A8  // 94 x46y62 SB_SML plane 1
02  // 95 x46y62 SB_SML plane 2,1
00  // 96 x46y62 SB_SML plane 2
A8  // 97 x46y62 SB_SML plane 3
82  // 98 x46y62 SB_SML plane 4,3
2A  // 99 x46y62 SB_SML plane 4
28  // 100 x46y62 SB_SML plane 5
02  // 101 x46y62 SB_SML plane 6,5
00  // 102 x46y62 SB_SML plane 6
A8  // 103 x46y62 SB_SML plane 7
82  // 104 x46y62 SB_SML plane 8,7
2A  // 105 x46y62 SB_SML plane 8
00  // 106 x46y62 SB_SML plane 9
00  // 107 x46y62 SB_SML plane 10,9
00  // 108 x46y62 SB_SML plane 10
01  // 109 x46y62 SB_SML plane 11
EF // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x47y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0580     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1F // y_sel: 61
F9 // -- CRC low byte
4F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0588
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y61 CPE[0]
00  //  1 x47y61 CPE[1]
00  //  2 x47y61 CPE[2]
00  //  3 x47y61 CPE[3]
00  //  4 x47y61 CPE[4]
00  //  5 x47y61 CPE[5]
00  //  6 x47y61 CPE[6]
00  //  7 x47y61 CPE[7]
00  //  8 x47y61 CPE[8]
00  //  9 x47y61 CPE[9]
FF  // 10 x47y62 CPE[0]  _a100  C_AND////    
14  // 11 x47y62 CPE[1]  80'h00_0018_00_0000_0C88_14FF modified with path inversions
88  // 12 x47y62 CPE[2]  80'h00_0018_00_0000_0C88_18FF from netlist
0C  // 13 x47y62 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 14 x47y62 CPE[4]
00  // 15 x47y62 CPE[5]
00  // 16 x47y62 CPE[6]
18  // 17 x47y62 CPE[7]
00  // 18 x47y62 CPE[8]
00  // 19 x47y62 CPE[9]
00  // 20 x48y61 CPE[0]
00  // 21 x48y61 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x48y61 CPE[2]
00  // 23 x48y61 CPE[3]
00  // 24 x48y61 CPE[4]
60  // 25 x48y61 CPE[5]
3F  // 26 x48y61 CPE[6]
00  // 27 x48y61 CPE[7]
00  // 28 x48y61 CPE[8]
00  // 29 x48y61 CPE[9]
00  // 30 x48y62 CPE[0]
00  // 31 x48y62 CPE[1]
00  // 32 x48y62 CPE[2]
00  // 33 x48y62 CPE[3]
00  // 34 x48y62 CPE[4]
00  // 35 x48y62 CPE[5]
00  // 36 x48y62 CPE[6]
00  // 37 x48y62 CPE[7]
00  // 38 x48y62 CPE[8]
00  // 39 x48y62 CPE[9]
08  // 40 x47y61 INMUX plane 2,1
00  // 41 x47y61 INMUX plane 4,3
00  // 42 x47y61 INMUX plane 6,5
00  // 43 x47y61 INMUX plane 8,7
00  // 44 x47y61 INMUX plane 10,9
08  // 45 x47y61 INMUX plane 12,11
00  // 46 x47y62 INMUX plane 2,1
00  // 47 x47y62 INMUX plane 4,3
24  // 48 x47y62 INMUX plane 6,5
24  // 49 x47y62 INMUX plane 8,7
00  // 50 x47y62 INMUX plane 10,9
01  // 51 x47y62 INMUX plane 12,11
00  // 52 x48y61 INMUX plane 2,1
00  // 53 x48y61 INMUX plane 4,3
01  // 54 x48y61 INMUX plane 6,5
42  // 55 x48y61 INMUX plane 8,7
08  // 56 x48y61 INMUX plane 10,9
08  // 57 x48y61 INMUX plane 12,11
00  // 58 x48y62 INMUX plane 2,1
00  // 59 x48y62 INMUX plane 4,3
00  // 60 x48y62 INMUX plane 6,5
00  // 61 x48y62 INMUX plane 8,7
00  // 62 x48y62 INMUX plane 10,9
01  // 63 x48y62 INMUX plane 12,11
00  // 64 x48y62 SB_BIG plane 1
00  // 65 x48y62 SB_BIG plane 1
00  // 66 x48y62 SB_DRIVE plane 2,1
48  // 67 x48y62 SB_BIG plane 2
12  // 68 x48y62 SB_BIG plane 2
00  // 69 x48y62 SB_BIG plane 3
00  // 70 x48y62 SB_BIG plane 3
00  // 71 x48y62 SB_DRIVE plane 4,3
00  // 72 x48y62 SB_BIG plane 4
00  // 73 x48y62 SB_BIG plane 4
00  // 74 x48y62 SB_BIG plane 5
00  // 75 x48y62 SB_BIG plane 5
00  // 76 x48y62 SB_DRIVE plane 6,5
48  // 77 x48y62 SB_BIG plane 6
12  // 78 x48y62 SB_BIG plane 6
00  // 79 x48y62 SB_BIG plane 7
00  // 80 x48y62 SB_BIG plane 7
00  // 81 x48y62 SB_DRIVE plane 8,7
00  // 82 x48y62 SB_BIG plane 8
00  // 83 x48y62 SB_BIG plane 8
00  // 84 x48y62 SB_BIG plane 9
00  // 85 x48y62 SB_BIG plane 9
00  // 86 x48y62 SB_DRIVE plane 10,9
00  // 87 x48y62 SB_BIG plane 10
00  // 88 x48y62 SB_BIG plane 10
50  // 89 x48y62 SB_BIG plane 11
00  // 90 x48y62 SB_BIG plane 11
00  // 91 x48y62 SB_DRIVE plane 12,11
00  // 92 x48y62 SB_BIG plane 12
00  // 93 x48y62 SB_BIG plane 12
00  // 94 x47y61 SB_SML plane 1
80  // 95 x47y61 SB_SML plane 2,1
2A  // 96 x47y61 SB_SML plane 2
00  // 97 x47y61 SB_SML plane 3
00  // 98 x47y61 SB_SML plane 4,3
00  // 99 x47y61 SB_SML plane 4
11  // 100 x47y61 SB_SML plane 5
80  // 101 x47y61 SB_SML plane 6,5
2A  // 102 x47y61 SB_SML plane 6
00  // 103 x47y61 SB_SML plane 7
00  // 104 x47y61 SB_SML plane 8,7
00  // 105 x47y61 SB_SML plane 8
00  // 106 x47y61 SB_SML plane 9
10  // 107 x47y61 SB_SML plane 10,9
00  // 108 x47y61 SB_SML plane 10
00  // 109 x47y61 SB_SML plane 11
10  // 110 x47y61 SB_SML plane 12,11
01  // 111 x47y61 SB_SML plane 12
AF // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x49y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 05FE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1F // y_sel: 61
21 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0606
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x49y61 CPE[0]
00  //  1 x49y61 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x49y61 CPE[2]
00  //  3 x49y61 CPE[3]
00  //  4 x49y61 CPE[4]
60  //  5 x49y61 CPE[5]
3F  //  6 x49y61 CPE[6]
00  //  7 x49y61 CPE[7]
00  //  8 x49y61 CPE[8]
00  //  9 x49y61 CPE[9]
00  // 10 x49y62 CPE[0]
00  // 11 x49y62 CPE[1]
00  // 12 x49y62 CPE[2]
00  // 13 x49y62 CPE[3]
00  // 14 x49y62 CPE[4]
00  // 15 x49y62 CPE[5]
00  // 16 x49y62 CPE[6]
00  // 17 x49y62 CPE[7]
00  // 18 x49y62 CPE[8]
00  // 19 x49y62 CPE[9]
00  // 20 x50y61 CPE[0]
00  // 21 x50y61 CPE[1]
00  // 22 x50y61 CPE[2]
00  // 23 x50y61 CPE[3]
00  // 24 x50y61 CPE[4]
00  // 25 x50y61 CPE[5]
00  // 26 x50y61 CPE[6]
00  // 27 x50y61 CPE[7]
00  // 28 x50y61 CPE[8]
00  // 29 x50y61 CPE[9]
00  // 30 x50y62 CPE[0]
00  // 31 x50y62 CPE[1]
00  // 32 x50y62 CPE[2]
00  // 33 x50y62 CPE[3]
00  // 34 x50y62 CPE[4]
00  // 35 x50y62 CPE[5]
00  // 36 x50y62 CPE[6]
00  // 37 x50y62 CPE[7]
00  // 38 x50y62 CPE[8]
00  // 39 x50y62 CPE[9]
00  // 40 x49y61 INMUX plane 2,1
00  // 41 x49y61 INMUX plane 4,3
00  // 42 x49y61 INMUX plane 6,5
00  // 43 x49y61 INMUX plane 8,7
08  // 44 x49y61 INMUX plane 10,9
00  // 45 x49y61 INMUX plane 12,11
00  // 46 x49y62 INMUX plane 2,1
00  // 47 x49y62 INMUX plane 4,3
00  // 48 x49y62 INMUX plane 6,5
00  // 49 x49y62 INMUX plane 8,7
00  // 50 x49y62 INMUX plane 10,9
01  // 51 x49y62 INMUX plane 12,11
00  // 52 x50y61 INMUX plane 2,1
00  // 53 x50y61 INMUX plane 4,3
00  // 54 x50y61 INMUX plane 6,5
00  // 55 x50y61 INMUX plane 8,7
08  // 56 x50y61 INMUX plane 10,9
00  // 57 x50y61 INMUX plane 12,11
00  // 58 x50y62 INMUX plane 2,1
00  // 59 x50y62 INMUX plane 4,3
00  // 60 x50y62 INMUX plane 6,5
00  // 61 x50y62 INMUX plane 8,7
00  // 62 x50y62 INMUX plane 10,9
01  // 63 x50y62 INMUX plane 12,11
00  // 64 x49y61 SB_BIG plane 1
00  // 65 x49y61 SB_BIG plane 1
00  // 66 x49y61 SB_DRIVE plane 2,1
00  // 67 x49y61 SB_BIG plane 2
00  // 68 x49y61 SB_BIG plane 2
00  // 69 x49y61 SB_BIG plane 3
00  // 70 x49y61 SB_BIG plane 3
00  // 71 x49y61 SB_DRIVE plane 4,3
00  // 72 x49y61 SB_BIG plane 4
00  // 73 x49y61 SB_BIG plane 4
00  // 74 x49y61 SB_BIG plane 5
00  // 75 x49y61 SB_BIG plane 5
00  // 76 x49y61 SB_DRIVE plane 6,5
00  // 77 x49y61 SB_BIG plane 6
00  // 78 x49y61 SB_BIG plane 6
00  // 79 x49y61 SB_BIG plane 7
06  // 80 x49y61 SB_BIG plane 7
00  // 81 x49y61 SB_DRIVE plane 8,7
00  // 82 x49y61 SB_BIG plane 8
00  // 83 x49y61 SB_BIG plane 8
00  // 84 x49y61 SB_BIG plane 9
00  // 85 x49y61 SB_BIG plane 9
00  // 86 x49y61 SB_DRIVE plane 10,9
11  // 87 x49y61 SB_BIG plane 10
59 // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x45y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0664     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
20 // y_sel: 63
45 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 066C
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x45y63 CPE[0]
00  //  1 x45y63 CPE[1]
00  //  2 x45y63 CPE[2]
00  //  3 x45y63 CPE[3]
00  //  4 x45y63 CPE[4]
00  //  5 x45y63 CPE[5]
00  //  6 x45y63 CPE[6]
00  //  7 x45y63 CPE[7]
00  //  8 x45y63 CPE[8]
00  //  9 x45y63 CPE[9]
00  // 10 x45y64 CPE[0]
00  // 11 x45y64 CPE[1]
00  // 12 x45y64 CPE[2]
00  // 13 x45y64 CPE[3]
00  // 14 x45y64 CPE[4]
00  // 15 x45y64 CPE[5]
00  // 16 x45y64 CPE[6]
00  // 17 x45y64 CPE[7]
00  // 18 x45y64 CPE[8]
00  // 19 x45y64 CPE[9]
00  // 20 x46y63 CPE[0]
00  // 21 x46y63 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x46y63 CPE[2]
00  // 23 x46y63 CPE[3]
00  // 24 x46y63 CPE[4]
60  // 25 x46y63 CPE[5]
3F  // 26 x46y63 CPE[6]
00  // 27 x46y63 CPE[7]
00  // 28 x46y63 CPE[8]
00  // 29 x46y63 CPE[9]
00  // 30 x46y64 CPE[0]
00  // 31 x46y64 CPE[1]
00  // 32 x46y64 CPE[2]
00  // 33 x46y64 CPE[3]
00  // 34 x46y64 CPE[4]
00  // 35 x46y64 CPE[5]
00  // 36 x46y64 CPE[6]
00  // 37 x46y64 CPE[7]
00  // 38 x46y64 CPE[8]
00  // 39 x46y64 CPE[9]
00  // 40 x45y63 INMUX plane 2,1
00  // 41 x45y63 INMUX plane 4,3
00  // 42 x45y63 INMUX plane 6,5
00  // 43 x45y63 INMUX plane 8,7
00  // 44 x45y63 INMUX plane 10,9
00  // 45 x45y63 INMUX plane 12,11
00  // 46 x45y64 INMUX plane 2,1
00  // 47 x45y64 INMUX plane 4,3
00  // 48 x45y64 INMUX plane 6,5
00  // 49 x45y64 INMUX plane 8,7
00  // 50 x45y64 INMUX plane 10,9
00  // 51 x45y64 INMUX plane 12,11
00  // 52 x46y63 INMUX plane 2,1
00  // 53 x46y63 INMUX plane 4,3
00  // 54 x46y63 INMUX plane 6,5
00  // 55 x46y63 INMUX plane 8,7
00  // 56 x46y63 INMUX plane 10,9
00  // 57 x46y63 INMUX plane 12,11
00  // 58 x46y64 INMUX plane 2,1
00  // 59 x46y64 INMUX plane 4,3
00  // 60 x46y64 INMUX plane 6,5
00  // 61 x46y64 INMUX plane 8,7
00  // 62 x46y64 INMUX plane 10,9
00  // 63 x46y64 INMUX plane 12,11
00  // 64 x46y64 SB_BIG plane 1
00  // 65 x46y64 SB_BIG plane 1
00  // 66 x46y64 SB_DRIVE plane 2,1
00  // 67 x46y64 SB_BIG plane 2
00  // 68 x46y64 SB_BIG plane 2
00  // 69 x46y64 SB_BIG plane 3
00  // 70 x46y64 SB_BIG plane 3
08  // 71 x46y64 SB_DRIVE plane 4,3
6E // -- CRC low byte
6F // -- CRC high byte


// Config Latches on x47y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 06BA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
20 // y_sel: 63
8D // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 06C2
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x47y63 CPE[0]
00  //  1 x47y63 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x47y63 CPE[2]
00  //  3 x47y63 CPE[3]
00  //  4 x47y63 CPE[4]
60  //  5 x47y63 CPE[5]
3F  //  6 x47y63 CPE[6]
00  //  7 x47y63 CPE[7]
00  //  8 x47y63 CPE[8]
00  //  9 x47y63 CPE[9]
00  // 10 x47y64 CPE[0]
00  // 11 x47y64 CPE[1]
00  // 12 x47y64 CPE[2]
00  // 13 x47y64 CPE[3]
00  // 14 x47y64 CPE[4]
00  // 15 x47y64 CPE[5]
00  // 16 x47y64 CPE[6]
00  // 17 x47y64 CPE[7]
00  // 18 x47y64 CPE[8]
00  // 19 x47y64 CPE[9]
00  // 20 x48y63 CPE[0]
00  // 21 x48y63 CPE[1]
00  // 22 x48y63 CPE[2]
00  // 23 x48y63 CPE[3]
00  // 24 x48y63 CPE[4]
00  // 25 x48y63 CPE[5]
00  // 26 x48y63 CPE[6]
00  // 27 x48y63 CPE[7]
00  // 28 x48y63 CPE[8]
00  // 29 x48y63 CPE[9]
00  // 30 x48y64 CPE[0]
00  // 31 x48y64 CPE[1]
00  // 32 x48y64 CPE[2]
00  // 33 x48y64 CPE[3]
00  // 34 x48y64 CPE[4]
00  // 35 x48y64 CPE[5]
00  // 36 x48y64 CPE[6]
00  // 37 x48y64 CPE[7]
00  // 38 x48y64 CPE[8]
00  // 39 x48y64 CPE[9]
00  // 40 x47y63 INMUX plane 2,1
00  // 41 x47y63 INMUX plane 4,3
00  // 42 x47y63 INMUX plane 6,5
00  // 43 x47y63 INMUX plane 8,7
00  // 44 x47y63 INMUX plane 10,9
05  // 45 x47y63 INMUX plane 12,11
00  // 46 x47y64 INMUX plane 2,1
00  // 47 x47y64 INMUX plane 4,3
00  // 48 x47y64 INMUX plane 6,5
00  // 49 x47y64 INMUX plane 8,7
00  // 50 x47y64 INMUX plane 10,9
00  // 51 x47y64 INMUX plane 12,11
00  // 52 x48y63 INMUX plane 2,1
00  // 53 x48y63 INMUX plane 4,3
00  // 54 x48y63 INMUX plane 6,5
00  // 55 x48y63 INMUX plane 8,7
00  // 56 x48y63 INMUX plane 10,9
00  // 57 x48y63 INMUX plane 12,11
00  // 58 x48y64 INMUX plane 2,1
00  // 59 x48y64 INMUX plane 4,3
00  // 60 x48y64 INMUX plane 6,5
00  // 61 x48y64 INMUX plane 8,7
00  // 62 x48y64 INMUX plane 10,9
01  // 63 x48y64 INMUX plane 12,11
77 // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x159y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0708     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
23 // y_sel: 69
B0 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0710
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x159y69 CPE[0]
00  //  1 x159y69 CPE[1]
00  //  2 x159y69 CPE[2]
00  //  3 x159y69 CPE[3]
00  //  4 x159y69 CPE[4]
00  //  5 x159y69 CPE[5]
00  //  6 x159y69 CPE[6]
00  //  7 x159y69 CPE[7]
00  //  8 x159y69 CPE[8]
00  //  9 x159y69 CPE[9]
00  // 10 x159y70 CPE[0]
00  // 11 x159y70 CPE[1]
00  // 12 x159y70 CPE[2]
00  // 13 x159y70 CPE[3]
00  // 14 x159y70 CPE[4]
00  // 15 x159y70 CPE[5]
00  // 16 x159y70 CPE[6]
00  // 17 x159y70 CPE[7]
00  // 18 x159y70 CPE[8]
00  // 19 x159y70 CPE[9]
3F  // 20 x160y69 CPE[0]  _a306  C_///AND/
FF  // 21 x160y69 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  // 22 x160y69 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  // 23 x160y69 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x160y69 CPE[4]
00  // 25 x160y69 CPE[5]
00  // 26 x160y69 CPE[6]
60  // 27 x160y69 CPE[7]
00  // 28 x160y69 CPE[8]
08  // 29 x160y69 CPE[9]
00  // 30 x160y70 CPE[0]
00  // 31 x160y70 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x160y70 CPE[2]
00  // 33 x160y70 CPE[3]
00  // 34 x160y70 CPE[4]
60  // 35 x160y70 CPE[5]
3F  // 36 x160y70 CPE[6]
00  // 37 x160y70 CPE[7]
00  // 38 x160y70 CPE[8]
00  // 39 x160y70 CPE[9]
00  // 40 x159y69 INMUX plane 2,1
00  // 41 x159y69 INMUX plane 4,3
00  // 42 x159y69 INMUX plane 6,5
00  // 43 x159y69 INMUX plane 8,7
00  // 44 x159y69 INMUX plane 10,9
00  // 45 x159y69 INMUX plane 12,11
00  // 46 x159y70 INMUX plane 2,1
00  // 47 x159y70 INMUX plane 4,3
00  // 48 x159y70 INMUX plane 6,5
00  // 49 x159y70 INMUX plane 8,7
00  // 50 x159y70 INMUX plane 10,9
00  // 51 x159y70 INMUX plane 12,11
00  // 52 x160y69 INMUX plane 2,1
20  // 53 x160y69 INMUX plane 4,3
00  // 54 x160y69 INMUX plane 6,5
00  // 55 x160y69 INMUX plane 8,7
00  // 56 x160y69 INMUX plane 10,9
00  // 57 x160y69 INMUX plane 12,11
00  // 58 x160y70 INMUX plane 2,1
00  // 59 x160y70 INMUX plane 4,3
00  // 60 x160y70 INMUX plane 6,5
00  // 61 x160y70 INMUX plane 8,7
00  // 62 x160y70 INMUX plane 10,9
00  // 63 x160y70 INMUX plane 12,11
00  // 64 x160y70 SB_BIG plane 1
00  // 65 x160y70 SB_BIG plane 1
00  // 66 x160y70 SB_DRIVE plane 2,1
00  // 67 x160y70 SB_BIG plane 2
00  // 68 x160y70 SB_BIG plane 2
48  // 69 x160y70 SB_BIG plane 3
12  // 70 x160y70 SB_BIG plane 3
00  // 71 x160y70 SB_DRIVE plane 4,3
00  // 72 x160y70 SB_BIG plane 4
00  // 73 x160y70 SB_BIG plane 4
00  // 74 x160y70 SB_BIG plane 5
00  // 75 x160y70 SB_BIG plane 5
00  // 76 x160y70 SB_DRIVE plane 6,5
00  // 77 x160y70 SB_BIG plane 6
00  // 78 x160y70 SB_BIG plane 6
48  // 79 x160y70 SB_BIG plane 7
12  // 80 x160y70 SB_BIG plane 7
00  // 81 x160y70 SB_DRIVE plane 8,7
00  // 82 x160y70 SB_BIG plane 8
00  // 83 x160y70 SB_BIG plane 8
00  // 84 x160y70 SB_BIG plane 9
00  // 85 x160y70 SB_BIG plane 9
00  // 86 x160y70 SB_DRIVE plane 10,9
00  // 87 x160y70 SB_BIG plane 10
00  // 88 x160y70 SB_BIG plane 10
00  // 89 x160y70 SB_BIG plane 11
00  // 90 x160y70 SB_BIG plane 11
00  // 91 x160y70 SB_DRIVE plane 12,11
00  // 92 x160y70 SB_BIG plane 12
00  // 93 x160y70 SB_BIG plane 12
00  // 94 x159y69 SB_SML plane 1
00  // 95 x159y69 SB_SML plane 2,1
00  // 96 x159y69 SB_SML plane 2
A8  // 97 x159y69 SB_SML plane 3
02  // 98 x159y69 SB_SML plane 4,3
00  // 99 x159y69 SB_SML plane 4
00  // 100 x159y69 SB_SML plane 5
00  // 101 x159y69 SB_SML plane 6,5
00  // 102 x159y69 SB_SML plane 6
A8  // 103 x159y69 SB_SML plane 7
02  // 104 x159y69 SB_SML plane 8,7
C3 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 077F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0787
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
5F  //  0 x1y95 CPE[0]  _a305  C_///AND/
FF  //  1 x1y95 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x1y95 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x1y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
60  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
08  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
60  // 15 x1y96 CPE[5]
3F  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
00  // 40 x1y95 INMUX plane 2,1
05  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
00  // 58 x2y96 INMUX plane 2,1
02  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
1D // -- CRC low byte
01 // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0001 07F3
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
33  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
C3  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
00  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
BB // -- CRC low byte
CB // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file