

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Thu Nov 28 22:08:08 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   668161|   668161| 6.682 ms | 6.682 ms |  668161|  668161|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j2  |   668160|   668160|       435|          -|          -|  1536|    no    |
        | + l_S_k_0_k  |      386|      386|         4|          1|          1|   384|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v80_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v80_V)" [kernel.cpp:125]   --->   Operation 54 'read' 'v80_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v78_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v78_0_V_read)" [kernel.cpp:125]   --->   Operation 55 'read' 'v78_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i32 %v80_V_read to i44" [kernel.cpp:132]   --->   Operation 56 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [kernel.cpp:132]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %v78_0_V_read_1 to i44" [kernel.cpp:203]   --->   Operation 58 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln132, %sext_ln1118" [kernel.cpp:203]   --->   Operation 59 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:133]   --->   Operation 60 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i32 %tmp_89 to i43" [kernel.cpp:133]   --->   Operation 61 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:133]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %add_ln133, %l_S_j_0_j2_end ]" [kernel.cpp:133]   --->   Operation 63 'phi' 'j2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.88ns)   --->   "%icmp_ln133 = icmp eq i11 %j2_0_0, -512" [kernel.cpp:133]   --->   Operation 64 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 65 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln133 = add i11 %j2_0_0, 1" [kernel.cpp:133]   --->   Operation 66 'add' 'add_ln133' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %l_S_i_0_i3_end, label %l_S_j_0_j2_begin" [kernel.cpp:133]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [kernel.cpp:133]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [kernel.cpp:133]   --->   Operation 69 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i11 %j2_0_0 to i64" [kernel.cpp:138]   --->   Operation 70 'zext' 'zext_ln138' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %j2_0_0 to i21" [kernel.cpp:206]   --->   Operation 71 'zext' 'zext_ln203' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%v81_V_addr = getelementptr [1536 x i32]* %v81_V, i64 0, i64 %zext_ln138" [kernel.cpp:206]   --->   Operation 72 'getelementptr' 'v81_V_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:136]   --->   Operation 73 'br' <Predicate = (!icmp_ln133)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp)" [kernel.cpp:208]   --->   Operation 74 'specregionend' 'empty' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:209]   --->   Operation 75 'ret' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%v128_V_0 = phi i31 [ 0, %l_S_j_0_j2_begin ], [ %add_ln703_5, %l_S_k_0_k ]" [kernel.cpp:199]   --->   Operation 76 'phi' 'v128_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%k_0_0 = phi i9 [ 0, %l_S_j_0_j2_begin ], [ %add_ln136, %l_S_k_0_k ]" [kernel.cpp:136]   --->   Operation 77 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.66ns)   --->   "%icmp_ln136 = icmp eq i9 %k_0_0, -128" [kernel.cpp:136]   --->   Operation 78 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 79 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln136 = add i9 %k_0_0, 1" [kernel.cpp:136]   --->   Operation 80 'add' 'add_ln136' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %l_S_j_0_j2_end, label %l_S_k_0_k" [kernel.cpp:136]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %k_0_0, i11 0)" [kernel.cpp:138]   --->   Operation 82 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i20 %tmp_14 to i21" [kernel.cpp:138]   --->   Operation 83 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %k_0_0, i9 0)" [kernel.cpp:138]   --->   Operation 84 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i18 %tmp_15 to i21" [kernel.cpp:138]   --->   Operation 85 'zext' 'zext_ln138_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln138 = sub i21 %zext_ln138_2, %zext_ln138_3" [kernel.cpp:138]   --->   Operation 86 'sub' 'sub_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln138 = add i21 %zext_ln203, %sub_ln138" [kernel.cpp:138]   --->   Operation 87 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i21 %add_ln138 to i64" [kernel.cpp:138]   --->   Operation 88 'sext' 'sext_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%v79_addr = getelementptr [589824 x i8]* %v79, i64 0, i64 %sext_ln138" [kernel.cpp:138]   --->   Operation 89 'getelementptr' 'v79_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:138]   --->   Operation 90 'load' 'v79_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i9 %k_0_0 to i64" [kernel.cpp:138]   --->   Operation 91 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:138]   --->   Operation 92 'load' 'v79_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i8 %v79_load to i2" [kernel.cpp:166]   --->   Operation 93 'trunc' 'trunc_ln166' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%v77_0_0_addr = getelementptr [384 x i8]* %v77_0_0, i64 0, i64 %zext_ln138_1" [kernel.cpp:186]   --->   Operation 94 'getelementptr' 'v77_0_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%v77_0_0_load = load i8* %v77_0_0_addr, align 1" [kernel.cpp:186]   --->   Operation 95 'load' 'v77_0_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 2, i32 3)" [kernel.cpp:166]   --->   Operation 96 'partselect' 'trunc_ln166_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v77_1_0_addr = getelementptr [384 x i8]* %v77_1_0, i64 0, i64 %zext_ln138_1" [kernel.cpp:186]   --->   Operation 97 'getelementptr' 'v77_1_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%v77_1_0_load = load i8* %v77_1_0_addr, align 1" [kernel.cpp:186]   --->   Operation 98 'load' 'v77_1_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln166_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 4, i32 5)" [kernel.cpp:166]   --->   Operation 99 'partselect' 'trunc_ln166_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%v77_2_0_addr = getelementptr [384 x i8]* %v77_2_0, i64 0, i64 %zext_ln138_1" [kernel.cpp:186]   --->   Operation 100 'getelementptr' 'v77_2_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%v77_2_0_load = load i8* %v77_2_0_addr, align 1" [kernel.cpp:186]   --->   Operation 101 'load' 'v77_2_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v79_load, i32 6, i32 7)" [kernel.cpp:163]   --->   Operation 102 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%v77_3_0_addr = getelementptr [384 x i8]* %v77_3_0, i64 0, i64 %zext_ln138_1" [kernel.cpp:186]   --->   Operation 103 'getelementptr' 'v77_3_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%v77_3_0_load = load i8* %v77_3_0_addr, align 1" [kernel.cpp:186]   --->   Operation 104 'load' 'v77_3_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 5 <SV = 4> <Delay = 7.42>
ST_5 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln173 = icmp eq i2 %trunc_ln166, 1" [kernel.cpp:173]   --->   Operation 105 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln179 = icmp eq i2 %trunc_ln166, -2" [kernel.cpp:179]   --->   Operation 106 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_1)   --->   "%select_ln173 = select i1 %icmp_ln173, i2 1, i2 -1" [kernel.cpp:173]   --->   Operation 107 'select' 'select_ln173' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_1)   --->   "%or_ln173 = or i1 %icmp_ln173, %icmp_ln179" [kernel.cpp:173]   --->   Operation 108 'or' 'or_ln173' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln173_1 = select i1 %or_ln173, i2 %select_ln173, i2 0" [kernel.cpp:173]   --->   Operation 109 'select' 'select_ln173_1' <Predicate = (!icmp_ln136)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%v77_0_0_load = load i8* %v77_0_0_addr, align 1" [kernel.cpp:186]   --->   Operation 110 'load' 'v77_0_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i8 %v77_0_0_load to i9" [kernel.cpp:191]   --->   Operation 111 'sext' 'sext_ln728' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i2 %select_ln173_1 to i9" [kernel.cpp:191]   --->   Operation 112 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (4.17ns)   --->   "%mul_ln728 = mul i9 %sext_ln728, %sext_ln728_1" [kernel.cpp:191]   --->   Operation 113 'mul' 'mul_ln728' <Predicate = (!icmp_ln136)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.95ns)   --->   "%icmp_ln173_1 = icmp eq i2 %trunc_ln166_1, 1" [kernel.cpp:173]   --->   Operation 114 'icmp' 'icmp_ln173_1' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln179_1 = icmp eq i2 %trunc_ln166_1, -2" [kernel.cpp:179]   --->   Operation 115 'icmp' 'icmp_ln179_1' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_3)   --->   "%select_ln173_2 = select i1 %icmp_ln173_1, i2 1, i2 -1" [kernel.cpp:173]   --->   Operation 116 'select' 'select_ln173_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_3)   --->   "%or_ln173_1 = or i1 %icmp_ln173_1, %icmp_ln179_1" [kernel.cpp:173]   --->   Operation 117 'or' 'or_ln173_1' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln173_3 = select i1 %or_ln173_1, i2 %select_ln173_2, i2 0" [kernel.cpp:173]   --->   Operation 118 'select' 'select_ln173_3' <Predicate = (!icmp_ln136)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%v77_1_0_load = load i8* %v77_1_0_addr, align 1" [kernel.cpp:186]   --->   Operation 119 'load' 'v77_1_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i8 %v77_1_0_load to i9" [kernel.cpp:191]   --->   Operation 120 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i2 %select_ln173_3 to i9" [kernel.cpp:191]   --->   Operation 121 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (4.17ns)   --->   "%mul_ln728_1 = mul i9 %sext_ln728_3, %sext_ln728_4" [kernel.cpp:191]   --->   Operation 122 'mul' 'mul_ln728_1' <Predicate = (!icmp_ln136)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.95ns)   --->   "%icmp_ln173_2 = icmp eq i2 %trunc_ln166_2, 1" [kernel.cpp:173]   --->   Operation 123 'icmp' 'icmp_ln173_2' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln179_2 = icmp eq i2 %trunc_ln166_2, -2" [kernel.cpp:179]   --->   Operation 124 'icmp' 'icmp_ln179_2' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_5)   --->   "%select_ln173_4 = select i1 %icmp_ln173_2, i2 1, i2 -1" [kernel.cpp:173]   --->   Operation 125 'select' 'select_ln173_4' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_5)   --->   "%or_ln173_2 = or i1 %icmp_ln173_2, %icmp_ln179_2" [kernel.cpp:173]   --->   Operation 126 'or' 'or_ln173_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln173_5 = select i1 %or_ln173_2, i2 %select_ln173_4, i2 0" [kernel.cpp:173]   --->   Operation 127 'select' 'select_ln173_5' <Predicate = (!icmp_ln136)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/2] (3.25ns)   --->   "%v77_2_0_load = load i8* %v77_2_0_addr, align 1" [kernel.cpp:186]   --->   Operation 128 'load' 'v77_2_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i8 %v77_2_0_load to i9" [kernel.cpp:191]   --->   Operation 129 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i2 %select_ln173_5 to i9" [kernel.cpp:191]   --->   Operation 130 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (4.17ns)   --->   "%mul_ln728_2 = mul i9 %sext_ln728_6, %sext_ln728_7" [kernel.cpp:191]   --->   Operation 131 'mul' 'mul_ln728_2' <Predicate = (!icmp_ln136)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.95ns)   --->   "%icmp_ln173_3 = icmp eq i2 %trunc_ln7, 1" [kernel.cpp:173]   --->   Operation 132 'icmp' 'icmp_ln173_3' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.95ns)   --->   "%icmp_ln179_3 = icmp eq i2 %trunc_ln7, -2" [kernel.cpp:179]   --->   Operation 133 'icmp' 'icmp_ln179_3' <Predicate = (!icmp_ln136)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_7)   --->   "%select_ln173_6 = select i1 %icmp_ln173_3, i2 1, i2 -1" [kernel.cpp:173]   --->   Operation 134 'select' 'select_ln173_6' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln173_7)   --->   "%or_ln173_3 = or i1 %icmp_ln173_3, %icmp_ln179_3" [kernel.cpp:173]   --->   Operation 135 'or' 'or_ln173_3' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln173_7 = select i1 %or_ln173_3, i2 %select_ln173_6, i2 0" [kernel.cpp:173]   --->   Operation 136 'select' 'select_ln173_7' <Predicate = (!icmp_ln136)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%v77_3_0_load = load i8* %v77_3_0_addr, align 1" [kernel.cpp:186]   --->   Operation 137 'load' 'v77_3_0_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i8 %v77_3_0_load to i9" [kernel.cpp:191]   --->   Operation 138 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i2 %select_ln173_7 to i9" [kernel.cpp:191]   --->   Operation 139 'sext' 'sext_ln728_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (4.17ns)   --->   "%mul_ln728_3 = mul i9 %sext_ln728_10, %sext_ln728_9" [kernel.cpp:191]   --->   Operation 140 'mul' 'mul_ln728_3' <Predicate = (!icmp_ln136)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [kernel.cpp:136]   --->   Operation 141 'specloopname' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [kernel.cpp:136]   --->   Operation 142 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [kernel.cpp:137]   --->   Operation 143 'specpipeline' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728, i12 0)" [kernel.cpp:191]   --->   Operation 144 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i21 %shl_ln728_1 to i22" [kernel.cpp:191]   --->   Operation 145 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_1, i12 0)" [kernel.cpp:191]   --->   Operation 146 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i21 %shl_ln728_2 to i22" [kernel.cpp:191]   --->   Operation 147 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_2, i12 0)" [kernel.cpp:191]   --->   Operation 148 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i21 %shl_ln728_3 to i22" [kernel.cpp:191]   --->   Operation 149 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728_3, i12 0)" [kernel.cpp:191]   --->   Operation 150 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i21 %shl_ln728_4 to i22" [kernel.cpp:191]   --->   Operation 151 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (2.22ns)   --->   "%add_ln703 = add i22 %sext_ln728_5, %sext_ln728_2" [kernel.cpp:199]   --->   Operation 152 'add' 'add_ln703' <Predicate = (!icmp_ln136)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %add_ln703 to i23" [kernel.cpp:199]   --->   Operation 153 'sext' 'sext_ln703' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.22ns)   --->   "%add_ln703_7 = add i22 %sext_ln728_8, %sext_ln728_11" [kernel.cpp:199]   --->   Operation 154 'add' 'add_ln703_7' <Predicate = (!icmp_ln136)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i22 %add_ln703_7 to i23" [kernel.cpp:199]   --->   Operation 155 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (2.25ns)   --->   "%add_ln703_8 = add i23 %sext_ln703_3, %sext_ln703" [kernel.cpp:199]   --->   Operation 156 'add' 'add_ln703_8' <Predicate = (!icmp_ln136)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i23 %add_ln703_8 to i31" [kernel.cpp:199]   --->   Operation 157 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (2.52ns)   --->   "%add_ln703_5 = add i31 %v128_V_0, %sext_ln703_4" [kernel.cpp:199]   --->   Operation 158 'add' 'add_ln703_5' <Predicate = (!icmp_ln136)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_5)" [kernel.cpp:201]   --->   Operation 159 'specregionend' 'empty_84' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:136]   --->   Operation 160 'br' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.44>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_s = call i43 @_ssdm_op_BitConcatenate.i43.i31.i12(i31 %v128_V_0, i12 0)" [kernel.cpp:205]   --->   Operation 161 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [47/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 4.44>
ST_8 : Operation 163 [46/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.44>
ST_9 : Operation 164 [45/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.44>
ST_10 : Operation 165 [44/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.44>
ST_11 : Operation 166 [43/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.44>
ST_12 : Operation 167 [42/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.44>
ST_13 : Operation 168 [41/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.44>
ST_14 : Operation 169 [40/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.44>
ST_15 : Operation 170 [39/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.44>
ST_16 : Operation 171 [38/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.44>
ST_17 : Operation 172 [37/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.44>
ST_18 : Operation 173 [36/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.44>
ST_19 : Operation 174 [35/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.44>
ST_20 : Operation 175 [34/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.44>
ST_21 : Operation 176 [33/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.44>
ST_22 : Operation 177 [32/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.44>
ST_23 : Operation 178 [31/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.44>
ST_24 : Operation 179 [30/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.44>
ST_25 : Operation 180 [29/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.44>
ST_26 : Operation 181 [28/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.44>
ST_27 : Operation 182 [27/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.44>
ST_28 : Operation 183 [26/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.44>
ST_29 : Operation 184 [25/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.44>
ST_30 : Operation 185 [24/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.44>
ST_31 : Operation 186 [23/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.44>
ST_32 : Operation 187 [22/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.44>
ST_33 : Operation 188 [21/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.44>
ST_34 : Operation 189 [20/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.44>
ST_35 : Operation 190 [19/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.44>
ST_36 : Operation 191 [18/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.44>
ST_37 : Operation 192 [17/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.44>
ST_38 : Operation 193 [16/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.44>
ST_39 : Operation 194 [15/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.44>
ST_40 : Operation 195 [14/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.44>
ST_41 : Operation 196 [13/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.44>
ST_42 : Operation 197 [12/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.44>
ST_43 : Operation 198 [11/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.44>
ST_44 : Operation 199 [10/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.44>
ST_45 : Operation 200 [9/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.44>
ST_46 : Operation 201 [8/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.44>
ST_47 : Operation 202 [7/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.44>
ST_48 : Operation 203 [6/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.44>
ST_49 : Operation 204 [5/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.44>
ST_50 : Operation 205 [4/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.44>
ST_51 : Operation 206 [3/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.44>
ST_52 : Operation 207 [2/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 7.69>
ST_53 : Operation 208 [1/47] (4.44ns)   --->   "%sdiv_ln1148 = sdiv i43 %tmp_s, %sext_ln133" [kernel.cpp:205]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 46> <II = 32> <Delay = 4.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i43 %sdiv_ln1148 to i32" [kernel.cpp:205]   --->   Operation 209 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 210 [1/1] (3.25ns)   --->   "store i32 %trunc_ln703, i32* %v81_V_addr, align 4" [kernel.cpp:206]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_53 : Operation 211 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_4)" [kernel.cpp:207]   --->   Operation 211 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 212 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:133]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'v80_V' (kernel.cpp:125) [9]  (0 ns)
	'mul' operation ('mul_ln1118', kernel.cpp:203) [14]  (8.51 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j2_0_0', kernel.cpp:133) with incoming values : ('add_ln133', kernel.cpp:133) [19]  (0 ns)
	'icmp' operation ('icmp_ln133', kernel.cpp:133) [20]  (1.88 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'phi' operation ('k_0_0', kernel.cpp:136) with incoming values : ('add_ln136', kernel.cpp:136) [33]  (0 ns)
	'sub' operation ('sub_ln138', kernel.cpp:138) [47]  (0 ns)
	'add' operation ('add_ln138', kernel.cpp:138) [48]  (4.05 ns)
	'getelementptr' operation ('v79_addr', kernel.cpp:138) [50]  (0 ns)
	'load' operation ('v79_load', kernel.cpp:138) on array 'v79' [51]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v77_0_0_addr', kernel.cpp:186) [58]  (0 ns)
	'load' operation ('v77_0_0_load', kernel.cpp:186) on array 'v77_0_0' [59]  (3.25 ns)

 <State 5>: 7.42ns
The critical path consists of the following:
	'load' operation ('v77_0_0_load', kernel.cpp:186) on array 'v77_0_0' [59]  (3.25 ns)
	'mul' operation ('mul_ln728', kernel.cpp:191) [62]  (4.17 ns)

 <State 6>: 7ns
The critical path consists of the following:
	'add' operation ('add_ln703', kernel.cpp:199) [104]  (2.23 ns)
	'add' operation ('add_ln703_8', kernel.cpp:199) [108]  (2.26 ns)
	'add' operation ('add_ln703_5', kernel.cpp:199) [110]  (2.52 ns)

 <State 7>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 8>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 9>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 10>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 11>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 12>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 13>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 14>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 15>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 16>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 17>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 18>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 19>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 20>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 21>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 22>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 23>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 24>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 25>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 26>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 27>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 28>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 29>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 30>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 31>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 32>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 33>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 34>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 35>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 36>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 37>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 38>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 39>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 40>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 41>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 42>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 43>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 44>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 45>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 46>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 47>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 48>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 49>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 50>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 51>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 52>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)

 <State 53>: 7.69ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:205) [115]  (4.44 ns)
	'store' operation ('store_ln206', kernel.cpp:206) of variable 'trunc_ln703', kernel.cpp:205 on array 'v81_V' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
