{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496442048781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496442048786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:20:48 2017 " "Processing started: Fri Jun 02 23:20:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496442048786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442048786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442048786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496442049271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496442049271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058960 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Behavioral " "Found design unit 1: Clock-Behavioral" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-v1 " "Found design unit 1: debouncer-v1" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058965 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chronometer-Behavioral " "Found design unit 1: Chronometer-Behavioral" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chronometer " "Found entity 1: Chronometer" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD1-Behavioral " "Found design unit 1: Bin2BCD1-Behavioral" {  } { { "Bin2BCD1.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD1 " "Found entity 1: Bin2BCD1" {  } { { "Bin2BCD1.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-Behavioral " "Found design unit 1: Alarm-Behavioral" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set-Behavioral " "Found design unit 1: Set-Behavioral" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Set " "Found entity 1: Set" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometerdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometerdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChronometerDown-Behavioral " "Found design unit 1: ChronometerDown-Behavioral" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChronometerDown " "Found entity 1: ChronometerDown" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller.vhd 6 3 " "Found 6 design units, including 3 entities, in source file audio/audio_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_io-v1 " "Found design unit 1: audio_io-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_controller-v1 " "Found design unit 2: audio_controller-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audio_i2c_controller-v1 " "Found design unit 3: audio_i2c_controller-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_io " "Found entity 1: audio_io" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_controller " "Found entity 2: audio_controller" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_i2c_controller " "Found entity 3: audio_i2c_controller" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-cyclone4e " "Found design unit 1: clock_generator-cyclone4e" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058975 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-v1 " "Found design unit 1: pulse_generator-v1" {  } { { "audio/pulse_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058977 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Found entity 1: pulse_generator" {  } { { "audio/pulse_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sin_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/sin_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_function-v1 " "Found design unit 1: sin_function-v1" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058978 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_function " "Found entity 1: sin_function" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/audio_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_tl-v1 " "Found design unit 1: audio_tl-v1" {  } { { "audio/audio_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058980 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_tl " "Found entity 1: audio_tl" {  } { { "audio/audio_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baseclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baseClock-RTL " "Found design unit 1: baseClock-RTL" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058981 ""} { "Info" "ISGN_ENTITY_NAME" "1 baseClock " "Found entity 1: baseClock" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_tl-v1 " "Found design unit 1: lcd_tl-v1" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058982 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_tl " "Found entity 1: lcd_tl" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058982 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/debouncer.vhd C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd " "File \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/debouncer.vhd\" is a duplicate of already analyzed file \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1496442058983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/debouncer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lcd/debouncer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-v1 " "Found design unit 1: lcd_controller-v1" {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058985 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442058985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442058985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseClock " "Elaborating entity \"baseClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496442059047 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX0 baseClock.vhd(183) " "VHDL Process Statement warning at baseClock.vhd(183): signal \"s_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059057 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX1 baseClock.vhd(184) " "VHDL Process Statement warning at baseClock.vhd(184): signal \"s_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059057 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX2 baseClock.vhd(185) " "VHDL Process Statement warning at baseClock.vhd(185): signal \"s_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059057 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX3 baseClock.vhd(186) " "VHDL Process Statement warning at baseClock.vhd(186): signal \"s_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059057 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX4 baseClock.vhd(187) " "VHDL Process Statement warning at baseClock.vhd(187): signal \"s_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059057 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX5 baseClock.vhd(188) " "VHDL Process Statement warning at baseClock.vhd(188): signal \"s_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX6 baseClock.vhd(189) " "VHDL Process Statement warning at baseClock.vhd(189): signal \"s_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX7 baseClock.vhd(190) " "VHDL Process Statement warning at baseClock.vhd(190): signal \"s_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX0 baseClock.vhd(197) " "VHDL Process Statement warning at baseClock.vhd(197): signal \"a_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX1 baseClock.vhd(198) " "VHDL Process Statement warning at baseClock.vhd(198): signal \"a_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX2 baseClock.vhd(199) " "VHDL Process Statement warning at baseClock.vhd(199): signal \"a_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059058 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX3 baseClock.vhd(200) " "VHDL Process Statement warning at baseClock.vhd(200): signal \"a_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX4 baseClock.vhd(201) " "VHDL Process Statement warning at baseClock.vhd(201): signal \"a_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX5 baseClock.vhd(202) " "VHDL Process Statement warning at baseClock.vhd(202): signal \"a_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX6 baseClock.vhd(203) " "VHDL Process Statement warning at baseClock.vhd(203): signal \"a_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX7 baseClock.vhd(204) " "VHDL Process Statement warning at baseClock.vhd(204): signal \"a_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX2 baseClock.vhd(213) " "VHDL Process Statement warning at baseClock.vhd(213): signal \"b_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX3 baseClock.vhd(214) " "VHDL Process Statement warning at baseClock.vhd(214): signal \"b_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX4 baseClock.vhd(215) " "VHDL Process Statement warning at baseClock.vhd(215): signal \"b_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059059 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX5 baseClock.vhd(216) " "VHDL Process Statement warning at baseClock.vhd(216): signal \"b_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX6 baseClock.vhd(217) " "VHDL Process Statement warning at baseClock.vhd(217): signal \"b_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX7 baseClock.vhd(218) " "VHDL Process Statement warning at baseClock.vhd(218): signal \"b_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xck_buf1 baseClock.vhd(219) " "VHDL Process Statement warning at baseClock.vhd(219): signal \"xck_buf1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dacdat_buf1 baseClock.vhd(220) " "VHDL Process Statement warning at baseClock.vhd(220): signal \"dacdat_buf1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX0 baseClock.vhd(227) " "VHDL Process Statement warning at baseClock.vhd(227): signal \"c_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX1 baseClock.vhd(228) " "VHDL Process Statement warning at baseClock.vhd(228): signal \"c_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX2 baseClock.vhd(229) " "VHDL Process Statement warning at baseClock.vhd(229): signal \"c_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059060 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX4 baseClock.vhd(231) " "VHDL Process Statement warning at baseClock.vhd(231): signal \"c_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX5 baseClock.vhd(232) " "VHDL Process Statement warning at baseClock.vhd(232): signal \"c_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX6 baseClock.vhd(233) " "VHDL Process Statement warning at baseClock.vhd(233): signal \"c_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX7 baseClock.vhd(234) " "VHDL Process Statement warning at baseClock.vhd(234): signal \"c_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xck_buf baseClock.vhd(235) " "VHDL Process Statement warning at baseClock.vhd(235): signal \"xck_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dacdat_buf baseClock.vhd(236) " "VHDL Process Statement warning at baseClock.vhd(236): signal \"dacdat_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059061 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aud_xck baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"aud_xck\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aud_dacdat baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"aud_dacdat\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aud_dacdat baseClock.vhd(156) " "Inferred latch for \"aud_dacdat\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aud_xck baseClock.vhd(156) " "Inferred latch for \"aud_xck\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059062 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059063 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059064 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059065 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059066 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059067 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059068 "|baseClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Clock Clock:clk A:behavioral " "Elaborating entity \"Clock\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\"" {  } { { "baseClock.vhd" "clk" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Clock.vhd(133) " "VHDL Process Statement warning at Clock.vhd(133): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(508) " "VHDL Process Statement warning at Clock.vhd(508): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(508) " "VHDL Process Statement warning at Clock.vhd(508): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis1 Clock.vhd(512) " "VHDL Process Statement warning at Clock.vhd(512): signal \"h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis Clock.vhd(513) " "VHDL Process Statement warning at Clock.vhd(513): signal \"h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(517) " "VHDL Process Statement warning at Clock.vhd(517): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(517) " "VHDL Process Statement warning at Clock.vhd(517): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059083 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 Clock.vhd(521) " "VHDL Process Statement warning at Clock.vhd(521): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis Clock.vhd(522) " "VHDL Process Statement warning at Clock.vhd(522): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(526) " "VHDL Process Statement warning at Clock.vhd(526): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(526) " "VHDL Process Statement warning at Clock.vhd(526): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 Clock.vhd(530) " "VHDL Process Statement warning at Clock.vhd(530): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis Clock.vhd(531) " "VHDL Process Statement warning at Clock.vhd(531): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(535) " "VHDL Process Statement warning at Clock.vhd(535): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am Clock.vhd(537) " "VHDL Process Statement warning at Clock.vhd(537): signal \"am\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec Clock.vhd(548) " "VHDL Process Statement warning at Clock.vhd(548): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059084 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min Clock.vhd(549) " "VHDL Process Statement warning at Clock.vhd(549): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour Clock.vhd(550) " "VHDL Process Statement warning at Clock.vhd(550): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059085 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"secOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"minOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hourOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"hourOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..3\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[5..3\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[0\] Clock.vhd(129) " "Inferred latch for \"hourOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[1\] Clock.vhd(129) " "Inferred latch for \"hourOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059086 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[2\] Clock.vhd(129) " "Inferred latch for \"hourOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[3\] Clock.vhd(129) " "Inferred latch for \"hourOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[4\] Clock.vhd(129) " "Inferred latch for \"hourOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[5\] Clock.vhd(129) " "Inferred latch for \"hourOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[6\] Clock.vhd(129) " "Inferred latch for \"hourOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[7\] Clock.vhd(129) " "Inferred latch for \"hourOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[8\] Clock.vhd(129) " "Inferred latch for \"hourOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[9\] Clock.vhd(129) " "Inferred latch for \"hourOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[10\] Clock.vhd(129) " "Inferred latch for \"hourOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[11\] Clock.vhd(129) " "Inferred latch for \"hourOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[12\] Clock.vhd(129) " "Inferred latch for \"hourOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059087 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[13\] Clock.vhd(129) " "Inferred latch for \"hourOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[14\] Clock.vhd(129) " "Inferred latch for \"hourOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[15\] Clock.vhd(129) " "Inferred latch for \"hourOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[16\] Clock.vhd(129) " "Inferred latch for \"hourOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[17\] Clock.vhd(129) " "Inferred latch for \"hourOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[18\] Clock.vhd(129) " "Inferred latch for \"hourOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[19\] Clock.vhd(129) " "Inferred latch for \"hourOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[20\] Clock.vhd(129) " "Inferred latch for \"hourOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[21\] Clock.vhd(129) " "Inferred latch for \"hourOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[22\] Clock.vhd(129) " "Inferred latch for \"hourOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[23\] Clock.vhd(129) " "Inferred latch for \"hourOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059088 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[24\] Clock.vhd(129) " "Inferred latch for \"hourOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[25\] Clock.vhd(129) " "Inferred latch for \"hourOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[26\] Clock.vhd(129) " "Inferred latch for \"hourOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[27\] Clock.vhd(129) " "Inferred latch for \"hourOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[28\] Clock.vhd(129) " "Inferred latch for \"hourOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[29\] Clock.vhd(129) " "Inferred latch for \"hourOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[30\] Clock.vhd(129) " "Inferred latch for \"hourOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[31\] Clock.vhd(129) " "Inferred latch for \"hourOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[0\] Clock.vhd(129) " "Inferred latch for \"minOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[1\] Clock.vhd(129) " "Inferred latch for \"minOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[2\] Clock.vhd(129) " "Inferred latch for \"minOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059089 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[3\] Clock.vhd(129) " "Inferred latch for \"minOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[4\] Clock.vhd(129) " "Inferred latch for \"minOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[5\] Clock.vhd(129) " "Inferred latch for \"minOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[6\] Clock.vhd(129) " "Inferred latch for \"minOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[7\] Clock.vhd(129) " "Inferred latch for \"minOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[8\] Clock.vhd(129) " "Inferred latch for \"minOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[9\] Clock.vhd(129) " "Inferred latch for \"minOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[10\] Clock.vhd(129) " "Inferred latch for \"minOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[11\] Clock.vhd(129) " "Inferred latch for \"minOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[12\] Clock.vhd(129) " "Inferred latch for \"minOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059090 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[13\] Clock.vhd(129) " "Inferred latch for \"minOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[14\] Clock.vhd(129) " "Inferred latch for \"minOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[15\] Clock.vhd(129) " "Inferred latch for \"minOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[16\] Clock.vhd(129) " "Inferred latch for \"minOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[17\] Clock.vhd(129) " "Inferred latch for \"minOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[18\] Clock.vhd(129) " "Inferred latch for \"minOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[19\] Clock.vhd(129) " "Inferred latch for \"minOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[20\] Clock.vhd(129) " "Inferred latch for \"minOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[21\] Clock.vhd(129) " "Inferred latch for \"minOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[22\] Clock.vhd(129) " "Inferred latch for \"minOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059091 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[23\] Clock.vhd(129) " "Inferred latch for \"minOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[24\] Clock.vhd(129) " "Inferred latch for \"minOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[25\] Clock.vhd(129) " "Inferred latch for \"minOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[26\] Clock.vhd(129) " "Inferred latch for \"minOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[27\] Clock.vhd(129) " "Inferred latch for \"minOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[28\] Clock.vhd(129) " "Inferred latch for \"minOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[29\] Clock.vhd(129) " "Inferred latch for \"minOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[30\] Clock.vhd(129) " "Inferred latch for \"minOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[31\] Clock.vhd(129) " "Inferred latch for \"minOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[0\] Clock.vhd(129) " "Inferred latch for \"secOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[1\] Clock.vhd(129) " "Inferred latch for \"secOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059092 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[2\] Clock.vhd(129) " "Inferred latch for \"secOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[3\] Clock.vhd(129) " "Inferred latch for \"secOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[4\] Clock.vhd(129) " "Inferred latch for \"secOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[5\] Clock.vhd(129) " "Inferred latch for \"secOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[6\] Clock.vhd(129) " "Inferred latch for \"secOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[7\] Clock.vhd(129) " "Inferred latch for \"secOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[8\] Clock.vhd(129) " "Inferred latch for \"secOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[9\] Clock.vhd(129) " "Inferred latch for \"secOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[10\] Clock.vhd(129) " "Inferred latch for \"secOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[11\] Clock.vhd(129) " "Inferred latch for \"secOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059093 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[12\] Clock.vhd(129) " "Inferred latch for \"secOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[13\] Clock.vhd(129) " "Inferred latch for \"secOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[14\] Clock.vhd(129) " "Inferred latch for \"secOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[15\] Clock.vhd(129) " "Inferred latch for \"secOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[16\] Clock.vhd(129) " "Inferred latch for \"secOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[17\] Clock.vhd(129) " "Inferred latch for \"secOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[18\] Clock.vhd(129) " "Inferred latch for \"secOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[19\] Clock.vhd(129) " "Inferred latch for \"secOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[20\] Clock.vhd(129) " "Inferred latch for \"secOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[21\] Clock.vhd(129) " "Inferred latch for \"secOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[22\] Clock.vhd(129) " "Inferred latch for \"secOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059094 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[23\] Clock.vhd(129) " "Inferred latch for \"secOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[24\] Clock.vhd(129) " "Inferred latch for \"secOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[25\] Clock.vhd(129) " "Inferred latch for \"secOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[26\] Clock.vhd(129) " "Inferred latch for \"secOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[27\] Clock.vhd(129) " "Inferred latch for \"secOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[28\] Clock.vhd(129) " "Inferred latch for \"secOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[29\] Clock.vhd(129) " "Inferred latch for \"secOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[30\] Clock.vhd(129) " "Inferred latch for \"secOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[31\] Clock.vhd(129) " "Inferred latch for \"secOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Clock.vhd(129) " "Inferred latch for \"HEX0\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Clock.vhd(129) " "Inferred latch for \"HEX0\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059095 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Clock.vhd(129) " "Inferred latch for \"HEX0\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Clock.vhd(129) " "Inferred latch for \"HEX0\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Clock.vhd(129) " "Inferred latch for \"HEX0\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Clock.vhd(129) " "Inferred latch for \"HEX0\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Clock.vhd(129) " "Inferred latch for \"HEX0\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Clock.vhd(129) " "Inferred latch for \"HEX1\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Clock.vhd(129) " "Inferred latch for \"HEX1\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Clock.vhd(129) " "Inferred latch for \"HEX1\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Clock.vhd(129) " "Inferred latch for \"HEX1\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Clock.vhd(129) " "Inferred latch for \"HEX1\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059096 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Clock.vhd(129) " "Inferred latch for \"HEX1\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Clock.vhd(129) " "Inferred latch for \"HEX1\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Clock.vhd(129) " "Inferred latch for \"HEX2\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Clock.vhd(129) " "Inferred latch for \"HEX2\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Clock.vhd(129) " "Inferred latch for \"HEX2\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Clock.vhd(129) " "Inferred latch for \"HEX2\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Clock.vhd(129) " "Inferred latch for \"HEX2\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Clock.vhd(129) " "Inferred latch for \"HEX2\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Clock.vhd(129) " "Inferred latch for \"HEX2\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Clock.vhd(129) " "Inferred latch for \"HEX3\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059097 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Clock.vhd(129) " "Inferred latch for \"HEX3\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Clock.vhd(129) " "Inferred latch for \"HEX3\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Clock.vhd(129) " "Inferred latch for \"HEX3\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Clock.vhd(129) " "Inferred latch for \"HEX3\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Clock.vhd(129) " "Inferred latch for \"HEX3\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Clock.vhd(129) " "Inferred latch for \"HEX3\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Clock.vhd(129) " "Inferred latch for \"HEX4\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Clock.vhd(129) " "Inferred latch for \"HEX4\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Clock.vhd(129) " "Inferred latch for \"HEX4\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Clock.vhd(129) " "Inferred latch for \"HEX4\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Clock.vhd(129) " "Inferred latch for \"HEX4\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059098 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Clock.vhd(129) " "Inferred latch for \"HEX4\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Clock.vhd(129) " "Inferred latch for \"HEX4\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Clock.vhd(129) " "Inferred latch for \"HEX5\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Clock.vhd(129) " "Inferred latch for \"HEX5\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Clock.vhd(129) " "Inferred latch for \"HEX5\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Clock.vhd(129) " "Inferred latch for \"HEX5\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Clock.vhd(129) " "Inferred latch for \"HEX5\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Clock.vhd(129) " "Inferred latch for \"HEX5\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Clock.vhd(129) " "Inferred latch for \"HEX5\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Clock.vhd(129) " "Inferred latch for \"HEX6\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059099 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Clock.vhd(129) " "Inferred latch for \"HEX6\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Clock.vhd(129) " "Inferred latch for \"HEX6\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Clock.vhd(129) " "Inferred latch for \"HEX6\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Clock.vhd(129) " "Inferred latch for \"HEX6\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Clock.vhd(129) " "Inferred latch for \"HEX6\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Clock.vhd(129) " "Inferred latch for \"HEX6\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Clock.vhd(129) " "Inferred latch for \"HEX7\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Clock.vhd(129) " "Inferred latch for \"HEX7\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Clock.vhd(129) " "Inferred latch for \"HEX7\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Clock.vhd(129) " "Inferred latch for \"HEX7\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Clock.vhd(129) " "Inferred latch for \"HEX7\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059100 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Clock.vhd(129) " "Inferred latch for \"HEX7\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059101 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Clock.vhd(129) " "Inferred latch for \"HEX7\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059101 "|Alarm|Clock:clkIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Clock:clk\|Bin2BCD:bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|Bin2BCD:bin2BCD\"" {  } { { "Clock.vhd" "bin2BCD" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Clock:clk\|Bin7SegDecoder:b7segH A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|Bin7SegDecoder:b7segH\"" {  } { { "Clock.vhd" "b7segH" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Clock:clk\|freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|freqDivider:freqDiv\"" {  } { { "Clock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Clock:clk\|freqDivider:freqDiv2 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|freqDivider:freqDiv2\"" {  } { { "Clock.vhd" "freqDiv2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer Clock:clk\|debouncer:db0 A:v1 " "Elaborating entity \"debouncer\" using architecture \"A:v1\" for hierarchy \"Clock:clk\|debouncer:db0\"" {  } { { "Clock.vhd" "db0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Chronometer Chronometer:chronometer A:behavioral " "Elaborating entity \"Chronometer\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\"" {  } { { "baseClock.vhd" "chronometer" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059117 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Chronometer.vhd(190) " "VHDL Process Statement warning at Chronometer.vhd(190): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Chronometer.vhd(191) " "VHDL Process Statement warning at Chronometer.vhd(191): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set Chronometer.vhd(264) " "VHDL Process Statement warning at Chronometer.vhd(264): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "press Chronometer.vhd(264) " "VHDL Process Statement warning at Chronometer.vhd(264): signal \"press\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Chronometer.vhd(265) " "VHDL Process Statement warning at Chronometer.vhd(265): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svm2Dis1 Chronometer.vhd(273) " "VHDL Process Statement warning at Chronometer.vhd(273): signal \"svm2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svm2Dis Chronometer.vhd(274) " "VHDL Process Statement warning at Chronometer.vhd(274): signal \"svm2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svs2Dis1 Chronometer.vhd(275) " "VHDL Process Statement warning at Chronometer.vhd(275): signal \"svs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svs2Dis Chronometer.vhd(276) " "VHDL Process Statement warning at Chronometer.vhd(276): signal \"svs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svcs2Dis1 Chronometer.vhd(277) " "VHDL Process Statement warning at Chronometer.vhd(277): signal \"svcs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svcs2Dis Chronometer.vhd(278) " "VHDL Process Statement warning at Chronometer.vhd(278): signal \"svcs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059123 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 Chronometer.vhd(282) " "VHDL Process Statement warning at Chronometer.vhd(282): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis Chronometer.vhd(283) " "VHDL Process Statement warning at Chronometer.vhd(283): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 Chronometer.vhd(284) " "VHDL Process Statement warning at Chronometer.vhd(284): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis Chronometer.vhd(285) " "VHDL Process Statement warning at Chronometer.vhd(285): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs2Dis1 Chronometer.vhd(286) " "VHDL Process Statement warning at Chronometer.vhd(286): signal \"cs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs2Dis Chronometer.vhd(287) " "VHDL Process Statement warning at Chronometer.vhd(287): signal \"cs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msLap2Dis Chronometer.vhd(291) " "VHDL Process Statement warning at Chronometer.vhd(291): signal \"msLap2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsLap2Dis Chronometer.vhd(292) " "VHDL Process Statement warning at Chronometer.vhd(292): signal \"lsLap2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059124 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..3\] Chronometer.vhd(27) " "Using initial value X (don't care) for net \"LEDG\[6..3\]\" at Chronometer.vhd(27)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Chronometer.vhd(27) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Chronometer.vhd(27)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059125 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059126 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059127 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059128 "|baseClock|Chronometer:chronometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD1 Chronometer:chronometer\|Bin2BCD1:bin2BCD3 A:behavioral " "Elaborating entity \"Bin2BCD1\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\"" {  } { { "Chronometer.vhd" "bin2BCD3" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Chronometer:chronometer\|freqDivider:freqDiv2 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\|freqDivider:freqDiv2\"" {  } { { "Chronometer.vhd" "freqDiv2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ChronometerDown ChronometerDown:chronometerDown A:behavioral " "Elaborating entity \"ChronometerDown\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\"" {  } { { "baseClock.vhd" "chronometerDown" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059144 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable ChronometerDown.vhd(203) " "VHDL Process Statement warning at ChronometerDown.vhd(203): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059146 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(235) " "VHDL Process Statement warning at ChronometerDown.vhd(235): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059146 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setHour ChronometerDown.vhd(235) " "VHDL Process Statement warning at ChronometerDown.vhd(235): signal \"setHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059146 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis1 ChronometerDown.vhd(239) " "VHDL Process Statement warning at ChronometerDown.vhd(239): signal \"h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis ChronometerDown.vhd(240) " "VHDL Process Statement warning at ChronometerDown.vhd(240): signal \"h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(244) " "VHDL Process Statement warning at ChronometerDown.vhd(244): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setMin ChronometerDown.vhd(244) " "VHDL Process Statement warning at ChronometerDown.vhd(244): signal \"setMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 ChronometerDown.vhd(248) " "VHDL Process Statement warning at ChronometerDown.vhd(248): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis ChronometerDown.vhd(249) " "VHDL Process Statement warning at ChronometerDown.vhd(249): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(253) " "VHDL Process Statement warning at ChronometerDown.vhd(253): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setSec ChronometerDown.vhd(253) " "VHDL Process Statement warning at ChronometerDown.vhd(253): signal \"setSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 ChronometerDown.vhd(257) " "VHDL Process Statement warning at ChronometerDown.vhd(257): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis ChronometerDown.vhd(258) " "VHDL Process Statement warning at ChronometerDown.vhd(258): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059147 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..3\] ChronometerDown.vhd(30) " "Using initial value X (don't care) for net \"LEDG\[6..3\]\" at ChronometerDown.vhd(30)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] ChronometerDown.vhd(30) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at ChronometerDown.vhd(30)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059148 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059149 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059150 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059151 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider ChronometerDown:chronometerDown\|freqDivider:freqDiv3 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|freqDivider:freqDiv3\"" {  } { { "ChronometerDown.vhd" "freqDiv3" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set ChronometerDown:chronometerDown\|Set:setSecs A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|Set:setSecs\"" {  } { { "ChronometerDown.vhd" "setSecs" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059158 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059160 "|Alarm|Set:almsetMin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set ChronometerDown:chronometerDown\|Set:setHours A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|Set:setHours\"" {  } { { "ChronometerDown.vhd" "setHours" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059161 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059162 "|baseClock|ChronometerDown:chronometerDown|Set:setHours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_tl ChronometerDown:chronometerDown\|audio_tl:audio A:v1 " "Elaborating entity \"audio_tl\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\"" {  } { { "ChronometerDown.vhd" "audio" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\"" {  } { { "audio/audio_tl.vhd" "clk" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "PLL" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Elaborated megafunction instantiation \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Instantiated megafunction \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100000000 " "Parameter \"clk0_multiply_by\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059200 ""}  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442059200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll " "Found entity 1: clock_auto_altpll" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442059252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated " "Elaborating entity \"clock_auto_altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_controller ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac A:v1 " "Elaborating entity \"audio_controller\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\"" {  } { { "audio/audio_tl.vhd" "ac" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_i2c_controller ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c A:v1 " "Elaborating entity \"audio_i2c_controller\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\"" {  } { { "audio/audio_controller.vhd" "i2c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_io ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio A:v1 " "Elaborating entity \"audio_io\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\"" {  } { { "audio/audio_tl.vhd" "aio" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\"" {  } { { "audio/audio_controller.vhd" "c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "PLL" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborated megafunction instantiation \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Instantiated megafunction \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12288000 " "Parameter \"clk0_multiply_by\" = \"12288000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442059270 ""}  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442059270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll1 " "Found entity 1: clock_auto_altpll1" {  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442059319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll1 ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated " "Elaborating entity \"clock_auto_altpll1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sin_function ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave A:v1 " "Elaborating entity \"sin_function\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\"" {  } { { "audio/audio_tl.vhd" "wave" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059321 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "d:/programas/altera_lite/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1496442059323 "|Alarm|audio_tl:audio|sin_function:wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Alarm Alarm:alm A:behavioral " "Elaborating entity \"Alarm\" using architecture \"A:behavioral\" for hierarchy \"Alarm:alm\"" {  } { { "baseClock.vhd" "alm" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec Alarm.vhd(48) " "Verilog HDL or VHDL warning at Alarm.vhd(48): object \"sec\" assigned a value but never read" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496442059325 "|baseClock|Alarm:alm"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "SW 2 4 Alarm.vhd(146) " "VHDL Incomplete Partial Association warning at Alarm.vhd(146): port or argument \"SW\" has 2/4 unassociated elements" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 146 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1496442059327 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Alarm.vhd(197) " "VHDL Process Statement warning at Alarm.vhd(197): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(219) " "VHDL Process Statement warning at Alarm.vhd(219): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "al_bip Alarm.vhd(221) " "VHDL Process Statement warning at Alarm.vhd(221): signal \"al_bip\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(221) " "VHDL Process Statement warning at Alarm.vhd(221): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis1 Alarm.vhd(230) " "VHDL Process Statement warning at Alarm.vhd(230): signal \"a_h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis Alarm.vhd(231) " "VHDL Process Statement warning at Alarm.vhd(231): signal \"a_h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059328 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis1 Alarm.vhd(232) " "VHDL Process Statement warning at Alarm.vhd(232): signal \"a_m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis Alarm.vhd(233) " "VHDL Process Statement warning at Alarm.vhd(233): signal \"a_m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setHour Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"setHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis1 Alarm.vhd(246) " "VHDL Process Statement warning at Alarm.vhd(246): signal \"a_h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis Alarm.vhd(247) " "VHDL Process Statement warning at Alarm.vhd(247): signal \"a_h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059329 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setMin Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"setMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis1 Alarm.vhd(255) " "VHDL Process Statement warning at Alarm.vhd(255): signal \"a_m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis Alarm.vhd(256) " "VHDL Process Statement warning at Alarm.vhd(256): signal \"a_m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059330 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059331 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496442059331 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059331 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..3\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[5..3\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059331 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059331 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059332 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[8\] Alarm.vhd(195) " "Inferred latch for \"LEDG\[8\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059333 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059334 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442059335 "|baseClock|Alarm:alm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set Alarm:alm\|Set:almsetHour A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"Alarm:alm\|Set:almsetHour\"" {  } { { "Alarm.vhd" "almsetHour" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496442059359 "|Alarm|Set:almsetHour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_tl lcd_tl:lcd A:v1 " "Elaborating entity \"lcd_tl\" using architecture \"A:v1\" for hierarchy \"lcd_tl:lcd\"" {  } { { "baseClock.vhd" "lcd" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller lcd_tl:lcd\|lcd_controller:c A:v1 " "Elaborating entity \"lcd_controller\" using architecture \"A:v1\" for hierarchy \"lcd_tl:lcd\|lcd_controller:c\"" {  } { { "lcd/lcd_tl.vhd" "c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "baseClock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442059375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[5\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[5\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[5\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[5\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[0\]\$latch " "LATCH primitive \"HEX7\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[1\]\$latch " "LATCH primitive \"HEX7\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[2\]\$latch " "LATCH primitive \"HEX7\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[3\]\$latch " "LATCH primitive \"HEX7\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[4\]\$latch " "LATCH primitive \"HEX7\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[5\]\$latch " "LATCH primitive \"HEX7\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[6\]\$latch " "LATCH primitive \"HEX7\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[0\]\$latch " "LATCH primitive \"HEX6\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[1\]\$latch " "LATCH primitive \"HEX6\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[2\]\$latch " "LATCH primitive \"HEX6\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[3\]\$latch " "LATCH primitive \"HEX6\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[4\]\$latch " "LATCH primitive \"HEX6\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[5\]\$latch " "LATCH primitive \"HEX6\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[6\]\$latch " "LATCH primitive \"HEX6\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[0\]\$latch " "LATCH primitive \"HEX5\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060686 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[1\]\$latch " "LATCH primitive \"HEX5\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[2\]\$latch " "LATCH primitive \"HEX5\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[3\]\$latch " "LATCH primitive \"HEX5\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[4\]\$latch " "LATCH primitive \"HEX5\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[5\]\$latch " "LATCH primitive \"HEX5\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[6\]\$latch " "LATCH primitive \"HEX5\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[0\]\$latch " "LATCH primitive \"HEX4\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[1\]\$latch " "LATCH primitive \"HEX4\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[2\]\$latch " "LATCH primitive \"HEX4\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[3\]\$latch " "LATCH primitive \"HEX4\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[4\]\$latch " "LATCH primitive \"HEX4\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[5\]\$latch " "LATCH primitive \"HEX4\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[6\]\$latch " "LATCH primitive \"HEX4\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[0\]\$latch " "LATCH primitive \"HEX3\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[1\]\$latch " "LATCH primitive \"HEX3\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[2\]\$latch " "LATCH primitive \"HEX3\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[3\]\$latch " "LATCH primitive \"HEX3\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[4\]\$latch " "LATCH primitive \"HEX3\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[5\]\$latch " "LATCH primitive \"HEX3\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[6\]\$latch " "LATCH primitive \"HEX3\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[0\]\$latch " "LATCH primitive \"HEX2\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[1\]\$latch " "LATCH primitive \"HEX2\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[2\]\$latch " "LATCH primitive \"HEX2\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[3\]\$latch " "LATCH primitive \"HEX2\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[4\]\$latch " "LATCH primitive \"HEX2\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[5\]\$latch " "LATCH primitive \"HEX2\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[6\]\$latch " "LATCH primitive \"HEX2\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[0\]\$latch " "LATCH primitive \"HEX1\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[1\]\$latch " "LATCH primitive \"HEX1\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[2\]\$latch " "LATCH primitive \"HEX1\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[3\]\$latch " "LATCH primitive \"HEX1\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[4\]\$latch " "LATCH primitive \"HEX1\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[5\]\$latch " "LATCH primitive \"HEX1\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[6\]\$latch " "LATCH primitive \"HEX1\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[0\]\$latch " "LATCH primitive \"HEX0\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[1\]\$latch " "LATCH primitive \"HEX0\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[2\]\$latch " "LATCH primitive \"HEX0\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[3\]\$latch " "LATCH primitive \"HEX0\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[4\]\$latch " "LATCH primitive \"HEX0\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[5\]\$latch " "LATCH primitive \"HEX0\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[6\]\$latch " "LATCH primitive \"HEX0\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496442060693 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|lcd_tl:lcd\|lcd_controller:c\|state " "State machine \"\|baseClock\|lcd_tl:lcd\|lcd_controller:c\|state\" will be implemented as a safe state machine." {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 69 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496442063868 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|Alarm:alm\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|baseClock\|Alarm:alm\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496442063868 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|baseClock\|ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496442063868 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496442064468 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1496442064468 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496442064468 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod0\"" {  } { { "Bin2BCD1.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div0\"" {  } { { "Bin2BCD1.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Mod0\"" {  } { { "Bin2BCD1.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod1\"" {  } { { "Bin2BCD1.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Div0\"" {  } { { "Bin2BCD1.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div1\"" {  } { { "Bin2BCD1.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult0\"" {  } { { "audio/sin_function.vhd" "Mult0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult1\"" {  } { { "audio/sin_function.vhd" "Mult1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult0\"" {  } { { "audio/sin_function.vhd" "Mult0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult1\"" {  } { { "audio/sin_function.vhd" "Mult1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442064471 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496442064471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442064524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter \"INIT_FILE\" = \"db/baseClock.ram0_sin_function_a757bb03.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064524 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442064524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gp1 " "Found entity 1: altsyncram_2gp1" {  } { { "db/altsyncram_2gp1.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/altsyncram_2gp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442064607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064607 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442064607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442064818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064818 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442064818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442064891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442064891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442064904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064904 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442064904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442064928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442064928 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442064928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442065021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065021 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442065021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442065045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065045 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442065045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0\"" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442065078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0 " "Instantiated megafunction \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065078 ""}  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496442065078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496442065124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442065124 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[6\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[6\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX0\[5\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX0\[5\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[0\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[0\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[1\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[1\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[2\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[2\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[3\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[4\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[4\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[5\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[5\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX0\[6\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX0\[6\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX0\[4\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX0\[4\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[6\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[6\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[5\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[5\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[4\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[4\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[1\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[1\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[0\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[0\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[3\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[2\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[2\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[1\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[1\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX7\[3\] Clock:clk\|HEX7\[0\] " "Duplicate LATCH primitive \"Clock:clk\|HEX7\[3\]\" merged with LATCH primitive \"Clock:clk\|HEX7\[0\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX7\[3\] Alarm:alm\|HEX7\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX7\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX7\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496442065871 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1496442065871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496442067846 "|baseClock|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496442067846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496442068087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496442072448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496442072972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496442072972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442073318 "|baseClock|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442073318 "|baseClock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496442073318 "|baseClock|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496442073318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4873 " "Implemented 4873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4731 " "Implemented 4731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1496442073318 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1496442073318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496442073318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 251 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496442073403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:21:13 2017 " "Processing ended: Fri Jun 02 23:21:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496442073403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496442073403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496442073403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496442073403 ""}
