module countdown (clk,
    rst,
    val);
 input clk;
 input rst;
 output [2:0] val;

 wire _00_;
 wire _01_;
 wire _02_;
 wire _03_;
 wire _04_;
 wire _05_;
 wire _06_;
 wire _07_;
 wire _08_;
 wire _09_;
 wire _10_;
 wire _11_;
 wire clk_gate_cond_net_1;
 wire clk_gate_cond_net_2;
 wire clk_gate_cond_net_3;
 wire clk_gate_cond_net_4;
 wire gated_clk_5;

 INVx1_ASAP7_75t_R _12_ (.A(_05_),
    .Y(val[0]));
 INVx3_ASAP7_75t_R _13_ (.A(_04_),
    .Y(val[1]));
 INVx3_ASAP7_75t_R _14_ (.A(_03_),
    .Y(val[2]));
 OA21x2_ASAP7_75t_R _15_ (.A1(val[2]),
    .A2(val[1]),
    .B(_05_),
    .Y(_00_));
 NAND2x2_ASAP7_75t_R _16_ (.A(_04_),
    .B(_05_),
    .Y(_09_));
 OR2x2_ASAP7_75t_R _17_ (.A(_04_),
    .B(_05_),
    .Y(_10_));
 OAI21x1_ASAP7_75t_R _18_ (.A1(_03_),
    .A2(_09_),
    .B(_10_),
    .Y(_01_));
 AND2x4_ASAP7_75t_R _19_ (.A(val[2]),
    .B(_09_),
    .Y(_02_));
 INVx1_ASAP7_75t_R _20_ (.A(rst),
    .Y(_06_));
 INVx1_ASAP7_75t_R _21_ (.A(rst),
    .Y(_07_));
 INVx1_ASAP7_75t_R _22_ (.A(rst),
    .Y(_08_));
 TIEHIx1_ASAP7_75t_R _23_ (.H(_11_));
 ICGx1_ASAP7_75t_R clk_gate_0 (.ENA(clk_gate_cond_net_4),
    .GCLK(gated_clk_5),
    .CLK(clk));
 OR2x6_ASAP7_75t_R clk_gate_cond_0 (.A(_05_),
    .B(_02_),
    .Y(clk_gate_cond_net_1));
 OR2x6_ASAP7_75t_R clk_gate_cond_1 (.A(clk_gate_cond_net_1),
    .B(_01_),
    .Y(clk_gate_cond_net_2));
 OR2x6_ASAP7_75t_R clk_gate_cond_2 (.A(clk_gate_cond_net_2),
    .B(_10_),
    .Y(clk_gate_cond_net_3));
 OR2x6_ASAP7_75t_R clk_gate_cond_3 (.A(clk_gate_cond_net_3),
    .B(_03_),
    .Y(clk_gate_cond_net_4));
 DFFASRHQNx1_ASAP7_75t_R \val[0]$_DFF_PP1_  (.CLK(gated_clk_5),
    .D(_00_),
    .QN(_05_),
    .RESETN(_11_),
    .SETN(_06_));
 DFFASRHQNx1_ASAP7_75t_R \val[1]$_DFF_PP1_  (.CLK(gated_clk_5),
    .D(_01_),
    .QN(_04_),
    .RESETN(_11_),
    .SETN(_07_));
 DFFASRHQNx1_ASAP7_75t_R \val[2]$_DFF_PP1_  (.CLK(gated_clk_5),
    .D(_02_),
    .QN(_03_),
    .RESETN(_11_),
    .SETN(_08_));
endmodule
