{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 21:39:11 2006 " "Info: Processing started: Mon Nov 27 21:39:11 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 51 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 51 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 43 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 43 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 83 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 91 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 83 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 91 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 59 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 59 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_6 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 99 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 99 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 67 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 107 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~68 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~68\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 51 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 51 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 43 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 43 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 83 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 91 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 83 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 91 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 59 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 59 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_6 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_6\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 99 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 99 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 67 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 107 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "osc_8k register pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 register pfd:Janus_pfd\|SYNTHESIZED_WIRE_9 -1.629 ns " "Info: Slack time is -1.629 ns for clock \"osc_8k\" between source register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_12\" and destination register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_9\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.833 ns + Largest register register " "Info: + Largest register to register requirement is 1.833 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_8k 10000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_8k\" is 10000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_8k 8138.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_8k\" is 8138.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.542 ns + Largest " "Info: + Largest clock skew is 0.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_8k destination 4.208 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_8k\" to destination register is 4.208 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "osc_8k  0.000 ns + Early " "Info: + Early clock latency of clock \"osc_8k\" is 0.000 ns" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { osc_8k osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_8k 1 CLK LC_X5_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; CLK Node = 'osc_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 4.208 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_9 2 REG LC_X4_Y4_N9 3 " "Info: 2: + IC(3.290 ns) + CELL(0.918 ns) = 4.208 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 21.82 % ) " "Info: Total cell delay = 0.918 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 78.18 % ) " "Info: Total interconnect delay = 3.290 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_8k source 3.666 ns - Longest register " "Info: - Longest clock path from clock \"ref_8k\" to source register is 3.666 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "ref_8k  0.000 ns + Late " "Info: + Late clock latency of clock \"ref_8k\" is 0.000 ns" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { ref_8k ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LC_X2_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 3.666 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 2 REG LC_X5_Y4_N5 3 " "Info: 2: + IC(2.748 ns) + CELL(0.918 ns) = 3.666 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 25.04 % ) " "Info: Total cell delay = 0.918 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 74.96 % ) " "Info: Total interconnect delay = 2.748 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.462 ns - Longest register register " "Info: - Longest register to register delay is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 1 REG LC_X5_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.511 ns) 1.489 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_10 2 COMB LC_X5_Y4_N2 2 " "Info: 2: + IC(0.978 ns) + CELL(0.511 ns) = 1.489 ns; Loc. = LC_X5_Y4_N2; Fanout = 2; COMB Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.489 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_10 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.804 ns) 3.462 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_9 3 REG LC_X4_Y4_N9 3 " "Info: 3: + IC(1.169 ns) + CELL(0.804 ns) = 3.462 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.973 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_10 pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.315 ns ( 37.98 % ) " "Info: Total cell delay = 1.315 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.147 ns ( 62.02 % ) " "Info: Total interconnect delay = 2.147 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_10 pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_10 pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 0.978ns 1.169ns } { 0.000ns 0.511ns 0.804ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.462 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_10 pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.462 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_10 pfd:Janus_pfd|SYNTHESIZED_WIRE_9 } { 0.000ns 0.978ns 1.169ns } { 0.000ns 0.511ns 0.804ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'osc_8k' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'osc_8k' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 73.211 ns " "Info: Slack time is 73.211 ns for clock \"ref_in\" between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "122.41 MHz 8.169 ns " "Info: Fmax is 122.41 MHz (period= 8.169 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "80.671 ns + Largest register register " "Info: + Largest register to register requirement is 80.671 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.380 ns + " "Info: + Setup relationship between source and destination is 81.380 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.380 ns " "Info: + Latch edge is 81.380 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 6.683 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.918 ns) 6.683 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 2 REG LC_X2_Y3_N8 4 " "Info: 2: + IC(4.633 ns) + CELL(0.918 ns) = 6.683 ns; Loc. = LC_X2_Y3_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.551 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.67 % ) " "Info: Total cell delay = 2.050 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 69.33 % ) " "Info: Total interconnect delay = 4.633 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 6.683 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.918 ns) 6.683 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 2 REG LC_X2_Y3_N5 4 " "Info: 2: + IC(4.633 ns) + CELL(0.918 ns) = 6.683 ns; Loc. = LC_X2_Y3_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.551 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.67 % ) " "Info: Total cell delay = 2.050 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 69.33 % ) " "Info: Total interconnect delay = 4.633 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.460 ns - Longest register register " "Info: - Longest register to register delay is 7.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 1 REG LC_X2_Y3_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.914 ns) 1.838 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67 2 COMB LC_X2_Y3_N1 1 " "Info: 2: + IC(0.924 ns) + CELL(0.914 ns) = 1.838 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.838 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.511 ns) 3.540 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69 3 COMB LC_X3_Y3_N8 1 " "Info: 3: + IC(1.191 ns) + CELL(0.511 ns) = 3.540 ns; Loc. = LC_X3_Y3_N8; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.702 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 4.469 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 4 COMB LC_X3_Y3_N5 11 " "Info: 4: + IC(0.729 ns) + CELL(0.200 ns) = 4.469 ns; Loc. = LC_X3_Y3_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.929 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(1.908 ns) 7.460 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 5 REG LC_X2_Y3_N8 4 " "Info: 5: + IC(1.083 ns) + CELL(1.908 ns) = 7.460 ns; Loc. = LC_X2_Y3_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.991 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 47.36 % ) " "Info: Total cell delay = 3.533 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.927 ns ( 52.64 % ) " "Info: Total interconnect delay = 3.927 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.460 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.460 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.924ns 1.191ns 0.729ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.460 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.460 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.924ns 1.191ns 0.729ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_8k register pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 register pfd:Janus_pfd\|DFF_inst3 -761 ps " "Info: Slack time is -761 ps for clock \"ref_8k\" between source register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_13\" and destination register \"pfd:Janus_pfd\|DFF_inst3\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.749 ns + Largest register register " "Info: + Largest register to register requirement is 0.749 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_8k 8138.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_8k\" is 8138.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_8k 10000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_8k\" is 10000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.542 ns + Largest " "Info: + Largest clock skew is -0.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_8k destination 3.666 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_8k\" to destination register is 3.666 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "ref_8k  0.000 ns + Early " "Info: + Early clock latency of clock \"ref_8k\" is 0.000 ns" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { ref_8k ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LC_X2_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 3.666 ns pfd:Janus_pfd\|DFF_inst3 2 REG LC_X5_Y4_N2 3 " "Info: 2: + IC(2.748 ns) + CELL(0.918 ns) = 3.666 ns; Loc. = LC_X5_Y4_N2; Fanout = 3; REG Node = 'pfd:Janus_pfd\|DFF_inst3'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 25.04 % ) " "Info: Total cell delay = 0.918 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 74.96 % ) " "Info: Total interconnect delay = 2.748 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_8k source 4.208 ns - Longest register " "Info: - Longest clock path from clock \"osc_8k\" to source register is 4.208 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "osc_8k  0.000 ns + Late " "Info: + Late clock latency of clock \"osc_8k\" is 0.000 ns" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.000 ns" { osc_8k osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_8k 1 CLK LC_X5_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; CLK Node = 'osc_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 4.208 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 2 REG LC_X5_Y4_N8 3 " "Info: 2: + IC(3.290 ns) + CELL(0.918 ns) = 4.208 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 21.82 % ) " "Info: Total cell delay = 0.918 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 78.18 % ) " "Info: Total interconnect delay = 3.290 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.510 ns - Longest register register " "Info: - Longest register to register delay is 1.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 1 REG LC_X5_Y4_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.591 ns) 1.510 ns pfd:Janus_pfd\|DFF_inst3 2 REG LC_X5_Y4_N2 3 " "Info: 2: + IC(0.919 ns) + CELL(0.591 ns) = 1.510 ns; Loc. = LC_X5_Y4_N2; Fanout = 3; REG Node = 'pfd:Janus_pfd\|DFF_inst3'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.510 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.14 % ) " "Info: Total cell delay = 0.591 ns ( 39.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 60.86 % ) " "Info: Total interconnect delay = 0.919 ns ( 60.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.510 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.510 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|DFF_inst3 } { 0.000ns 0.919ns } { 0.000ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|DFF_inst3 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.510 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|DFF_inst3 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.510 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|DFF_inst3 } { 0.000ns 0.919ns } { 0.000ns 0.591ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'ref_8k' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'ref_8k' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "osc_in register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] 91.858 ns " "Info: Slack time is 91.858 ns for clock \"osc_in\" between source register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]\" and destination register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "122.82 MHz 8.142 ns " "Info: Fmax is 122.82 MHz (period= 8.142 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 5.651 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_in\" to destination register is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(0.918 ns) 5.651 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] 2 REG LC_X4_Y3_N8 4 " "Info: 2: + IC(3.601 ns) + CELL(0.918 ns) = 5.651 ns; Loc. = LC_X4_Y3_N8; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.519 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.28 % ) " "Info: Total cell delay = 2.050 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.601 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 5.651 ns - Longest register " "Info: - Longest clock path from clock \"osc_in\" to source register is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(0.918 ns) 5.651 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] 2 REG LC_X4_Y3_N6 4 " "Info: 2: + IC(3.601 ns) + CELL(0.918 ns) = 5.651 ns; Loc. = LC_X4_Y3_N6; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.519 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.28 % ) " "Info: Total cell delay = 2.050 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.601 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.433 ns - Longest register register " "Info: - Longest register to register delay is 7.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] 1 REG LC_X4_Y3_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N6; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.914 ns) 1.836 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67 2 COMB LC_X4_Y3_N1 1 " "Info: 2: + IC(0.922 ns) + CELL(0.914 ns) = 1.836 ns; Loc. = LC_X4_Y3_N1; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.836 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.511 ns) 3.513 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69 3 COMB LC_X5_Y3_N8 1 " "Info: 3: + IC(1.166 ns) + CELL(0.511 ns) = 3.513 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.677 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 4.442 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB LC_X5_Y3_N5 11 " "Info: 4: + IC(0.729 ns) + CELL(0.200 ns) = 4.442 ns; Loc. = LC_X5_Y3_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.929 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(1.908 ns) 7.433 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] 5 REG LC_X4_Y3_N8 4 " "Info: 5: + IC(1.083 ns) + CELL(1.908 ns) = 7.433 ns; Loc. = LC_X4_Y3_N8; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.991 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 47.53 % ) " "Info: Total cell delay = 3.533 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 52.47 % ) " "Info: Total interconnect delay = 3.900 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.433 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.433 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.922ns 1.166ns 0.729ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.433 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.433 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] } { 0.000ns 0.922ns 1.166ns 0.729ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "osc_8k register pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 register pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 1.66 ns " "Info: Minimum slack time is 1.66 ns for clock \"osc_8k\" between source register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_13\" and destination register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_13\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.505 ns + Shortest register register " "Info: + Shortest register to register delay is 1.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 1 REG LC_X5_Y4_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.591 ns) 1.505 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 2 REG LC_X5_Y4_N8 3 " "Info: 2: + IC(0.914 ns) + CELL(0.591 ns) = 1.505 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.27 % ) " "Info: Total cell delay = 0.591 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 60.73 % ) " "Info: Total interconnect delay = 0.914 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.505 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 0.914ns } { 0.000ns 0.591ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_8k 10000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_8k\" is 10000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_8k 10000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_8k\" is 10000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_8k destination 4.208 ns + Longest register " "Info: + Longest clock path from clock \"osc_8k\" to destination register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_8k 1 CLK LC_X5_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; CLK Node = 'osc_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 4.208 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 2 REG LC_X5_Y4_N8 3 " "Info: 2: + IC(3.290 ns) + CELL(0.918 ns) = 4.208 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 21.82 % ) " "Info: Total cell delay = 0.918 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 78.18 % ) " "Info: Total interconnect delay = 3.290 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_8k source 4.208 ns - Shortest register " "Info: - Shortest clock path from clock \"osc_8k\" to source register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_8k 1 CLK LC_X5_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; CLK Node = 'osc_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 4.208 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_13 2 REG LC_X5_Y4_N8 3 " "Info: 2: + IC(3.290 ns) + CELL(0.918 ns) = 4.208 ns; Loc. = LC_X5_Y4_N8; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 21.82 % ) " "Info: Total cell delay = 0.918 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 78.18 % ) " "Info: Total interconnect delay = 3.290 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.505 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_13 pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 0.914ns } { 0.000ns 0.591ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.208 ns" { osc_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_13 } { 0.000ns 3.290ns } { 0.000ns 0.918ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2.117 ns " "Info: Minimum slack time is 2.117 ns for clock \"ref_in\" between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.962 ns + Shortest register register " "Info: + Shortest register to register delay is 1.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 1 REG LC_X2_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(1.061 ns) 1.962 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X2_Y3_N9 3 " "Info: 2: + IC(0.901 ns) + CELL(1.061 ns) = 1.962 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.962 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 54.08 % ) " "Info: Total cell delay = 1.061 ns ( 54.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.901 ns ( 45.92 % ) " "Info: Total interconnect delay = 0.901 ns ( 45.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.962 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.962 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.901ns } { 0.000ns 1.061ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 6.683 ns + Longest register " "Info: + Longest clock path from clock \"ref_in\" to destination register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.918 ns) 6.683 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X2_Y3_N9 3 " "Info: 2: + IC(4.633 ns) + CELL(0.918 ns) = 6.683 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.551 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.67 % ) " "Info: Total cell delay = 2.050 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 69.33 % ) " "Info: Total interconnect delay = 4.633 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 6.683 ns - Shortest register " "Info: - Shortest clock path from clock \"ref_in\" to source register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.633 ns) + CELL(0.918 ns) 6.683 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X2_Y3_N9 3 " "Info: 2: + IC(4.633 ns) + CELL(0.918 ns) = 6.683 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.551 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.67 % ) " "Info: Total cell delay = 2.050 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 69.33 % ) " "Info: Total interconnect delay = 4.633 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.962 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.962 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.901ns } { 0.000ns 1.061ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.683 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.683 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.633ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ref_8k register pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 register pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 1.925 ns " "Info: Minimum slack time is 1.925 ns for clock \"ref_8k\" between source register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_12\" and destination register \"pfd:Janus_pfd\|SYNTHESIZED_WIRE_12\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.770 ns + Shortest register register " "Info: + Shortest register to register delay is 1.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 1 REG LC_X5_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.804 ns) 1.770 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 2 REG LC_X5_Y4_N5 3 " "Info: 2: + IC(0.966 ns) + CELL(0.804 ns) = 1.770 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 45.42 % ) " "Info: Total cell delay = 0.804 ns ( 45.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 54.58 % ) " "Info: Total interconnect delay = 0.966 ns ( 54.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.770 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 0.966ns } { 0.000ns 0.804ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_8k 8138.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_8k\" is 8138.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_8k 8138.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_8k\" is 8138.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_8k destination 3.666 ns + Longest register " "Info: + Longest clock path from clock \"ref_8k\" to destination register is 3.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LC_X2_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 3.666 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 2 REG LC_X5_Y4_N5 3 " "Info: 2: + IC(2.748 ns) + CELL(0.918 ns) = 3.666 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 25.04 % ) " "Info: Total cell delay = 0.918 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 74.96 % ) " "Info: Total interconnect delay = 2.748 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_8k source 3.666 ns - Shortest register " "Info: - Shortest clock path from clock \"ref_8k\" to source register is 3.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LC_X2_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 3; CLK Node = 'ref_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 3.666 ns pfd:Janus_pfd\|SYNTHESIZED_WIRE_12 2 REG LC_X5_Y4_N5 3 " "Info: 2: + IC(2.748 ns) + CELL(0.918 ns) = 3.666 ns; Loc. = LC_X5_Y4_N5; Fanout = 3; REG Node = 'pfd:Janus_pfd\|SYNTHESIZED_WIRE_12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 25.04 % ) " "Info: Total cell delay = 0.918 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 74.96 % ) " "Info: Total interconnect delay = 2.748 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.770 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.770 ns" { pfd:Janus_pfd|SYNTHESIZED_WIRE_12 pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 0.966ns } { 0.000ns 0.804ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.666 ns" { ref_8k pfd:Janus_pfd|SYNTHESIZED_WIRE_12 } { 0.000ns 2.748ns } { 0.000ns 0.918ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "osc_in register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] 2.107 ns " "Info: Minimum slack time is 2.107 ns for clock \"osc_in\" between source register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]\" and destination register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.952 ns + Shortest register register " "Info: + Shortest register to register delay is 1.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] 1 REG LC_X4_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(1.061 ns) 1.952 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y3_N9 3 " "Info: 2: + IC(0.891 ns) + CELL(1.061 ns) = 1.952 ns; Loc. = LC_X4_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.952 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 54.35 % ) " "Info: Total cell delay = 1.061 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.891 ns ( 45.65 % ) " "Info: Total interconnect delay = 0.891 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.952 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.952 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.891ns } { 0.000ns 1.061ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source osc_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"osc_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in destination 5.651 ns + Longest register " "Info: + Longest clock path from clock \"osc_in\" to destination register is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(0.918 ns) 5.651 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y3_N9 3 " "Info: 2: + IC(3.601 ns) + CELL(0.918 ns) = 5.651 ns; Loc. = LC_X4_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.519 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.28 % ) " "Info: Total cell delay = 2.050 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.601 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 5.651 ns - Shortest register " "Info: - Shortest clock path from clock \"osc_in\" to source register is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(0.918 ns) 5.651 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y3_N9 3 " "Info: 2: + IC(3.601 ns) + CELL(0.918 ns) = 5.651 ns; Loc. = LC_X4_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.519 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.28 % ) " "Info: Total cell delay = 2.050 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.601 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.952 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.952 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.891ns } { 0.000ns 1.061ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.651 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.651 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 3.601ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 10 " "Warning: Can't achieve timing requirement tco along 10 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "osc_in register ref_OK pin tune -8.355 ns " "Info: Slack time is -8.355 ns for clock \"osc_in\" between source register \"ref_OK\" and destination pin \"tune\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "15.000 ns + register " "Info: + tco requirement for source register and destination pin is 15.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0} { "Info" "ITDB_SLACK_TCO_RESULT" "23.355 ns - " "Info: - tco from clock to output pin is 23.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_in source 16.645 ns + Longest register " "Info: + Longest clock path from clock \"osc_in\" to source register is 16.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(1.294 ns) 6.027 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] 2 REG LC_X4_Y3_N6 4 " "Info: 2: + IC(3.601 ns) + CELL(1.294 ns) = 6.027 ns; Loc. = LC_X4_Y3_N6; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.895 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.914 ns) 7.863 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67 3 COMB LC_X4_Y3_N1 1 " "Info: 3: + IC(0.922 ns) + CELL(0.914 ns) = 7.863 ns; Loc. = LC_X4_Y3_N1; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.836 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.511 ns) 9.540 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69 4 COMB LC_X5_Y3_N8 1 " "Info: 4: + IC(1.166 ns) + CELL(0.511 ns) = 9.540 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr1_aeb_int~69'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.677 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 10.469 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y3_N5 11 " "Info: 5: + IC(0.729 ns) + CELL(0.200 ns) = 10.469 ns; Loc. = LC_X5_Y3_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.929 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_c5j.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(1.294 ns) 12.437 ns osc_8k 6 CLK LC_X5_Y3_N9 5 " "Info: 6: + IC(0.674 ns) + CELL(1.294 ns) = 12.437 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; CLK Node = 'osc_8k'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.968 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 16.645 ns ref_OK 7 REG LC_X4_Y4_N2 4 " "Info: 7: + IC(3.290 ns) + CELL(0.918 ns) = 16.645 ns; Loc. = LC_X4_Y4_N2; Fanout = 4; REG Node = 'ref_OK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.208 ns" { osc_8k ref_OK } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.263 ns ( 37.63 % ) " "Info: Total cell delay = 6.263 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.382 ns ( 62.37 % ) " "Info: Total interconnect delay = 10.382 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.645 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.645 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } { 0.000ns 0.000ns 3.601ns 0.922ns 1.166ns 0.729ns 0.674ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.334 ns + Longest register pin " "Info: + Longest register to pin delay is 6.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_OK 1 REG LC_X4_Y4_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N2; Fanout = 4; REG Node = 'ref_OK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ref_OK } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.740 ns) 2.115 ns tune~72 2 COMB LC_X5_Y4_N6 1 " "Info: 2: + IC(1.375 ns) + CELL(0.740 ns) = 2.115 ns; Loc. = LC_X5_Y4_N6; Fanout = 1; COMB Node = 'tune~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.115 ns" { ref_OK tune~72 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.511 ns) 3.406 ns tune~73 3 COMB LC_X5_Y4_N3 1 " "Info: 3: + IC(0.780 ns) + CELL(0.511 ns) = 3.406 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; COMB Node = 'tune~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.291 ns" { tune~72 tune~73 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(2.322 ns) 6.334 ns tune 4 PIN PIN_85 0 " "Info: 4: + IC(0.606 ns) + CELL(2.322 ns) = 6.334 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'tune'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.928 ns" { tune~73 tune } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.573 ns ( 56.41 % ) " "Info: Total cell delay = 3.573 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.761 ns ( 43.59 % ) " "Info: Total interconnect delay = 2.761 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.334 ns" { ref_OK tune~72 tune~73 tune } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.334 ns" { ref_OK tune~72 tune~73 tune } { 0.000ns 1.375ns 0.780ns 0.606ns } { 0.000ns 0.740ns 0.511ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.645 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.645 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } { 0.000ns 0.000ns 3.601ns 0.922ns 1.166ns 0.729ns 0.674ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.334 ns" { ref_OK tune~72 tune~73 tune } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.334 ns" { ref_OK tune~72 tune~73 tune } { 0.000ns 1.375ns 0.780ns 0.606ns } { 0.000ns 0.740ns 0.511ns 2.322ns } } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.645 ns" { osc_in counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.645 ns" { osc_in osc_in~combout counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k ref_OK } { 0.000ns 0.000ns 3.601ns 0.922ns 1.166ns 0.729ns 0.674ns 3.290ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.334 ns" { ref_OK tune~72 tune~73 tune } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.334 ns" { ref_OK tune~72 tune~73 tune } { 0.000ns 1.375ns 0.780ns 0.606ns } { 0.000ns 0.740ns 0.511ns 2.322ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register osc_in pin C5 8.588 ns " "Info: Slack time is 8.588 ns between source register \"osc_in\" and destination pin \"C5\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 15.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.412 ns - Longest register pin " "Info: - Longest register to pin delay is 6.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'osc_in'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.958 ns) + CELL(2.322 ns) 6.412 ns C5 2 PIN PIN_76 0 " "Info: 2: + IC(2.958 ns) + CELL(2.322 ns) = 6.412 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'C5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.280 ns" { osc_in C5 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 53.87 % ) " "Info: Total cell delay = 3.454 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.958 ns ( 46.13 % ) " "Info: Total interconnect delay = 2.958 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.412 ns" { osc_in C5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.412 ns" { osc_in osc_in~combout C5 } { 0.000ns 0.000ns 2.958ns } { 0.000ns 1.132ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.412 ns" { osc_in C5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.412 ns" { osc_in osc_in~combout C5 } { 0.000ns 0.000ns 2.958ns } { 0.000ns 1.132ns 2.322ns } } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET" "" "Critical Warning: Timing requirements were not met. See Report window for details." {  } {  } 1 0 "Timing requirements were not met. See Report window for details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 21:39:12 2006 " "Info: Processing ended: Mon Nov 27 21:39:12 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
