This is a project in the Computer Architecture class. The main purpose is design Risc-V CPU single cycle.
The processor is about RV32I ISA and is designed in pipeline architecture.
This is the diagram of processor:
https://github.com/Stork1323/Risc-V-CA/issues/1#issue-2204464619
