<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] (patch) initial run_algorithm for arm11
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%28patch%29%20initial%20run_algorithm%20for%20arm11&In-Reply-To=%3C20081007095640.GA19806%40braindead1.acher%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003290.html">
   <LINK REL="Next"  HREF="003289.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] (patch) initial run_algorithm for arm11</H1>
    <B>Georg Acher</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%28patch%29%20initial%20run_algorithm%20for%20arm11&In-Reply-To=%3C20081007095640.GA19806%40braindead1.acher%3E"
       TITLE="[Openocd-development] (patch) initial run_algorithm for arm11">acher at in.tum.de
       </A><BR>
    <I>Tue Oct  7 11:56:41 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="003290.html">[Openocd-development] CPU independent target algorithms
</A></li>
        <LI>Next message: <A HREF="003289.html">[Openocd-development] (patch) initial run_algorithm for arm11
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3282">[ date ]</a>
              <a href="thread.html#3282">[ thread ]</a>
              <a href="subject.html#3282">[ subject ]</a>
              <a href="author.html#3282">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi,
attached is first-try patch of run_algorithm for arm11. It's far from
complete because I don't know anything about modes and states in openocd and
the CPU. Context save/restore is implemented, but I haven't tested it more
than looking at the register dump.

At least it works for me (TM) ;-)

Also included is a small patch for arm11_find_target. The original never
found a valid arm11 target for mcr in my setup...

-- 
         Georg Acher, <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">acher at in.tum.de</A>         
         <A HREF="http://www.lrr.in.tum.de/~acher">http://www.lrr.in.tum.de/~acher</A>
         &quot;Oh no, not again !&quot; The bowl of petunias          
-------------- next part --------------
Index: arm11.c
===================================================================
--- arm11.c	(revision 1014)
+++ arm11.c	(working copy)
@@ -1342,13 +1342,170 @@
     return ERROR_OK;
 }
 
-
+// HACKHACKHACK - FIXME mode/state
 /* target algorithm support */
-int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_param, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info)
+int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params,
+			int num_reg_params, reg_param_t *reg_params, u32 entry_point, u32 exit_point,
+			int timeout_ms, void *arch_info)
 {
-    FNC_INFO_NOTIMPLEMENTED;
+        arm11_common_t *arm11 = target-&gt;arch_info;
+	armv4_5_algorithm_t *arm11_algorithm_info = arch_info;
+//	enum armv4_5_state core_state = arm11-&gt;core_state;
+//	enum armv4_5_mode core_mode = arm11-&gt;core_mode;
+	u32 context[16];
+	u32 cpsr;
+	int exit_breakpoint_size = 0;
+	int i;
+	int retval = ERROR_OK;
+        LOG_DEBUG(&quot;Running algorithm&quot;);
 
-    return ERROR_OK;
+	if (arm11_algorithm_info-&gt;common_magic != ARMV4_5_COMMON_MAGIC)
+	{
+		LOG_ERROR(&quot;current target isn't an ARMV4/5 target&quot;);
+		return ERROR_TARGET_INVALID;
+	}
+
+	if (target-&gt;state != TARGET_HALTED)
+	{
+		LOG_WARNING(&quot;target not halted&quot;);
+		return ERROR_TARGET_NOT_HALTED;
+	}
+
+	// FIXME
+//	if (armv4_5_mode_to_number(arm11-&gt;core_mode)==-1)
+//		return ERROR_FAIL;
+
+	// Save regs
+	for (i = 0; i &lt; 16; i++)
+	{
+		context[i] = buf_get_u32((u8*)(&amp;arm11-&gt;reg_values[i]),0,32);
+		LOG_DEBUG(&quot;Save %i: 0x%x&quot;,i,context[i]);
+	}
+
+	cpsr = buf_get_u32((u8*)(arm11-&gt;reg_values+ARM11_RC_CPSR),0,32);
+	LOG_DEBUG(&quot;Save CPSR: 0x%x&quot;,i,cpsr);
+
+	for (i = 0; i &lt; num_mem_params; i++)
+	{
+		target_write_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value);
+	}
+
+	// Set register parameters
+	for (i = 0; i &lt; num_reg_params; i++)
+	{
+		reg_t *reg = register_get_by_name(arm11-&gt;core_cache, reg_params[i].reg_name, 0);
+		u32 val;
+		if (!reg)
+		{
+			LOG_ERROR(&quot;BUG: register '%s' not found&quot;, reg_params[i].reg_name);
+			exit(-1);
+		}
+
+		if (reg-&gt;size != reg_params[i].size)
+		{
+			LOG_ERROR(&quot;BUG: register '%s' size doesn't match reg_params[i].size&quot;, reg_params[i].reg_name);
+			exit(-1);
+		}
+		arm11_set_reg(reg,reg_params[i].value);
+//		printf(&quot;%i: Set %s =%08x\n&quot;, i, reg_params[i].reg_name,val);
+	}
+
+	exit_breakpoint_size = 4;
+
+/*	arm11-&gt;core_state = arm11_algorithm_info-&gt;core_state;
+	if (arm11-&gt;core_state == ARMV4_5_STATE_ARM)
+                exit_breakpoint_size = 4;
+	else if (arm11-&gt;core_state == ARMV4_5_STATE_THUMB)
+		exit_breakpoint_size = 2;
+	else
+	{
+		LOG_ERROR(&quot;BUG: can't execute algorithms when not in ARM or Thumb state&quot;);
+		exit(-1);
+	}
+*/
+	if (arm11_algorithm_info-&gt;core_mode != ARMV4_5_MODE_ANY)
+	{
+		LOG_DEBUG(&quot;setting core_mode: 0x%2.2x&quot;, arm11_algorithm_info-&gt;core_mode);
+		buf_set_u32(arm11-&gt;reg_list[ARM11_RC_CPSR].value, 0, 5, arm11_algorithm_info-&gt;core_mode);
+		arm11-&gt;reg_list[ARM11_RC_CPSR].dirty = 1;
+		arm11-&gt;reg_list[ARM11_RC_CPSR].valid = 1;
+	}
+
+	if ((retval = breakpoint_add(target, exit_point, exit_breakpoint_size, BKPT_HARD)) != ERROR_OK)
+	{
+		LOG_ERROR(&quot;can't add breakpoint to finish algorithm execution&quot;);
+		retval = ERROR_TARGET_FAILURE;
+		goto restore;
+	}
+
+	target_resume(target, 0, entry_point, 1, 0);  // no debug, otherwise breakpoint is not set
+
+	target_wait_state(target, TARGET_HALTED, timeout_ms);
+	if (target-&gt;state != TARGET_HALTED)
+	{
+		if ((retval=target_halt(target))!=ERROR_OK)
+			return retval;
+		if ((retval=target_wait_state(target, TARGET_HALTED, 500))!=ERROR_OK)
+		{
+			return retval;
+		}
+		retval = ERROR_TARGET_TIMEOUT;
+		goto del_breakpoint;
+	}
+
+	if (buf_get_u32(arm11-&gt;reg_list[15].value, 0, 32) != exit_point)
+	{
+		LOG_WARNING(&quot;target reentered debug state, but not at the desired exit point: 0x%4.4x&quot;,
+			buf_get_u32(arm11-&gt;reg_list[15].value, 0, 32));
+		retval = ERROR_TARGET_TIMEOUT;
+		goto del_breakpoint;
+	}
+
+	for (i = 0; i &lt; num_mem_params; i++)
+	{
+		if (mem_params[i].direction != PARAM_OUT)
+			target_read_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value);
+	}
+
+	for (i = 0; i &lt; num_reg_params; i++)
+	{
+		if (reg_params[i].direction != PARAM_OUT)
+		{
+			reg_t *reg = register_get_by_name(arm11-&gt;core_cache, reg_params[i].reg_name, 0);
+			if (!reg)
+			{
+				LOG_ERROR(&quot;BUG: register '%s' not found&quot;, reg_params[i].reg_name);
+				exit(-1);
+			}
+
+			if (reg-&gt;size != reg_params[i].size)
+			{
+				LOG_ERROR(&quot;BUG: register '%s' size doesn't match reg_params[i].size&quot;, reg_params[i].reg_name);
+				exit(-1);
+			}
+
+			buf_set_u32(reg_params[i].value, 0, 32, buf_get_u32(reg-&gt;value, 0, 32));
+		}
+	}
+
+del_breakpoint:
+	breakpoint_remove(target, exit_point);
+	
+restore:
+	// Restore context
+	for (i = 0; i &lt; 16; i++)
+	{
+		LOG_DEBUG(&quot;restoring register %s with value 0x%8.8x&quot;, 
+			 arm11-&gt;reg_list[i].name, context[i]);
+		arm11_set_reg(&amp;arm11-&gt;reg_list[i], &amp;context[i]);
+	}
+	LOG_DEBUG(&quot;restoring CPSR with value 0x%8.8x&quot;, cpsr);
+	arm11_set_reg(&amp;arm11-&gt;reg_list[ARM11_RC_CPSR], &amp;cpsr);
+
+//	arm11-&gt;core_state = core_state;
+//	arm11-&gt;core_mode = core_mode;
+
+	return retval;
 }
 
 int arm11_target_create(struct target_s *target, Jim_Interp *interp)
@@ -1537,7 +1694,7 @@
     reg_cache_t **cache_p = register_get_last_cache_p(&amp;target-&gt;reg_cache);
     (*cache_p) = cache;
 
-//    armv7m-&gt;core_cache = cache;
+    arm11-&gt;core_cache = cache;
 //    armv7m-&gt;process_context = cache;
 
     size_t i;
@@ -1670,7 +1827,7 @@
     {target_t * t;
     for (t = all_targets; t; t = t-&gt;next)
     {
-	if (t-&gt;type != &amp;arm11_target)
+	    if (strcmp(t-&gt;type-&gt;name,&quot;arm11&quot;))
 	    continue;
 
 	arm11_common_t * arm11 = t-&gt;arch_info;
Index: arm11.h
===================================================================
--- arm11.h	(revision 1014)
+++ arm11.h	(working copy)
@@ -107,6 +107,8 @@
     size_t	free_brps;				/**&lt; keep track of breakpoints allocated by arm11_add_breakpoint() */
     size_t	free_wrps;				/**&lt; keep track of breakpoints allocated by arm11_add_watchpoint() */
 
+	// GA
+	reg_cache_t *core_cache;
 } arm11_common_t;
 
 
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003290.html">[Openocd-development] CPU independent target algorithms
</A></li>
	<LI>Next message: <A HREF="003289.html">[Openocd-development] (patch) initial run_algorithm for arm11
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3282">[ date ]</a>
              <a href="thread.html#3282">[ thread ]</a>
              <a href="subject.html#3282">[ subject ]</a>
              <a href="author.html#3282">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
