# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

sv xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ipshared/02b4/src/Distributor.sv" \

verilog xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ipshared/02b4/hdl/Distributor_v1_0.v" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_RTO_Core0_0_0/RFSoC_Simplified_00.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ipshared/a136/RFSoC_Simplified_00.srcs/sources_1/new/RTO_Core0.sv" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_RTO_Core0_0_0/sim/RFSoC_Simple_Blck_RTO_Core0_0_0.sv" \

verilog xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/sim/RFSoC_Simple_Blck.v" \
"../../../../RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_auto_ds_0/sim/RFSoC_Simple_Blck_auto_ds_0.v" \
"../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/hdl/RFSoC_Simple_Blck_wrapper.v" \

sv xil_defaultlib  --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/ec67/hdl" --include "../../../../RFSoC_Simplified_00.gen/sources_1/bd/RFSoC_Simple_Blck/ipshared/da1e/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../RFSoC_Simplified_00.srcs/sim_1/new/TestBench00.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
