Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Tue Apr 27 14:43:28 2021
| Host         : MTYA7435-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |              44 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | dut/rs_i_1_n_0          |                           |                1 |              2 |
|  clk_IBUF_BUFG | dut/e_i_1_n_0           |                           |                1 |              2 |
|  clk_IBUF_BUFG |                         |                           |                3 |              8 |
|  clk_IBUF_BUFG | dut/char_reg[0][0]      |                           |                1 |             10 |
|  clk_IBUF_BUFG | dut/E[0]                |                           |                1 |             14 |
|  clk_IBUF_BUFG | dut/lcd_data[7]_i_1_n_0 |                           |                3 |             16 |
|  clk_IBUF_BUFG |                         | dut/clk_count[31]_i_1_n_0 |                9 |             64 |
+----------------+-------------------------+---------------------------+------------------+----------------+


