m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/simulation/modelsim
Erle
Z1 w1762317968
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE.vhd
Z6 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE.vhd
l0
L5
V<:VXg_5YGB]bO<>a36H111
!s100 VclI3PL2IbiIhbmY7:_[43
Z7 OV;C;10.5b;63
31
Z8 !s110 1762319477
!i10b 1
Z9 !s108 1762319477.000000
Z10 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE.vhd|
Z11 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Artl
Z14 DEx4 work 11 rle_decoder 0 22 ;TQFF@LaH3aRC5cBO36MG3
Z15 DEx4 work 11 rle_encoder 0 22 EEA0491R`^>4OkFZ2gDJd1
R2
R3
R4
DEx4 work 3 rle 0 22 <:VXg_5YGB]bO<>a36H111
l31
L16
V7a:DlDfjAUb4YSaY5jW@31
!s100 6zTd0hjFl`PZkGiRiQzeU2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Erle_decoder
Z16 w1761807979
R2
R3
R4
R0
Z17 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_decoder.vhd
Z18 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_decoder.vhd
l0
L5
V;TQFF@LaH3aRC5cBO36MG3
!s100 3SfFISK5zD2>HMiPja5G?1
R7
31
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_decoder.vhd|
Z20 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_decoder.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
R14
l65
L17
VcRe]=<hPI?na@PMDhL8@>3
!s100 QmdQZ`@3EdE69AUCaYFoA0
R7
31
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Erle_encoder
Z21 w1761815050
R2
R3
R4
R0
Z22 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_encoder.vhd
Z23 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_encoder.vhd
l0
L5
VEEA0491R`^>4OkFZ2gDJd1
!s100 Vz0k<g;GSY5O97N9kL=SM0
R7
31
Z24 !s110 1762319476
!i10b 1
Z25 !s108 1762319476.000000
Z26 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_encoder.vhd|
Z27 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/RLE_encoder.vhd|
!i113 1
R12
R13
Aarch
R2
R3
R4
R15
l64
L17
V?R1WS0I=olezLTY78P0ZA1
!s100 `3D7imU<jW4CiPO8Ed7573
R7
31
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Etestbench
Z28 w1762315306
R3
R4
R0
Z29 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Testbench.vhdl
Z30 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Testbench.vhdl
l0
L4
VL7N=bE4@XE?;`aNNSzSTL0
!s100 =K:1DH_7Ch>TaEjF^>Un_3
R7
31
R8
!i10b 1
R9
Z31 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Testbench.vhdl|
Z32 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Testbench.vhdl|
!i113 1
R12
R13
Asim
R3
R4
DEx4 work 9 testbench 0 22 L7N=bE4@XE?;`aNNSzSTL0
l23
L7
VWLNcNN?=cLAZ:BU]cQ?@60
!s100 WD>`?gBk`3>9geR;BdDjT2
R7
31
R8
!i10b 1
R9
R31
R32
!i113 1
R12
R13
Etoplevel
Z33 w1762315308
R2
R3
R4
R0
Z34 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Toplevel.vhdl
Z35 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Toplevel.vhdl
l0
L5
Vei];8D2T?dd_Uhz[T5Smz0
!s100 g;Na?Y2KDe^gVIP;fJfFW3
R7
31
R24
!i10b 1
R25
Z36 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Toplevel.vhdl|
Z37 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_3/Toplevel.vhdl|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 8 toplevel 0 22 ei];8D2T?dd_Uhz[T5Smz0
l76
L14
V=^Qo;Q>8OR_UiIK7Lomoj2
!s100 Oee_czfjIJ4Xdb3IhU7a43
R7
31
R24
!i10b 1
R25
R36
R37
!i113 1
R12
R13
