Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Sep  5 11:10:58 2025
| Host             : xylo running 64-bit major release  (build 9200)
| Command          : report_power -file Feature_Extraction_Layer_power_routed.rpt -pb Feature_Extraction_Layer_power_summary_routed.pb -rpx Feature_Extraction_Layer_power_routed.rpx
| Design           : Feature_Extraction_Layer
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.196        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.572        |
| Device Static (W)        | 0.623        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.019 |        3 |       --- |             --- |
| CLB Logic               |     0.061 |     5508 |       --- |             --- |
|   LUT as Logic          |     0.059 |     2302 |    274080 |            0.84 |
|   CARRY8                |     0.002 |      150 |     34260 |            0.44 |
|   Register              |    <0.001 |     1555 |    548160 |            0.28 |
|   LUT as Shift Register |    <0.001 |        1 |    144000 |           <0.01 |
|   Others                |     0.000 |      284 |       --- |             --- |
| Signals                 |     0.098 |     5890 |       --- |             --- |
| Block RAM               |     0.017 |        7 |       912 |            0.77 |
| DSPs                    |     0.249 |       96 |      2520 |            3.81 |
| I/O                     |     0.128 |      144 |       328 |           43.90 |
| Static Power            |     0.623 |          |           |                 |
| Total                   |     1.196 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.704 |       0.522 |      0.183 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.040 |       0.004 |      0.035 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.194 |       0.000 |      0.194 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.064 |       0.032 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.038 |       0.038 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+---------+-----------------+
| Clock   | Domain  | Constraint (ns) |
+---------+---------+-----------------+
| ref_clk | axi_clk |             3.3 |
+---------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Feature_Extraction_Layer    |     0.572 |
|   Line_Buffer               |     0.038 |
|     GEN_LBUF[0].line_buffer |     0.002 |
|       U0                    |     0.002 |
|     GEN_LBUF[1].line_buffer |     0.002 |
|       U0                    |     0.002 |
|     GEN_LBUF[2].line_buffer |     0.002 |
|       U0                    |     0.002 |
|     GEN_LBUF[3].line_buffer |     0.002 |
|       U0                    |     0.002 |
|     GEN_LBUF[4].line_buffer |     0.002 |
|       U0                    |     0.002 |
|     GEN_LBUF[5].line_buffer |     0.001 |
|       U0                    |     0.001 |
|   backBuffer                |     0.014 |
|     U0                      |     0.014 |
|       inst_fifo_gen         |     0.014 |
|   core_calculator           |     0.392 |
|     pe0                     |     0.026 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe1                     |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe10                    |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe11                    |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe12                    |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe13                    |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe14                    |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe15                    |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe2                     |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe3                     |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe4                     |     0.023 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe5                     |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe6                     |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.004 |
|       DSP4                  |     0.004 |
|     pe7                     |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
|     pe8                     |     0.025 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.003 |
|     pe9                     |     0.024 |
|       DSP0                  |     0.004 |
|       DSP1                  |     0.003 |
|       DSP2                  |     0.003 |
|       DSP3                  |     0.003 |
|       DSP4                  |     0.004 |
+-----------------------------+-----------+


