PHY_REG_REV_STOP_CLKRD	,	V_43
PHY_PCR	,	V_50
rts5249_turn_off_led	,	F_23
rts5249_card_power_on	,	F_26
PHY_PCR_OOBS_VCM_08	,	V_53
EXTRA_CAPS_SD_SDR50	,	V_100
rts5249_get_ic_version	,	F_1
sd30_drive_sel_3v3	,	V_11
PHY_BPCR	,	V_45
PHY_RCR2_CDR_SC_8	,	V_63
msleep	,	F_21
rts5249_extra_init_hw	,	F_16
PHY_TUNE_SDBUS_33	,	V_85
card_drive_sel	,	V_22
PHY_RCR1_VCO_COARSE	,	V_77
PHY_REG_REV_CLKREQ_DLY_TIMER_1_0	,	V_42
dev	,	V_20
OLT_LED_CTL	,	V_34
driving_1v8	,	V_7
WRITE_REG_CMD	,	V_13
PHY_FLD4_REQ_ADDA	,	V_69
val	,	V_3
rtsx_pci_read_config_dword	,	F_6
rts5249_init_params	,	F_29
PHY_BPCR_IBRXSEL	,	V_46
PHY_RCR1_ADP_TIME	,	V_76
tx_initial_phase	,	V_109
"Cfg 0x%x: 0x%x\n"	,	L_1
EXTRA_CAPS_SD_SDR104	,	V_101
PHY_FLD4_RXAMP_OFF	,	V_68
SD_VCC_PARTIAL_POWER_ON	,	V_91
SD30_CLK_DRIVE_SEL	,	V_14
SD_VCC_POWER_ON	,	V_94
PCR_SETTING_REG2	,	V_23
PCR_SETTING_REG1	,	V_18
rtsx_pci_write_phy_register	,	F_20
RTSX_CARD_DRIVE_DEFAULT	,	V_105
extra_caps	,	V_99
PHY_BPCR_CMIRROR_EN	,	V_49
PHY_RDR_RXDSEL_1_9	,	V_74
PHY_RCR2_NADJR	,	V_58
card	,	V_88
PHY_REG_REV_RESV	,	V_37
rts5249_enable_auto_blink	,	F_24
PHY_TUNE_VBGSEL_1252	,	V_84
PHY_BPCR_IB_FILTER	,	V_48
flags	,	V_24
PHY_FLD4_BER_TIMER	,	V_71
rtsx_reg_to_sd30_drive_sel_3v3	,	F_12
PHY_FLD4_REQ_REF	,	V_67
CARD_PWR_CTL	,	V_89
PHY_REG_REV	,	V_36
rtsx_reg_to_aspm	,	F_9
rtsx_pcr	,	V_1
OUTPUT_1V8	,	V_96
rts5249_disable_auto_blink	,	F_25
PHY_BACR	,	V_97
PHY_RCR2_CDR_SR_2	,	V_60
PHY_RDR	,	V_73
PHY_RCR2_CDR_CP_10	,	V_59
u8	,	T_1
err	,	V_35
LDO3318_PWR_MASK	,	V_93
PHY_FLD4_FLDEN_SEL	,	V_66
PHY_REG_REV_P1_EN	,	V_39
rts5249_sd_pull_ctl_disable_tbl	,	V_115
ASPM_FORCE_CTL	,	V_32
PHY_RCR2	,	V_56
EINVAL	,	V_98
PHY_RCR1	,	V_75
sd_pull_ctl_disable_tbl	,	V_114
PHY_PCR_FORCE_CODE	,	V_51
PHY_FLD4_BER_CHK_EN	,	V_72
PHY_TUNE	,	V_82
PHY_TUNE_TUNEREF_1_0	,	V_83
rtsx_pci_init_cmd	,	F_17
sd_pull_ctl_enable_tbl	,	V_112
sd30_drive_sel_1v8	,	V_12
PHY_FLD4_BER_COUNT	,	V_70
PHY_FLD3_TIMER_4	,	V_79
rts5249_fill_driving	,	F_3
rtsx_vendor_setting_valid	,	F_8
PHY_FLD3	,	V_78
dev_dbg	,	F_7
rts5249_card_power_off	,	F_27
PHY_FLD4	,	V_65
rts5249_sd_pull_ctl_enable_tbl	,	V_113
rts5249_fetch_vendor_settings	,	F_5
LDO_PWR_SEL	,	V_33
rts5249_ms_pull_ctl_enable_tbl	,	V_117
u32	,	T_2
reg	,	V_17
rtsx_pci_send_cmd	,	F_18
driving_3v3	,	V_6
PHY_REG_REV_RXIDLE_EN	,	V_40
ms_pull_ctl_enable_tbl	,	V_116
DUMMY_REG_RESET_0	,	V_4
PHY_FLD3_TIMER_6	,	V_80
PHY_PCR_RSSI_EN	,	V_55
PHY_RCR2_FREQSEL_12	,	V_61
drive_sel	,	V_9
SD_POWER_OFF	,	V_95
PHY_RCR2_CPADJEN	,	V_62
ic_version	,	V_111
PHY_RCR2_EMPHASE_EN	,	V_57
HOST_ENTER_S3	,	V_28
driving	,	V_8
rts5249_pcr_ops	,	V_104
ops	,	V_103
PHY_REG_REV_RX_PWST	,	V_41
PHY_PCR_OOBS_SEN_90	,	V_54
rx_initial_phase	,	V_110
rts5249_optimize_phy	,	F_19
SD30_CMD_DRIVE_SEL	,	V_15
rts5249_turn_on_led	,	F_22
PCR_REVERSE_SOCKET	,	V_25
num_slots	,	V_102
SD30_DAT_DRIVE_SEL	,	V_16
AUTOLOAD_CFG_BASE	,	V_27
CFG_DRIVER_TYPE_B	,	V_107
rts5249_ms_pull_ctl_disable_tbl	,	V_119
rts5249_switch_output_voltage	,	F_28
CFG_DRIVER_TYPE_C	,	V_106
PHY_RCR2_CALIB_LATE	,	V_64
rtsx_pci_write_register	,	F_15
SD_POWER_MASK	,	V_90
PHY_BPCR_IBTXSEL	,	V_47
PWR_GATE_CTRL	,	V_92
pci	,	V_19
rts5249_force_power_down	,	F_14
PHY_REG_REV_STOP_CLKWR	,	V_44
rtsx_reg_to_card_drive_sel	,	F_11
OUTPUT_3V3	,	V_10
pcr	,	V_2
rtsx_reg_to_sd30_drive_sel_1v8	,	F_10
PHY_TUNE_TUNED12	,	V_87
rtsx_pci_add_cmd	,	F_4
ASPM_L1_EN	,	V_108
PHY_FLD3_RXDELINK	,	V_81
aspm_en	,	V_21
PHY_TUNE_TUNED18	,	V_86
SET_CLOCK_PHASE	,	F_30
voltage	,	V_5
ms_pull_ctl_disable_tbl	,	V_118
PHY_PCR_OOBS_CALI_50	,	V_52
rtsx_reg_check_reverse_socket	,	F_13
rtsx_pci_read_register	,	F_2
GPIO_CTL	,	V_31
PM_CTRL3	,	V_29
FPDCTL	,	V_30
pm_state	,	V_26
PHY_REG_REV_RXIDLE_LATCHED	,	V_38
