
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_35328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800000; valaddr_reg:x3; val_offset:105984*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105984*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800001; valaddr_reg:x3; val_offset:105987*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105987*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800003; valaddr_reg:x3; val_offset:105990*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105990*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800007; valaddr_reg:x3; val_offset:105993*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105993*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980000f; valaddr_reg:x3; val_offset:105996*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105996*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980001f; valaddr_reg:x3; val_offset:105999*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105999*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980003f; valaddr_reg:x3; val_offset:106002*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106002*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980007f; valaddr_reg:x3; val_offset:106005*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106005*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98000ff; valaddr_reg:x3; val_offset:106008*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106008*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98001ff; valaddr_reg:x3; val_offset:106011*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106011*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98003ff; valaddr_reg:x3; val_offset:106014*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106014*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98007ff; valaddr_reg:x3; val_offset:106017*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106017*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9800fff; valaddr_reg:x3; val_offset:106020*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106020*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9801fff; valaddr_reg:x3; val_offset:106023*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106023*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9803fff; valaddr_reg:x3; val_offset:106026*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106026*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9807fff; valaddr_reg:x3; val_offset:106029*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106029*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa980ffff; valaddr_reg:x3; val_offset:106032*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106032*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa981ffff; valaddr_reg:x3; val_offset:106035*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106035*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa983ffff; valaddr_reg:x3; val_offset:106038*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106038*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa987ffff; valaddr_reg:x3; val_offset:106041*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106041*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa98fffff; valaddr_reg:x3; val_offset:106044*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106044*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa99fffff; valaddr_reg:x3; val_offset:106047*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106047*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9bfffff; valaddr_reg:x3; val_offset:106050*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106050*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9c00000; valaddr_reg:x3; val_offset:106053*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106053*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9e00000; valaddr_reg:x3; val_offset:106056*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106056*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9f00000; valaddr_reg:x3; val_offset:106059*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106059*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9f80000; valaddr_reg:x3; val_offset:106062*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106062*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fc0000; valaddr_reg:x3; val_offset:106065*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106065*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fe0000; valaddr_reg:x3; val_offset:106068*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106068*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ff0000; valaddr_reg:x3; val_offset:106071*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106071*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ff8000; valaddr_reg:x3; val_offset:106074*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106074*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffc000; valaddr_reg:x3; val_offset:106077*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106077*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffe000; valaddr_reg:x3; val_offset:106080*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106080*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fff000; valaddr_reg:x3; val_offset:106083*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106083*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fff800; valaddr_reg:x3; val_offset:106086*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106086*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffc00; valaddr_reg:x3; val_offset:106089*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106089*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffe00; valaddr_reg:x3; val_offset:106092*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106092*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffff00; valaddr_reg:x3; val_offset:106095*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106095*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffff80; valaddr_reg:x3; val_offset:106098*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106098*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffc0; valaddr_reg:x3; val_offset:106101*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106101*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffe0; valaddr_reg:x3; val_offset:106104*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106104*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffff0; valaddr_reg:x3; val_offset:106107*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106107*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffff8; valaddr_reg:x3; val_offset:106110*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106110*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffffc; valaddr_reg:x3; val_offset:106113*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106113*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9fffffe; valaddr_reg:x3; val_offset:106116*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106116*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x53 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xa9ffffff; valaddr_reg:x3; val_offset:106119*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106119*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800001; valaddr_reg:x3; val_offset:106122*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106122*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800003; valaddr_reg:x3; val_offset:106125*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106125*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf800007; valaddr_reg:x3; val_offset:106128*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106128*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbf999999; valaddr_reg:x3; val_offset:106131*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106131*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:106134*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106134*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:106137*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106137*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:106140*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106140*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:106143*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106143*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:106146*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106146*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:106149*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106149*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:106152*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106152*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:106155*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106155*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:106158*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106158*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:106161*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106161*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:106164*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106164*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34164e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2d7d34 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f34164e; op2val:0x802d7d34;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:106167*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106167*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29000000; valaddr_reg:x3; val_offset:106170*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106170*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29000001; valaddr_reg:x3; val_offset:106173*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106173*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29000003; valaddr_reg:x3; val_offset:106176*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106176*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29000007; valaddr_reg:x3; val_offset:106179*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106179*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2900000f; valaddr_reg:x3; val_offset:106182*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106182*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2900001f; valaddr_reg:x3; val_offset:106185*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106185*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35396:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2900003f; valaddr_reg:x3; val_offset:106188*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106188*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35397:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2900007f; valaddr_reg:x3; val_offset:106191*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106191*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35398:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x290000ff; valaddr_reg:x3; val_offset:106194*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106194*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35399:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x290001ff; valaddr_reg:x3; val_offset:106197*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106197*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35400:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x290003ff; valaddr_reg:x3; val_offset:106200*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106200*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x290007ff; valaddr_reg:x3; val_offset:106203*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106203*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29000fff; valaddr_reg:x3; val_offset:106206*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106206*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29001fff; valaddr_reg:x3; val_offset:106209*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106209*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29003fff; valaddr_reg:x3; val_offset:106212*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106212*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29007fff; valaddr_reg:x3; val_offset:106215*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106215*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2900ffff; valaddr_reg:x3; val_offset:106218*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106218*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2901ffff; valaddr_reg:x3; val_offset:106221*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106221*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2903ffff; valaddr_reg:x3; val_offset:106224*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106224*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x2907ffff; valaddr_reg:x3; val_offset:106227*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106227*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x290fffff; valaddr_reg:x3; val_offset:106230*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106230*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x291fffff; valaddr_reg:x3; val_offset:106233*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106233*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x293fffff; valaddr_reg:x3; val_offset:106236*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106236*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29400000; valaddr_reg:x3; val_offset:106239*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106239*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29600000; valaddr_reg:x3; val_offset:106242*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106242*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29700000; valaddr_reg:x3; val_offset:106245*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106245*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35416:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x29780000; valaddr_reg:x3; val_offset:106248*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106248*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35417:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297c0000; valaddr_reg:x3; val_offset:106251*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106251*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35418:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297e0000; valaddr_reg:x3; val_offset:106254*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106254*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35419:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297f0000; valaddr_reg:x3; val_offset:106257*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106257*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35420:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297f8000; valaddr_reg:x3; val_offset:106260*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106260*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35421:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fc000; valaddr_reg:x3; val_offset:106263*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106263*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35422:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fe000; valaddr_reg:x3; val_offset:106266*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106266*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35423:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ff000; valaddr_reg:x3; val_offset:106269*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106269*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35424:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ff800; valaddr_reg:x3; val_offset:106272*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106272*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35425:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffc00; valaddr_reg:x3; val_offset:106275*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106275*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35426:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffe00; valaddr_reg:x3; val_offset:106278*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106278*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35427:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fff00; valaddr_reg:x3; val_offset:106281*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106281*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35428:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fff80; valaddr_reg:x3; val_offset:106284*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106284*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35429:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fffc0; valaddr_reg:x3; val_offset:106287*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106287*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35430:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fffe0; valaddr_reg:x3; val_offset:106290*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106290*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35431:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffff0; valaddr_reg:x3; val_offset:106293*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106293*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35432:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffff8; valaddr_reg:x3; val_offset:106296*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106296*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35433:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffffc; valaddr_reg:x3; val_offset:106299*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106299*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35434:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297ffffe; valaddr_reg:x3; val_offset:106302*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106302*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35435:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x52 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x297fffff; valaddr_reg:x3; val_offset:106305*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106305*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35436:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3f800001; valaddr_reg:x3; val_offset:106308*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106308*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35437:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3f800003; valaddr_reg:x3; val_offset:106311*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106311*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35438:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3f800007; valaddr_reg:x3; val_offset:106314*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106314*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35439:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3f999999; valaddr_reg:x3; val_offset:106317*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106317*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35440:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:106320*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106320*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:106323*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106323*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:106326*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106326*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:106329*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106329*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:106332*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106332*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:106335*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106335*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35446:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:106338*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106338*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35447:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:106341*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106341*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35448:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:106344*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106344*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35449:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:106347*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106347*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35450:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:106350*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106350*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35451:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x342f25 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d76ef and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f342f25; op2val:0x2d76ef;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:106353*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106353*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35452:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3451ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3451ef; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:106356*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106356*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35453:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3451ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3451ef; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:106359*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106359*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35454:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3451ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3451ef; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:106362*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106362*0 + 3*276*FLEN/8, x4, x1, x2)

inst_35455:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3451ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3451ef; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:106365*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 106365*0 + 3*276*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738112,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738113,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738115,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738119,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738127,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738143,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738175,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738239,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738367,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843738623,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843739135,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843740159,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843742207,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843746303,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843754495,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843770879,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843803647,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2843869183,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844000255,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844262399,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2844786687,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2845835263,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2847932415,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2847932416,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2850029568,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851078144,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851602432,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851864576,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2851995648,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852061184,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852093952,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852110336,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852118528,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852122624,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852124672,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852125696,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126208,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126464,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126592,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126656,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126688,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126704,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126712,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126716,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126718,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(2852126719,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2134120014,32,FLEN)
NAN_BOXED(2150464820,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865856,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865857,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865859,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865863,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865871,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865887,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865919,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687865983,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687866111,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687866367,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687866879,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687867903,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687869951,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687874047,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687882239,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687898623,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687931391,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(687996927,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(688127999,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(688390143,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(688914431,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(689963007,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(692060159,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(692060160,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(694157312,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(695205888,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(695730176,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(695992320,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696123392,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696188928,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696221696,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696238080,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696246272,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696250368,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696252416,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696253440,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696253952,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254208,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254336,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254400,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254432,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254448,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254456,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254460,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254462,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(696254463,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2134126373,32,FLEN)
NAN_BOXED(2979567,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2134135279,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2134135279,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2134135279,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2134135279,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
