Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb  3 09:03:20 2020
| Host         : muon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file R4_hello_top_timing_summary_routed.rpt -pb R4_hello_top_timing_summary_routed.pb -rpx R4_hello_top_timing_summary_routed.rpx -warn_on_violation
| Design       : R4_hello_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 136 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.275        0.000                      0                  434        0.088        0.000                      0                  434        3.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10mhz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10mhz    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10mhz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10mhz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_10mhz         78.275        0.000                      0                  434        0.237        0.000                      0                  434       48.750        0.000                       0                   138  
  clkfbout_clk_10mhz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_10mhz_1       78.285        0.000                      0                  434        0.237        0.000                      0                  434       48.750        0.000                       0                   138  
  clkfbout_clk_10mhz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_10mhz_1  clk_out1_clk_10mhz         78.275        0.000                      0                  434        0.088        0.000                      0                  434  
clk_out1_clk_10mhz    clk_out1_clk_10mhz_1       78.275        0.000                      0                  434        0.088        0.000                      0                  434  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz
  To Clock:  clk_out1_clk_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       78.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.275ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.662ns  (logic 5.423ns (25.034%)  route 16.239ns (74.966%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.772 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.772    _cpu/alu_n_42
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.772    
  -------------------------------------------------------------------
                         slack                                 78.275    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 5.415ns (25.006%)  route 16.239ns (74.994%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.764 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.764    _cpu/alu_n_40
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.359ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.578ns  (logic 5.339ns (24.742%)  route 16.239ns (75.258%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.688 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.688    _cpu/alu_n_41
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 78.359    

Slack (MET) :             78.379ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.558ns  (logic 5.319ns (24.672%)  route 16.239ns (75.328%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.668 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.668    _cpu/alu_n_43
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 78.379    

Slack (MET) :             78.414ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.545ns  (logic 5.306ns (24.627%)  route 16.239ns (75.373%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.655 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.655    _cpu/alu_n_46
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.655    
  -------------------------------------------------------------------
                         slack                                 78.414    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.537ns  (logic 5.298ns (24.599%)  route 16.239ns (75.401%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.647 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.647    _cpu/alu_n_44
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 5.222ns (24.332%)  route 16.239ns (75.668%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.571 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.571    _cpu/alu_n_45
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.506ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.428ns  (logic 5.189ns (24.215%)  route 16.239ns (75.785%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.538 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.538    _cpu/alu_n_50
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 78.506    

Slack (MET) :             78.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.420ns  (logic 5.181ns (24.187%)  route 16.239ns (75.813%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.530 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.530    _cpu/alu_n_48
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 78.514    

Slack (MET) :             78.518ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.441ns  (logic 5.202ns (24.261%)  route 16.239ns (75.739%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.551 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.551    _cpu/alu_n_47
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 78.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][3]/Q
                         net (fo=1, routed)           0.153    -0.277    peek[3]
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    cpu_clk
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066    -0.514    led_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.208 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[10]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.467    _ram/mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.204 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[4]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.463    _ram/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.233 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.000    -0.233    _ram/readData20[14]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131    -0.496    _ram/mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.200 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.200    _ram/readData20[2]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.463    _ram/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.204 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[8]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.467    _ram/mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.212 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.212    _ram/readData20[11]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121    -0.477    _ram/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.208 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[5]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121    -0.473    _ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.763%)  route 0.187ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][5]/Q
                         net (fo=1, routed)           0.187    -0.244    peek[5]
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.861    -0.829    cpu_clk
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.066    -0.509    led_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.239 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.239    _ram/readData20[15]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.506    _ram/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10mhz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y22      _cpu/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y24      _cpu/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y26      _cpu/pc_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y22      _cpu/pc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y21      _cpu/rf/registers_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y21      _cpu/rf/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y24      _cpu/rf/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X8Y23      _cpu/rf/registers_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X8Y23      _cpu/rf/registers_reg_r2_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10mhz
  To Clock:  clkfbout_clk_10mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz_1
  To Clock:  clk_out1_clk_10mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       78.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.285ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.662ns  (logic 5.423ns (25.034%)  route 16.239ns (74.966%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.772 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.772    _cpu/alu_n_42
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.140    98.948    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.057    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         99.057    
                         arrival time                         -20.772    
  -------------------------------------------------------------------
                         slack                                 78.285    

Slack (MET) :             78.293ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 5.415ns (25.006%)  route 16.239ns (74.994%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.764 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.764    _cpu/alu_n_40
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.140    98.948    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.057    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         99.057    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 78.293    

Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.578ns  (logic 5.339ns (24.742%)  route 16.239ns (75.258%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.688 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.688    _cpu/alu_n_41
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.140    98.948    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.057    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         99.057    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 78.369    

Slack (MET) :             78.389ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.558ns  (logic 5.319ns (24.672%)  route 16.239ns (75.328%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.668 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.668    _cpu/alu_n_43
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.140    98.948    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.057    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         99.057    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 78.389    

Slack (MET) :             78.424ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.545ns  (logic 5.306ns (24.627%)  route 16.239ns (75.373%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.655 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.655    _cpu/alu_n_46
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.079    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                         -20.655    
  -------------------------------------------------------------------
                         slack                                 78.424    

Slack (MET) :             78.432ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.537ns  (logic 5.298ns (24.599%)  route 16.239ns (75.401%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.647 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.647    _cpu/alu_n_44
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.079    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                 78.432    

Slack (MET) :             78.508ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 5.222ns (24.332%)  route 16.239ns (75.668%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.571 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.571    _cpu/alu_n_45
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.079    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                 78.508    

Slack (MET) :             78.516ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.428ns  (logic 5.189ns (24.215%)  route 16.239ns (75.785%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.538 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.538    _cpu/alu_n_50
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.054    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         99.054    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 78.516    

Slack (MET) :             78.524ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.420ns  (logic 5.181ns (24.187%)  route 16.239ns (75.813%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.530 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.530    _cpu/alu_n_48
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.054    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         99.054    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 78.524    

Slack (MET) :             78.528ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.441ns  (logic 5.202ns (24.261%)  route 16.239ns (75.739%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.551 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.551    _cpu/alu_n_47
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.079    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 78.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][3]/Q
                         net (fo=1, routed)           0.153    -0.277    peek[3]
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    cpu_clk
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066    -0.514    led_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.208 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[10]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.467    _ram/mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.204 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[4]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.463    _ram/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.233 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.000    -0.233    _ram/readData20[14]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131    -0.496    _ram/mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.200 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.200    _ram/readData20[2]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.463    _ram/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.204 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[8]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.467    _ram/mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.212 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.212    _ram/readData20[11]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121    -0.477    _ram/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.208 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[5]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121    -0.473    _ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.763%)  route 0.187ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][5]/Q
                         net (fo=1, routed)           0.187    -0.244    peek[5]
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.861    -0.829    cpu_clk
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.066    -0.509    led_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.239 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.239    _ram/readData20[15]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.506    _ram/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10mhz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y22      _cpu/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y24      _cpu/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y26      _cpu/pc_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y22      _cpu/pc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      _cpu/pc_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y23      _cpu/rf/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y21      _cpu/rf/registers_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y21      _cpu/rf/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y24      _cpu/rf/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y25      _cpu/rf/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X8Y23      _cpu/rf/registers_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X8Y23      _cpu/rf/registers_reg_r2_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10mhz_1
  To Clock:  clkfbout_clk_10mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10mhz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz_1
  To Clock:  clk_out1_clk_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       78.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.275ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.662ns  (logic 5.423ns (25.034%)  route 16.239ns (74.966%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.772 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.772    _cpu/alu_n_42
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.772    
  -------------------------------------------------------------------
                         slack                                 78.275    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 5.415ns (25.006%)  route 16.239ns (74.994%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.764 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.764    _cpu/alu_n_40
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.359ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.578ns  (logic 5.339ns (24.742%)  route 16.239ns (75.258%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.688 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.688    _cpu/alu_n_41
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 78.359    

Slack (MET) :             78.379ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.558ns  (logic 5.319ns (24.672%)  route 16.239ns (75.328%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.668 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.668    _cpu/alu_n_43
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 78.379    

Slack (MET) :             78.414ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.545ns  (logic 5.306ns (24.627%)  route 16.239ns (75.373%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.655 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.655    _cpu/alu_n_46
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.655    
  -------------------------------------------------------------------
                         slack                                 78.414    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.537ns  (logic 5.298ns (24.599%)  route 16.239ns (75.401%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.647 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.647    _cpu/alu_n_44
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 5.222ns (24.332%)  route 16.239ns (75.668%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.571 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.571    _cpu/alu_n_45
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.506ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.428ns  (logic 5.189ns (24.215%)  route 16.239ns (75.785%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.538 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.538    _cpu/alu_n_50
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 78.506    

Slack (MET) :             78.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.420ns  (logic 5.181ns (24.187%)  route 16.239ns (75.813%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.530 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.530    _cpu/alu_n_48
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 78.514    

Slack (MET) :             78.518ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        21.441ns  (logic 5.202ns (24.261%)  route 16.239ns (75.739%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.551 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.551    _cpu/alu_n_47
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 78.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][3]/Q
                         net (fo=1, routed)           0.153    -0.277    peek[3]
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    cpu_clk
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066    -0.365    led_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.208 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[10]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.318    _ram/mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.204 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[4]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.314    _ram/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.233 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.000    -0.233    _ram/readData20[14]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.149    -0.478    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131    -0.347    _ram/mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.200 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.200    _ram/readData20[2]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.314    _ram/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.204 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[8]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.318    _ram/mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.212 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.212    _ram/readData20[11]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121    -0.328    _ram/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.208 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[5]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121    -0.324    _ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.763%)  route 0.187ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][5]/Q
                         net (fo=1, routed)           0.187    -0.244    peek[5]
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.861    -0.829    cpu_clk
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.149    -0.426    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.066    -0.360    led_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.239 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.239    _ram/readData20[15]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.149    -0.478    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.357    _ram/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz
  To Clock:  clk_out1_clk_10mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       78.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.275ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.662ns  (logic 5.423ns (25.034%)  route 16.239ns (74.966%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.772 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.772    _cpu/alu_n_42
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.772    
  -------------------------------------------------------------------
                         slack                                 78.275    

Slack (MET) :             78.283ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 5.415ns (25.006%)  route 16.239ns (74.994%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.764 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.764    _cpu/alu_n_40
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 78.283    

Slack (MET) :             78.359ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.578ns  (logic 5.339ns (24.742%)  route 16.239ns (75.258%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.688 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.688    _cpu/alu_n_41
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                 78.359    

Slack (MET) :             78.379ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.558ns  (logic 5.319ns (24.672%)  route 16.239ns (75.328%))
  Logic Levels:           27  (CARRY4=13 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.449 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.449    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.668 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.668    _cpu/alu_n_43
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.506    98.511    _cpu/clk_out1
    SLICE_X6Y29          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.577    99.087    
                         clock uncertainty           -0.149    98.938    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.109    99.047    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 78.379    

Slack (MET) :             78.414ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.545ns  (logic 5.306ns (24.627%)  route 16.239ns (75.373%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.655 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.655    _cpu/alu_n_46
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.655    
  -------------------------------------------------------------------
                         slack                                 78.414    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.537ns  (logic 5.298ns (24.599%)  route 16.239ns (75.401%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.647 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.647    _cpu/alu_n_44
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 5.222ns (24.332%)  route 16.239ns (75.668%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.571 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.571    _cpu/alu_n_45
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.571    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.506ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.428ns  (logic 5.189ns (24.215%)  route 16.239ns (75.785%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.538 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.538    _cpu/alu_n_50
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 78.506    

Slack (MET) :             78.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.420ns  (logic 5.181ns (24.187%)  route 16.239ns (75.813%))
  Logic Levels:           25  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.530 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.530    _cpu/alu_n_48
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.503    98.508    _cpu/clk_out1
    SLICE_X6Y27          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.577    99.084    
                         clock uncertainty           -0.149    98.935    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    99.044    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         99.044    
                         arrival time                         -20.530    
  -------------------------------------------------------------------
                         slack                                 78.514    

Slack (MET) :             78.518ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        21.441ns  (logic 5.202ns (24.261%)  route 16.239ns (75.739%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=1 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.621    -0.891    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  _cpu/pc_reg[26]/Q
                         net (fo=5, routed)           1.005     0.632    _cpu/rf/instrAddr[26]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     0.756 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.790     1.547    _cpu/rf/registers_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.754     2.425    _cpu/rf/registers_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.549 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_22/O
                         net (fo=9, routed)           1.130     3.679    _cpu/rf/pc_reg[7]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     3.803 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=132, routed)         2.863     6.666    _cpu/rf/instr[11]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.790 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.642     8.431    _cpu/rf/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X2Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.555 r  _cpu/rf/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.838     9.394    _cpu/rf/readData10[3]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.152     9.546 r  _cpu/rf/result0_carry_i_10/O
                         net (fo=2, routed)           0.601    10.147    _cpu/rf/aluIn1Sel[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.326    10.473 r  _cpu/rf/result0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.473    _cpu/alu/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.874 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.874    _cpu/alu/result0_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.988    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.102    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.216 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.216    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.330 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.330    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.453    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.675 f  _cpu/alu/result0_carry__5/O[0]
                         net (fo=2, routed)           1.045    12.720    _cpu/alu/data0[24]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.325    13.045 f  _cpu/alu/mem[0][15]_i_15/O
                         net (fo=2, routed)           1.273    14.318    _cpu/alu/dataAddr[24]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.328    14.646 f  _cpu/alu/pc[31]_i_15/O
                         net (fo=1, routed)           0.558    15.204    _cpu/alu/pc[31]_i_15_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124    15.328 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.642    15.969    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.093 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.593    16.686    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124    16.810 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=38, routed)          1.597    18.407    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    18.531 r  _cpu/alu/pc[31]_i_2/O
                         net (fo=15, routed)          0.891    19.422    _cpu/alu/pc[31]_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.972 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.981    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.098 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.098    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.215 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.215    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.332 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.332    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.551 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.551    _cpu/alu_n_47
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         1.505    98.510    _cpu/clk_out1
    SLICE_X6Y28          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.109    99.069    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                         -20.551    
  -------------------------------------------------------------------
                         slack                                 78.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][3]/Q
                         net (fo=1, routed)           0.153    -0.277    peek[3]
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    cpu_clk
    SLICE_X0Y19          FDRE                                         r  led_buffer_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066    -0.365    led_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.208 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[10]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][10]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.318    _ram/mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.204 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[4]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][4]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.314    _ram/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.233 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.000    -0.233    _ram/readData20[14]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][14]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.149    -0.478    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131    -0.347    _ram/mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.200 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.200    _ram/readData20[2]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131    -0.314    _ram/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.204 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.000    -0.204    _ram/readData20[8]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][8]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.131    -0.318    _ram/mem_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.583    -0.598    _cpu/rf/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y21          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.212 r  _cpu/rf/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.212    _ram/readData20[11]
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.852    -0.838    _ram/clk_out1
    SLICE_X6Y21          FDRE                                         r  _ram/mem_reg[0][11]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121    -0.328    _ram/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _cpu/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y19          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.208 r  _cpu/rf/registers_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.208    _ram/readData20[5]
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.856    -0.834    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121    -0.324    _ram/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.763%)  route 0.187ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.587    -0.594    _ram/clk_out1
    SLICE_X2Y19          FDRE                                         r  _ram/mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  _ram/mem_reg[0][5]/Q
                         net (fo=1, routed)           0.187    -0.244    peek[5]
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.861    -0.829    cpu_clk
    SLICE_X0Y13          FDRE                                         r  led_buffer_reg[5]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.149    -0.426    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.066    -0.360    led_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _ram/mem_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554    -0.627    _cpu/rf/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y23          RAMD32                                       r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.239 r  _cpu/rf/registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.239    _ram/readData20[15]
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821    -0.869    _ram/clk_out1
    SLICE_X8Y23          FDRE                                         r  _ram/mem_reg[0][15]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.149    -0.478    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.357    _ram/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.118    





