
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003370                       # Number of seconds simulated
sim_ticks                                  3369713616                       # Number of ticks simulated
final_tick                               574872636735                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289074                       # Simulator instruction rate (inst/s)
host_op_rate                                   371828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 226647                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954240                       # Number of bytes of host memory used
host_seconds                                 14867.66                       # Real time elapsed on the host
sim_insts                                  4297851789                       # Number of instructions simulated
sim_ops                                    5528211500                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       137088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       156160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               343808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       140032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            140032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2686                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1094                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1094                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       569781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40682389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       493811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46342217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       531796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6153639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       607767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6647449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102028848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       569781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       493811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       531796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       607767                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2203155                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41556054                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41556054                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41556054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       569781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40682389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       493811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46342217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       531796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6153639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       607767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6647449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143584902                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8080849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873289                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509509                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185871                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417209                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374279                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207810                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5848                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979910                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873289                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909265                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        396759                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669603                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7796877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4505524     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164241      2.11%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298424      3.83%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280941      3.60%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456522      5.86%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          477008      6.12%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114000      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85378      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414839     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7796877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355568                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.977504                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494824                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       384711                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182866                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12823                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721643                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313941                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17886202                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721643                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         141904                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44357                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045532                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200087                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17402072                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68683                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23118398                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79228587                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79228587                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8205348                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2055                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542059                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10053                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       232771                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16449034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13841653                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18609                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13777276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7796877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838616                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2732078     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1435632     18.41%     53.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1276860     16.38%     69.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772380      9.91%     79.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802147     10.29%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472919      6.07%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210480      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55950      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38431      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7796877                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54743     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17817     21.58%     87.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9985     12.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863822     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109475      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374530     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492826      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13841653                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.712896                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82545                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005964                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35581336                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21476484                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924198                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34117                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782830                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143751                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721643                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          86715                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5522                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16451038                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667784                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582692                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13576350                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279100                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265302                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2759887                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048741                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480787                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.680065                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395075                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379394                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219156                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20106129                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655692                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408789                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5079336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186164                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7075234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3279026     46.35%     46.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493285     21.11%     67.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833085     11.77%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283388      4.01%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273644      3.87%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115506      1.63%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299557      4.23%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89233      1.26%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408510      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7075234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408510                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23117838                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33624479                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 283972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808085                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808085                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237494                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237494                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62773733                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17551701                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18402680                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8080849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2855179                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2320847                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196093                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1170370                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1108766                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299791                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8447                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2856838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15816481                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2855179                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1408557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3476726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1050994                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        669537                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398873                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7853699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4376973     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304225      3.87%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246631      3.14%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597423      7.61%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          163592      2.08%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207899      2.65%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151027      1.92%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84409      1.07%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1721520     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7853699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353327                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.957280                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2989899                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       653090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3341178                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23192                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846335                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       487008                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4314                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18910422                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846335                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3210612                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134664                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       193995                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3138544                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329544                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18236836                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2807                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135668                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          246                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25516091                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85125440                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85125440                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15589872                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9926159                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3810                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2175                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           909909                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1705997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       867400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13834                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       270350                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17234625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13661021                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28458                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5990958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18325876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7853699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739438                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2793221     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1670097     21.27%     56.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1090086     13.88%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808558     10.30%     81.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696584      8.87%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       361620      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309747      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58128      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65658      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7853699                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80092     70.76%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16837     14.88%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16252     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11383494     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193722      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1510      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1354291      9.91%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728004      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13661021                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.690543                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113182                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008285                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35317379                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23229310                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13311088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13774203                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51069                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       679956                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225778                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846335                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62647                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7715                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17238290                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1705997                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       867400                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2154                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227528                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13443254                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272262                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217765                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1980613                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1897609                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            708351                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.663594                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13320067                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13311088                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8670984                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24491747                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647239                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354037                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9132811                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11216034                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6022296                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196115                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7007364                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.600607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.132345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2782792     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1917218     27.36%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778498     11.11%     78.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438296      6.25%     84.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357686      5.10%     89.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144457      2.06%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173363      2.47%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86707      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328347      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7007364                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9132811                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11216034                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1667660                       # Number of memory references committed
system.switch_cpus1.commit.loads              1026038                       # Number of loads committed
system.switch_cpus1.commit.membars               1510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1611548                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10106040                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228338                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328347                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23917347                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35323653                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 227150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9132811                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11216034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9132811                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884815                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884815                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.130180                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130180                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60464934                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18393821                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17443278                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3020                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8080849                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2994355                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2442337                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201383                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1255169                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1164636                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321351                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8911                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2992172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16447953                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2994355                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1485987                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3647453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1067389                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487124                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1476551                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7990361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.550340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4342908     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240582      3.01%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          446979      5.59%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          449161      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          277435      3.47%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223783      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139298      1.74%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130051      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1740164     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7990361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370550                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035424                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3121372                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       481442                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3502501                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21753                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        863292                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505443                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19718173                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        863292                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3349240                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          95484                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        75894                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3292114                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       314333                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19005126                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        130824                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26709337                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88632120                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88632120                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16451352                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10257964                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           880205                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1756769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       892573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       294501                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17906896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14242601                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28217                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6086134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18611882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7990361                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782473                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896882                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2730793     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1743246     21.82%     55.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1143755     14.31%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753206      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       795884      9.96%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380057      4.76%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       305192      3.82%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68570      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69658      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7990361                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88698     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16737     13.69%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16803     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11914173     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191181      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1619      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1377969      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       757659      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14242601                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762513                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122238                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36626017                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23996305                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13913557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14364839                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44995                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       684466                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       213288                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        863292                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48580                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17910143                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1756769                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       892573                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237662                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14051361                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1313691                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       191239                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2053186                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1991675                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            739495                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738847                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13918093                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13913557                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8863729                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25435952                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721794                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348472                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9580960                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11796650                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6113532                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203554                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7127069                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2697774     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2000596     28.07%     65.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       831734     11.67%     77.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       413993      5.81%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       412458      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166394      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167297      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89561      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       347262      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7127069                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9580960                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11796650                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1751580                       # Number of memory references committed
system.switch_cpus2.commit.loads              1072297                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1702589                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10627920                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243266                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       347262                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24689989                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36684276                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  90488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9580960                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11796650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9580960                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843428                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843428                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185638                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185638                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63115956                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19336894                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18120496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8080849                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3047675                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2488502                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       205002                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1273323                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1198244                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          313840                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9016                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3151753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16543054                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3047675                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1512084                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3584596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1066003                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        458343                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1534289                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8054032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.539267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4469436     55.49%     55.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          292046      3.63%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          441581      5.48%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          304604      3.78%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          215542      2.68%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          208542      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          125733      1.56%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          269346      3.34%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1727202     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8054032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377148                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047193                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3242664                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       480535                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3421872                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        49825                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        859123                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       511185                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19800417                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        859123                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3425378                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47246                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       172145                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3285345                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       264784                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19203970                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        109591                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26944969                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     89374996                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     89374996                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16522810                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10422127                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3449                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1647                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           791817                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1759694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       897434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10651                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       210117                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17886187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14270780                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28613                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5998554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18326627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8054032                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.921505                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2893224     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1628240     20.22%     56.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1128178     14.01%     70.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       767387      9.53%     79.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       790123      9.81%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       372813      4.63%     94.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       334552      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63966      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75549      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8054032                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77312     70.54%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15337     13.99%     84.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16949     15.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11934960     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       179924      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1641      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1402344      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       751911      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14270780                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.766000                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             109598                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007680                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36733801                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23888065                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13871618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14380378                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        44596                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       686056                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          570                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       214609                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        859123                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24288                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4741                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17889476                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1759694                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       897434                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1647                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       123503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       236224                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14005462                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1310475                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265316                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2043508                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1990227                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733033                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.733167                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13877926                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13871618                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8977447                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25505269                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716604                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351984                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9606545                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11841539                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6047932                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       206448                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7194909                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645822                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175056                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2759966     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2059442     28.62%     66.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       779589     10.84%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       436059      6.06%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363546      5.05%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163562      2.27%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       155811      2.17%     93.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107590      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       369344      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7194909                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9606545                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11841539                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1756457                       # Number of memory references committed
system.switch_cpus3.commit.loads              1073636                       # Number of loads committed
system.switch_cpus3.commit.membars               1640                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1718014                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10660515                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       244937                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       369344                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24715036                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36638662                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  26817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9606545                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11841539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9606545                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.841182                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.841182                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.188804                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.188804                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62901684                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19294013                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18207555                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3280                       # number of misc regfile writes
system.l20.replacements                          1086                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255057                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33854                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534028                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5518.525883                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.906260                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   553.473479                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26679.094378                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168412                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016891                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814181                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1474                       # number of Writeback hits
system.l20.Writeback_hits::total                 1474                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3989                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3989                       # number of overall hits
system.l20.overall_hits::total                   3989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1071                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1086                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1071                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1086                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1071                       # number of overall misses
system.l20.overall_misses::total                 1086                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2400767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    168460469                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      170861236                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2400767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    168460469                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       170861236                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2400767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    168460469                       # number of overall miss cycles
system.l20.overall_miss_latency::total      170861236                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5075                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1474                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1474                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5075                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5075                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211660                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213990                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211660                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213990                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211660                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213990                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 157292.688142                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 157330.788214                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 157292.688142                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 157330.788214                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 157292.688142                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 157330.788214                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 308                       # number of writebacks
system.l20.writebacks::total                      308                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1071                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1086                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1071                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1086                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1071                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1086                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    156243426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    158472405                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    156243426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    158472405                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    156243426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    158472405                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211660                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213990                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211660                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213990                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211660                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213990                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145885.551821                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145923.024862                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145885.551821                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145923.024862                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145885.551821                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145923.024862                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1233                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          900548                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34001                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.485927                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6554.983712                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.969111                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   634.720546                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                   71                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25494.326631                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.200042                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.019370                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002167                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.778025                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5469                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5469                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2164                       # number of Writeback hits
system.l21.Writeback_hits::total                 2164                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5469                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5469                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5469                       # number of overall hits
system.l21.overall_hits::total                   5469                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1220                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1233                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1220                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1233                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1220                       # number of overall misses
system.l21.overall_misses::total                 1233                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2192851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    211321663                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      213514514                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2192851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    211321663                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       213514514                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2192851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    211321663                       # number of overall miss cycles
system.l21.overall_miss_latency::total      213514514                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6689                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6702                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2164                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2164                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6689                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6702                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6689                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6702                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.182389                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.183975                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.182389                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.183975                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.182389                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.183975                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173214.477869                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173166.678021                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173214.477869                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173166.678021                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173214.477869                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173166.678021                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 441                       # number of writebacks
system.l21.writebacks::total                      441                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1220                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1233                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1220                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1233                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1220                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1233                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    197242756                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    199286758                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    197242756                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    199286758                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    197242756                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    199286758                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.182389                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.183975                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.182389                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.183975                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.182389                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.183975                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161674.390164                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 161627.540957                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161674.390164                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 161627.540957                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161674.390164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 161627.540957                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           176                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          463838                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32944                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.079590                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6710.332431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.959066                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    82.835702                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           100.209830                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         25860.662971                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.204783                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.002528                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003058                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789205                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3640                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3640                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1109                       # number of Writeback hits
system.l22.Writeback_hits::total                 1109                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3640                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3640                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3640                       # number of overall hits
system.l22.overall_hits::total                   3640                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          162                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  176                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          162                       # number of demand (read+write) misses
system.l22.demand_misses::total                   176                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          162                       # number of overall misses
system.l22.overall_misses::total                  176                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1956725                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     25570490                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       27527215                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1956725                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     25570490                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        27527215                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1956725                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     25570490                       # number of overall miss cycles
system.l22.overall_miss_latency::total       27527215                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3802                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1109                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1109                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3802                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3802                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.042609                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.046122                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.042609                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.046122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.042609                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.046122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157842.530864                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 156404.630682                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157842.530864                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 156404.630682                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157842.530864                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 156404.630682                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 168                       # number of writebacks
system.l22.writebacks::total                      168                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          162                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             176                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          162                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              176                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          162                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             176                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     23721069                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     25519174                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     23721069                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     25519174                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     23721069                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     25519174                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.046122                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.046122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.046122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146426.351852                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 144995.306818                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146426.351852                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 144995.306818                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146426.351852                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 144995.306818                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           191                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          390002                       # Total number of references to valid blocks.
system.l23.sampled_refs                         32959                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.832944                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9114.901838                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.729763                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    86.278560                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           156.703764                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         23394.386075                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.278165                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000480                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.002633                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004782                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.713940                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3007                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3007                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1034                       # number of Writeback hits
system.l23.Writeback_hits::total                 1034                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3007                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3007                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3007                       # number of overall hits
system.l23.overall_hits::total                   3007                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          175                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  191                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          175                       # number of demand (read+write) misses
system.l23.demand_misses::total                   191                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          175                       # number of overall misses
system.l23.overall_misses::total                  191                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2330590                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     28111509                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       30442099                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2330590                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     28111509                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        30442099                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2330590                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     28111509                       # number of overall miss cycles
system.l23.overall_miss_latency::total       30442099                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3182                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3198                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1034                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1034                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3182                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3198                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3182                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3198                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054997                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.059725                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054997                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.059725                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054997                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.059725                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 145661.875000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160637.194286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159382.717277                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 145661.875000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160637.194286                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159382.717277                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 145661.875000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160637.194286                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159382.717277                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 177                       # number of writebacks
system.l23.writebacks::total                      177                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          175                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             191                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          175                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              191                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          175                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             191                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2148295                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     26118680                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     28266975                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2148295                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     26118680                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     28266975                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2148295                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     26118680                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     28266975                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054997                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.059725                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054997                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.059725                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054997                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.059725                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 134268.437500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149249.600000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147994.633508                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 134268.437500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 149249.600000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147994.633508                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 134268.437500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 149249.600000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147994.633508                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.906209                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701699                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848158.116236                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.906209                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868439                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669585                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669585                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669585                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3090515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3090515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669603                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669603                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669603                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669603                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936826                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42125.061324                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.908310                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.091690                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068470                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068470                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505410                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505410                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505410                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14666                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14666                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14666                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14666                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14666                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1166539633                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1166539633                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1166539633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1166539633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1166539633                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1166539633                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520076                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520076                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520076                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520076                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007040                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79540.408632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79540.408632                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79540.408632                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79540.408632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79540.408632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79540.408632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1474                       # number of writebacks
system.cpu0.dcache.writebacks::total             1474                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9606                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196548801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196548801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196548801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196548801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196548801                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196548801                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002008                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002008                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002008                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002008                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38843.636561                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38843.636561                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38843.636561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38843.636561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38843.636561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38843.636561                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088372268                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194298.927419                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1398854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1398854                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1398854                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1398854                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1398854                       # number of overall hits
system.cpu1.icache.overall_hits::total        1398854                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2858519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2858519                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6689                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809496                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6945                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25602.519222                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.180965                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.819035                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867894                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132106                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966640                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2060                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2060                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1605242                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1605242                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1605242                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1605242                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14342                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14342                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14342                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14342                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    808423554                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    808423554                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    808423554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    808423554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    808423554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    808423554                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1619584                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1619584                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1619584                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1619584                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014620                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008855                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56367.560591                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56367.560591                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56367.560591                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56367.560591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56367.560591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56367.560591                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2164                       # number of writebacks
system.cpu1.dcache.writebacks::total             2164                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7653                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7653                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6689                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6689                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6689                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    256662910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    256662910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    256662910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    256662910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    256662910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    256662910                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004130                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004130                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004130                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004130                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38370.894005                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38370.894005                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38370.894005                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38370.894005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38370.894005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38370.894005                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.959019                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086116219                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345823.367171                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959019                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1476535                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1476535                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1476535                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1476535                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1476535                       # number of overall hits
system.cpu2.icache.overall_hits::total        1476535                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2453354                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2453354                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1476551                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1476551                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1476551                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1476551                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1476551                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1476551                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3802                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166237526                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40965.383440                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.324677                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.675323                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856737                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143263                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1001750                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1001750                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1677844                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1677844                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1677844                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1677844                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9892                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9892                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9892                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9892                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9892                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9892                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    337172750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    337172750                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    337172750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    337172750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    337172750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    337172750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1011642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1011642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676094                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676094                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1687736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1687736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1687736                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1687736                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009778                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009778                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005861                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005861                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005861                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34085.397291                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34085.397291                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34085.397291                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34085.397291                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34085.397291                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34085.397291                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1109                       # number of writebacks
system.cpu2.dcache.writebacks::total             1109                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6090                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6090                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6090                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6090                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3802                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50500967                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50500967                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     50500967                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     50500967                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     50500967                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     50500967                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002253                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002253                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13282.737244                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13282.737244                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13282.737244                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13282.737244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13282.737244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13282.737244                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.729709                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089475557                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358172.201299                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.729709                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025208                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1534270                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1534270                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1534270                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1534270                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1534270                       # number of overall hits
system.cpu3.icache.overall_hits::total        1534270                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2974554                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2974554                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2974554                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2974554                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2974554                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2974554                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1534289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1534289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1534289                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1534289                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1534289                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1534289                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156555.473684                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156555.473684                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156555.473684                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156555.473684                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156555.473684                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156555.473684                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2346775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2346775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2346775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2346775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2346775                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2346775                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 146673.437500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 146673.437500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 146673.437500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 146673.437500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 146673.437500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 146673.437500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3182                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161266635                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3438                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46907.107330                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   213.118293                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    42.881707                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.832493                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.167507                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       998141                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         998141                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       679540                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        679540                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1645                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1645                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1640                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1640                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1677681                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1677681                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1677681                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1677681                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6407                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6407                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6407                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6407                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6407                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    184576386                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    184576386                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    184576386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    184576386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    184576386                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    184576386                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1004548                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1004548                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       679540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       679540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1640                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1640                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1684088                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1684088                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1684088                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1684088                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006378                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003804                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003804                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003804                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003804                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28808.550960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28808.550960                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28808.550960                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28808.550960                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28808.550960                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28808.550960                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1034                       # number of writebacks
system.cpu3.dcache.writebacks::total             1034                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3225                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3225                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3225                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3225                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3182                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3182                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3182                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3182                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     52593695                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     52593695                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     52593695                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     52593695                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     52593695                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     52593695                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001889                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001889                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16528.502514                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16528.502514                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16528.502514                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16528.502514                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16528.502514                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16528.502514                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
