@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN288 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register CPRST with set has an initial value of 0. Ignoring initial value.  
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register DACTIVE with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register tck_divisor[3:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register tx_channel[7:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BZ101 |Potential glitch can occur at the output of 15 instances  
@W: MT531 :"c:\kevan\a3041\p3041\osr8v3.vhd":1146:2:1146:3|Found signal identified as System clock which controls 1 sequential elements including CPU.alu_cin.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\kevan\a3041\p3041\ram.vhd":114:4:114:14|Found inferred clock main|RCK which controls 345 sequential elements including RAM.RAM_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\kevan\a3041\p3041\entities.vhd":65:2:65:3|Found inferred clock ring_oscillator|RIN which controls 5 sequential elements including Fast_CK.count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
