# UART

A basic Universal Asynchronous Receiver Transmitter (UART) block.

Original Author: Alex Forencich
Origintal Repo: https://github.com/alexforencich/verilog-uart
Commit Hash: 1b867e53af738e4a8bc7c839ca2f1c07f40382dc

## License

MIT License. See LICENSE file for more detail.

## Modifications

- SDC design constraints were added
