#ifndef __RC7701N32_H__
#define __RC7701N32_H__

#ifdef __cplusplus
extern "C"
{
#endif


#define SYS_STA0_ADDR             (0x00)
#define SYS_STA1_ADDR             (0x01)
#define SYS_STA2_ADDR             (0x02)
#define SYS_STA3_ADDR             (0x03)
#define RAMP_PLL_CFG0_ADDR        (0x04)
#define RAMP_PLL_CFG1_ADDR        (0x05)
#define RAMP_SYNCW_CFG0_ADDR      (0x06)
#define RAMP_SYNCW_CFG1_ADDR      (0x07)
#define RAMP_ACCW_CFG0_ADDR       (0x08)
#define RAMP_ACCW_CFG1_ADDR       (0x09)
#define RAMP_WM_CFG0_ADDR         (0x0A)
#define RAMP_WM_CFG1_ADDR         (0x0B)
#define ANA_CFG0_ADDR             (0x0C)
#define ANA_CFG1_ADDR             (0x0D)
#define ANA_CFG2_ADDR             (0x0E)
#define ANA_CFG3_ADDR             (0x0F)
#define ANA_CFG4_ADDR             (0x10)
#define ANA_CFG5_ADDR             (0x11)
#define ANA_CFG6_ADDR             (0x12)
#define ANA_CFG7_ADDR             (0x13)
#define ANA_CFG8_ADDR             (0x14)
#define ANA_CFG9_ADDR             (0x15)
#define ANA_CFG10_ADDR            (0x16)
#define ANA_CFG11_ADDR            (0x17)
#define ANA_CFG12_ADDR            (0x18)
#define ANA_CFG13_ADDR            (0x19)
#define ANA_CFG14_ADDR            (0x1A)
#define ANA_CFG15_ADDR            (0x1B)
#define ANA_CFG16_ADDR            (0x1C)
#define ANA_CFG17_ADDR            (0x1D)
#define ANA_CFG18_ADDR            (0x1E)
#define ANA_CFG19_ADDR            (0x1F)
#define ANA_CFG20_ADDR            (0x20)
#define ANA_CFG21_ADDR            (0x21)
#define ANA_CFG22_ADDR            (0x22)
#define RAMP_STA0_ADDR            (0x30)
#define RAMP_STA1_ADDR            (0x31)
#define RAMP_STA2_ADDR            (0x32)
#define RAMP_STA3_ADDR            (0x33)
#define RAMP_MEM_ADDR             (0x3E)

#define CMD_RAMP_START            (0x00)
#define CMD_RAMP_STOP             (0x02)
#define CMD_WAV_MEM_CLR           (0x03)

#ifdef __cplusplus
}
#endif

#endif

/*** (C) COPYRIGHT 2017 SKYRELAY Technology co.,Ltd ***/

