--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\xilinix\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml mainVGA.twx mainVGA.ncd -o mainVGA.twr mainVGA.pcf -ucf
PinesVGA.ucf

Design file:              mainVGA.ncd
Physical constraint file: mainVGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
colores<0>  |         9.312(R)|      SLOW  |         5.237(R)|      FAST  |clock_BUFGP       |   0.000|
colores<1>  |         9.446(R)|      SLOW  |         5.359(R)|      FAST  |clock_BUFGP       |   0.000|
colores<2>  |         8.963(R)|      SLOW  |         5.050(R)|      FAST  |clock_BUFGP       |   0.000|
colores<3>  |         9.073(R)|      SLOW  |         5.114(R)|      FAST  |clock_BUFGP       |   0.000|
colores<4>  |         9.405(R)|      SLOW  |         5.295(R)|      FAST  |clock_BUFGP       |   0.000|
colores<5>  |         9.619(R)|      SLOW  |         5.447(R)|      FAST  |clock_BUFGP       |   0.000|
colores<6>  |         9.018(R)|      SLOW  |         5.048(R)|      FAST  |clock_BUFGP       |   0.000|
colores<7>  |         9.225(R)|      SLOW  |         5.186(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.160|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 30 08:21:51 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



