Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 18 15:11:12 2021
| Host         : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dpss_zcu102_rx_wrapper_control_sets_placed.rpt
| Design       : dpss_zcu102_rx_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2899 |
|    Minimum number of control sets                        |  2899 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2891 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2899 |
| >= 0 to < 4        |   481 |
| >= 4 to < 6        |   426 |
| >= 6 to < 8        |   208 |
| >= 8 to < 10       |   691 |
| >= 10 to < 12      |   125 |
| >= 12 to < 14      |    62 |
| >= 14 to < 16      |    68 |
| >= 16              |   838 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10645 |         2743 |
| No           | No                    | Yes                    |             758 |          213 |
| No           | Yes                   | No                     |            6626 |         2306 |
| Yes          | No                    | No                     |           14181 |         2913 |
| Yes          | No                    | Yes                    |             900 |          179 |
| Yes          | Yes                   | No                     |           18547 |         4325 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                  Clock Signal                                                                                                                                                                                 |                                                                                                                                                                                                                                     Enable Signal                                                                                                                                                                                                                                    |                                                                                                                                                                                                             Set/Reset Signal                                                                                                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_4                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_6                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_8                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_7                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_5                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_9                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsi3ka                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                           |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/i_lnk_rx_data_valid_out_i_1__0_n_423                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_lnk_rx_sec_hdr_cnt[1]_i_1__1_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_onehot_i_aud_state[3]_i_1__1_n_423                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/i_apb_read_d1_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/i_apb_read_d1_reg                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_vbid_filtered_value[3]_i_1__2_n_423                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_filtered_value                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out[15]_i_2__1_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out[7]_i_1__1_n_423                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/prev_symbol_lock                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/cfg_rx_lane_status[7]_i_1__0_n_423                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_bit_timer                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[0]                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/prev_symbol_lock                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/cfg_rx_lane_status[7]_i_1_n_423                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_vertical_blanking_interrupt                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1__2_n_0                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_training_done_interrupt[1]_i_1_n_423                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_video_interrupt                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_loss_of_training_interrupt[1]_i_2_n_423                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/i_apb_reset_sr_reg[3][0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_state[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_state[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_no_video_interrupt                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_filtered_value                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_filtered_value[3]_i_1__0_n_423                                                                                                                                                                 |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_interrupt_delay_state[1]_i_1_n_423                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/i_apb_reset_sr_reg[3]_0[0]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/drp_state[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_kchar_unmask[1]_i_1__0_n_423                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/i_lnk_rx_data_valid_out_i_1_n_423                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/sdp_data_unmask                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_group_index[1]_i_1_n_423                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_cp_interrupt                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_lnk_rx_sec_hdr_cnt[1]_i_1__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_onehot_i_aud_state[3]_i_1__0_n_423                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_vbid_filtered_value0_in                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_filtered_value                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out[15]_i_2__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out[7]_i_1__0_n_423                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_kchar_unmask                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/single_lane_valid_pattern[2]_i_1_n_423                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsiceqzx5cdire1/obsfgtsp2fkczp215eiqg                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsibbd/obsffq1bl/obside1l4egrsnx5cdkjcldpyq0lbwc/obsfca52inbwd/obsa1nb[0]                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsiceqzx5cdire1/obsnauizx5crud4fepyq0bfsxyinb5qmil5eiqn5crud4feptc                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsigaqzz5cdjqegppyq0cgd1d/obsabgc/obsnba/obsfdbbx2sjukqetkeit2lhbraf5cdiyin5djy0pedyqwigrap4egqhyiqkabp2nheyrauac5yd5cdjd2a5bcd2ncpqb/obsfdbbx2okez3it5eiqn5cdjzithvcp2rcbc/obsaua[0]  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsafqrvd                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsnastp4egtaim45rbuycdhqd4egqqjl/obsaua[0]                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsnastp4egtaim45rbuycdhqd4egqqjl/obsifqrvh5crtp4feprd215dpz22ob                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_blk_end_q_reg_0[0]                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_sample_cntr_reg[1][0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_rsd_blk_end_q_reg_0[0]                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/SR[0]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/i_lnk_rx_data_valid_out_i_1__2_n_423                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_state[1]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/sec_info_pkt_rd_from_host                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/prev_symbol_lock                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/info_pkt_rdy                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_audio_channel_reg[2]_2[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_clock_tick_2mhz_reg_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/apb_aux_reset                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/cfg_rx_lane_status[7]_i_1__1_n_423                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/d_prevCmdAP                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/ARESET_reg[0]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_group_index[1]_i_1__0_n_423                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_msa_state[2]_i_1__0_n_423                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_bus_state[12]_i_1_n_423                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i2c_bus_state[1]_i_1_n_423                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_rx_sec_hdr_cnt[1]_i_1__2_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_onehot_i_aud_state[3]_i_1__2_n_423                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[1034]                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_lnk_rx_sec_hdr_cnt[1]_i_1_n_423                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_aud_state[3]_i_1_n_423                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_training_in_progress_inst/syncstages_ff[3]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/info_pkt_intr_tc                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/ext_pkt_ready_16or32bytes                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_sample_filter[2]                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_sample_filter[0]                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_info_wr_en12_out                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_hdr_rsd_out_detected_reg_1                                                                                                                                                                              |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsfhttd/obsaaqkb/obsa1nb[0]                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/lnk_reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_user_last_data_t                                                                                                                                                                               |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_vid_state[2]_i_1__1_n_423                                                                                                                                                            |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gtwiz_userclk_rx_reset_in                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_aud_mute_bit4_dly0                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_vid_state[2]_i_1__2_n_423                                                                                                                                                                               |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/i_apb_reset_sr_reg[3]_0[0]                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/areset_reg                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out[15]_i_2__2_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out[7]_i_1__2_n_423                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_kchar_unmask[1]_i_1__1_n_423                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[1032]                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_sequential_i_vid_state[2]_i_1_n_423                                                                                                                                                               |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/cfg_rx_lane_status[7]_i_1__2_n_423                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/prev_symbol_lock                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/src_clk                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gtwiz_userclk_tx_reset_in                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_2                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/i_lnk_rx_data_valid_out_i_1__1_n_423                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/info_pkt_cnt[2]_i_1_n_423                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/apb_i2c_command_reg[2]_1[0]                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_vbid_value[4]_i_1_n_423                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_bit_timer[4]_i_1__0_n_423                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                              |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                        |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/vid_fifo_reset_reg_0                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__2_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_aux_dpcd_read                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/SR[0]                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_vid_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_reply_code                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_bit_count[2]_i_1_n_423                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_1_in__0[97]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                              |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                        |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_msa_state                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_sequential_i_msa_state[2]_i_1_n_423                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                        |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_align_inst/i_deskew_cnt                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/iic_rom_inst/i_serial_count                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_align_inst/i_deskew_cnt                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[253]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[250]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_value_2nd[4]_i_1_n_423                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[247]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_delay_state                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[256]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[235]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[27]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[232]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_value[4]_i_1_n_423                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vid_state                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_sequential_i_vid_state[2]_i_1_n_423                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_sec_data_out[15]_i_2_n_423                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_sec_data_out[15]_i_1_n_423                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                          |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/link_count_total[3]_i_1_n_423                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/p_1_in0                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/sdp_delay_state                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/lc_init_wr_cnt[2]_i_1_n_423                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_sequential_i_vid_state[2]_i_2__0_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_user_last_data_t                                                                                                                                                                               |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[6]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_msa_state[2]_i_2__0_n_423                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_msa_state[2]_i_1__0_n_423                                                                                                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_vid_state[2]_i_2__2_n_423                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_vid_state[2]_i_1__2_n_423                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/mst_mode_reg_reg_n_423                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value[4]_i_1_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_onehot_i_aud_state[3]_i_1__0_n_423                                                                                                                                                                |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_msa_state0_out                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_sequential_i_msa_state[2]_i_1__1_n_423                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_2nd[4]_i_1_n_423                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/mst_mode_reg_reg_n_423                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_vbid_value[4]_i_1_n_423                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_delay_state                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_onehot_i_aud_state[3]_i_1__1_n_423                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vblnk_cntr[2]_i_2_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vblnk_cntr[2]_i_1_n_423                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[166]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                  |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                  |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_4th[4]_i_1_n_423                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[229]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsigaqzz5cdjqegppyq0cgd1d/obsabgc/obsnba/obsfdbbx2sjukqetkeit2lhbraf5cdiyin5djy0pedyqwigrap4egqhyiqkabp2nheyrauac5yd5cdjd2a5bcd2ncpqb/obsfdbbx2okez3it5eiqn5cdjzithvcp2rcbc/obsaua[0]  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_onehot_i_aud_state[3]_i_1__2_n_423                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/mst_mode_reg_reg_n_423                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/mst_mode_reg_reg_n_423                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/MULTIPLEXOR_MODULE/GEN_1_SELECT_SLAVE.M_APB_PSEL_i_reg[0]_2[0]                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[238]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_3rd[4]_i_1_n_423                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_delay_state                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/SS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_filtered_value                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_align_inst/i_deskew_cnt                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_msa_state[2]_i_2__2_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_msa_state[2]_i_1__2_n_423                                                                                                                                                            |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_vid_state[2]_i_2__1_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_vid_state[2]_i_1__1_n_423                                                                                                                                                            |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]_i_1_n_423                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/an_wr_cnt[2]_i_1_n_423                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__1_n_0                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/aksv_wr_cnt[2]_i_1_n_423                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/ext_pkt_rdy                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane0_set_reg_0                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane0_set_reg_1[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane3_set_reg_0                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane3_set_reg_1[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane1_set_reg_0                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane1_set_reg_1[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/sec_ext_pkt_rd_from_host                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_aud_state[3]_i_1_n_423                                                                                                                                                                   |                3 |              3 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane2_set_reg_0                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane2_set_reg_1[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs[2]_i_1_n_423                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_2[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_4[0]                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[639]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_2[0]                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/PWRITE_i_reg_0[0]                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/PENABLE_i_reg_1[0]                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/PENABLE_i_reg_2[0]                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_request_length_ready_reg                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_request_error_count0                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/cfg_rx_regs_reg[21][0]                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_write_count[3]_i_1__0_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_length[3]_i_1__0_n_423                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_comm[3]_i_1__0_n_423                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_address[19]_i_1_n_423                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/p_1_in                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_3[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_5[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_4[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_1[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1][0]                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[1]_2[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[42][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[34][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[26][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[50][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[0]                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b00_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/green_miss                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/red_miss                                                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/blue_miss                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_audio_valid_reg_0                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ext_addr[3]_i_2_n_423                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ext_addr[3]_i_1_n_423                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/ext_pkt_cnt[3]_i_1_n_423                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_hdr_rsd_out_detected_reg_2                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ch_count[3]_i_1_n_423                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijga/obsfjakfl/obsaaqkb/obsnhsci34bba                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsibfcfcegu5zetaeyt2rcbx2kgnpyui                                                                                       |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsngaqzz5cdjjehib/obsaaqkb/obsnjdhzme                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_count[2]_i_2_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_count[2]_i_1_n_423                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsigaqzz5cdjqegppyq0cgd1d/obsabgc/obsnba/obsfdbbx2sjukqetkeit2lhbraf5cdiyin5djy0pedyqwigrap4egqhyiqkabp2nheyrauac5yd5cdjd2a5bcd2ncpqb/obsfdbbx2okez3it5eiqn5cdjzithvcp2rcbc/obsaua[0]  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsngaq0b5cdiuk1oa/obsaaqkb/obsa1nb[0]                                                                                                     |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/i_sec_pkt_state_reg[1][0]                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/every_2nd_sample5_out                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_onehot_i_aud_state[3]_i_2__0_n_423                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/FSM_onehot_i_aud_state[3]_i_1__0_n_423                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_onehot_i_aud_state[3]_i_2__1_n_423                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_onehot_i_aud_state[3]_i_1__1_n_423                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/scount[3]_i_1__0_n_423                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/scount[3]_i_1_n_423                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_onehot_i_aud_state[3]_i_2__2_n_423                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_onehot_i_aud_state[3]_i_1__2_n_423                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/scount[3]_i_1__2_n_423                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_sec_data_out[15]_i_2_n_423                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_sec_data_out[7]_i_1_n_423                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_aud_state[3]_i_2_n_423                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_aud_state[3]_i_1_n_423                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                        |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                              |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/scount[3]_i_1__1_n_423                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[2]                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b02_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[1]                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b01_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[3]                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b03_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/p_0_in__0[1]                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/clear_wr_fifo_reg[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[40][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/lnk_auto_reset_reg[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsfgqizz5cdinernb/obsaaqkb/obsibscif4aayp2sib                                                                                             |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/cfg_rx_fifo_status_i_1_n_423                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_power_state_interrupt                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_mode_change_interrupt                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_down_request_buffer_ready_interrupt                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_ext_pkt_rxd_interrupt                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_info_pkt_rxd_interrupt                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_1[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_wr_dpcd_aksv[1]_i_1_n_423                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_wr_dpcd_dbg[1]_i_1_n_423                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_wr_dpcd_an[1]_i_1_n_423                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_tp3_start[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_tp2_start[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_wr_dpcd_ainfo[1]_i_1_n_423                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_0[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_3[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_4[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_1[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_2[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_5[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_rd_dpcd_r0[1]_i_1_n_423                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp_rd_dpcd_binfo[1]_i_1_n_423                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_tp4_start[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_tp1_start[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_assr_sync[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_black_video[1]_i_1_n_423                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_aud_pkt_ovf[1]_i_1_n_423                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_alloc_request_available[1]_i_1_n_423                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_act_trigger_rxd[1]_i_1_n_423                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_access_link_qual_reg[1]_i_1_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_access_lane_set[1]_i_1_n_423                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_access_error_count_reg[1]_i_1_n_423                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_str_type[1]_i_1_n_423                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_ake_st_km[1]_i_1_n_423                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_ske_send_eks[1]_i_1_n_423                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_bs_idle[1]_i_1_n_423                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_bw_change[1]_i_1_n_423                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_rtx_txcaps[1]_i_2_n_423                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_rd_dpcd_ekh_km[1]_i_1_n_423                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_sync_training_4_reg[1]_4                                                                                                                                                  |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_sync_training_4_reg[1]_5                                                                                                                                                  |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_dbg[1]_i_1_n_423                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_dpcd_test_sink_start_crc_interrupt[1]_i_1_n_423                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/iic_rom_inst/FSM_sequential_i_serial_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_ake_no_st_km[1]_i_1_n_423                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_wr_dpcd_lc_init[1]_i_1_n_423                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/FSM_onehot_i_hdcp22_rd_dpcd_hdash[1]_i_1_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/E[0]                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/rtx_txcaps_wr_cnt[3]_i_1_n_423                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i_training_pattern_1_CR_defer_cntr00                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i_training_pattern_1_CR_defer_cntr0[3]_i_1_n_423                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i_aux_write_count0                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/SR[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/ekh_km_rd_cnt[3]_i_1_n_423                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/apb_dpcd_read_data[3]_i_1_n_423                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ddr4_0_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/E[0]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_3[0]                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_bit_timer[3]_i_1__0_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/apb_aux_reset                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_aux_length[3]_i_1_n_423                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/apb_aux_reset                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_aux_comm[3]_i_1_n_423                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/apb_aux_reset                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/apb_i2c_reply_read_data_ack                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_read_data_bytes_reg[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/p_0_in[0]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/clear_wr_fifo_reg[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3]                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_read_byte_valid_reg_n_423                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_read_data_bytes_reg[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_byte_count[3]_i_1_n_423                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[803]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsfauld/obsfiwy14fdg52ki5rbucbib/obsfepru34aeta0c5ary0titrnf5cdjzithvcp4fdhx2ki5chzx4g5tzy3                                               |                1 |              4 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                             |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[12]                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][2]                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_lnk_m_vid_vbid                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_3                                                                                                                                                     |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_0                                                                                                                                                     |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_5                                                                                                                                                     |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_align_inst/i_link_align_count[4]_i_1__0_n_423                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_4                                                                                                                                                     |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_align_inst/i_buffer_write_addr[4]_i_1__0_n_423                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_tp4_seq_chk_cnt0                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/gen_tps4_cntr_2byte.i_tp4_seq_chk_cnt[6]_i_1__0_n_423                                                                                                                       |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_2__0_n_423                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_1__0_n_423                                                                                                                                    |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_1                                                                                                                                                     |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_2                                                                                                                                                     |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/displayport_v8_1_2_rx_align_inst/i_link_align_count[4]_i_1_n_423                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/displayport_v8_1_2_rx_align_inst/i_buffer_write_addr[4]_i_1_n_423                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/displayport_v8_1_2_rx_align_inst/i_buffer_data_ptr[5]_i_1_n_423                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_lnk_m_vid_vbid                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_vbid_state[7]_i_1_n_423                                                                                                                                                                  |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_rx_reset_in                                                                                                                                                        |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_tx_reset_in                                                                                                                                                        |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_tp4_seq_chk_cnt0                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/gen_tps4_cntr_2byte.i_tp4_seq_chk_cnt[6]_i_1_n_423                                                                                                                                             |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_2_n_423                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_1_n_423                                                                                                                                                          |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_align_inst/i_link_align_count[4]_i_1__2_n_423                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0                                                                                                          |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2                                                                                                                 |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1                                                                                                          |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                             |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_3rd                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_2nd                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_value_4th                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_align_inst/i_buffer_write_addr[4]_i_1__2_n_423                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[26].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/rst_in0                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_m_vid_vbid_1                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_tp4_seq_chk_cnt0                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/gen_tps4_cntr_2byte.i_tp4_seq_chk_cnt[6]_i_1__1_n_423                                                                                                                       |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_2__1_n_423                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_1__1_n_423                                                                                                                                    |                4 |              5 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_tp4_seq_chk_cnt0                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/gen_tps4_cntr_2byte.i_tp4_seq_chk_cnt[6]_i_1__2_n_423                                                                                                                       |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_2__2_n_423                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/FSM_sequential_seq_state[4]_i_1__2_n_423                                                                                                                                    |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_align_inst/i_link_align_count[4]_i_1__1_n_423                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_align_inst/i_buffer_write_addr[4]_i_1__1_n_423                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_value_2nd                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_vbid_state[7]_i_1_n_423                                                                                                                                                                  |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[175]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[783]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[880]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/apb_i2c_reply_data[6]_i_1_n_423                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/wf_depth[4]_i_1_n_423                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_soft_reset_reg[3]_2[0]                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/info_pkt_intr_cnt                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/info_pkt_intr_tc                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/ext_pkt_intr_cnt                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/ext_pkt_ready_16or32bytes                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/ake_st_km_wr_cnt[4]_i_1_n_423                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/hdash_rd_cnt[4]_i_1_n_423                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsiastp4egqtd/obsaua[0]                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsaiq5yinaajme                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsnbqcmb4hfcp2rbwhzgmh5seig5gc                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsflepyinaajme                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/i_sec_pkt_state_reg[3][0]                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout2                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout2                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout2                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout2                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_lnk_m_vid_vbid                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                5 |              5 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/SR[0]                                                                                                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/ske_send_eks_wr_cnt[4]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/SR[0]                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[39]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[27]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1_n_0                                                     |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/fifo_wdata[21]_i_1__1_n_423                                                                                                                      |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/fifo_wdata[21]_i_1__0_n_423                                                                                                                      |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__2_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__2_n_0                                                  |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/fifo_wdata[21]_i_1_n_423                                                                                                                         |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__1_n_0                                                  |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out[15]_i_2__1_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out[15]_i_1__1_n_423                                                                                                                                                                  |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/fifo_wdata[21]_i_1__2_n_423                                                                                                                      |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__0_n_0                                                  |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_align_inst/i_buffer_data_ptr[5]_i_1__0_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out[15]_i_2__2_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out[15]_i_1__2_n_423                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                                       |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[882]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/vid_reset                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__5_n_0                                       |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__6_n_0                         |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                                       |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i___100_n_423                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i___60_n_423                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_line_state[5]_i_1_n_423                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i___71_n_423                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsibbd/obsffq1bl/obside1l4egrsnx5cdkjcldpyq0lbwc/obsfca52inbwd/obsaua[0]                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_2[1]                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_4[1]                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                6 |              6 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/upd_rd_buf_indx                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_10[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_14[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/i_sec_pkt_state_reg[0]_0[0]                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_22[1]                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_12[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out[15]_i_2__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out[15]_i_1__0_n_423                                                                                                                                                                  |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_6[1]                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_indx_sts_r_reg[0][5][0]                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_align_inst/i_buffer_data_ptr[5]_i_1__1_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_20[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_align_inst/i_buffer_data_ptr[5]_i_1__2_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ddr4_0_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ddr4_0_300M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_8[1]                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_18[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_16[1]                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_0[1]                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i___99_n_423                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/iic_reg_109[5]_i_1_n_423                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sideband_msg_length_latch0                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sideband_msg_length[5]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[45]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[13]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[33]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/split_sdp_state                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[1]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                        |                6 |              7 |         1.17 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[10]                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/iic_rom_inst/i_serial_data0_in[7]                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x11C[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_data_register1_in[3]                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_data_register[7]_i_1_n_423                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[439]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i2c_dev_addr[6]_i_1_n_423                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/ake_no_st_km_wr_cnt[6]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/split_sdp_state                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_align_inst/i_link_not_align_count[6]_i_1__1_n_423                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/split_sdp_state                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_align_inst/i_link_not_align_count[6]_i_1__0_n_423                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_align_inst/i_link_not_align_count[6]_i_1_n_423                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/split_sdp_state                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[18]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_38[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_17[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_18[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_17[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_13[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_34[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_23[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_24[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_9[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_37[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_1[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_19[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_15[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_12[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_6[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_9[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_10[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_8[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_34[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_18[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_10[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_39[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_28[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_36[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_6[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_4[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_8[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_7[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_6[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_20[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_5[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_4[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_18[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_3[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_5[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_20[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_29[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_40[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_4[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_23[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_37[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_4[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_14[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_3[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_25[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_4[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_24[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_23[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_35[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_7[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_31[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_41[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_1[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_32[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_27[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_12[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/CI                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_24[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_34[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_2[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_0[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_39[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_19[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_21[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_2[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_0[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_3[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_17[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_16[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_5[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_4[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_35[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_38[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_36[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_19[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs_66_73[7]_i_1_n_423                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_33[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_17[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_32[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_40[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_36[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_33[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_22[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_23[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_29[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_3[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_21[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_21[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_30[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_31[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_2[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_11[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_3[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_1[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_28[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_26[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_6[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_25[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_7[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_32[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_20[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_31[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/link_bw_set_reg_100[7]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_11[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_18[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_16[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_15[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[385]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_14[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_10[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[289]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[377]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[14]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[281]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_1                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_10[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_1                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_1                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_1                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_13[0]                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_1[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[273]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[57]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[313]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[265]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[65]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[297]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[337]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[305]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[329]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[345]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[321]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[353]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[361]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs2_out[369]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_13[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_38[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_5[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_27[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_26[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_25[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_24[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/iic_rom_inst/i_iic_data                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_23[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_vsync_timer[15]_i_1_n_423                                                                                                                                                               |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_count[2]_i_1_n_423                                                                                                                                                                  |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_82_out                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_10[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[19]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[17]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[20]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[3]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[21]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[2]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[12]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[11]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[1]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[4]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[8]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[14]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[16]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[6]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[9]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[5]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[0]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[13]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[15]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_3[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[10]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[7]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_22[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_rx_lane_data_in[15]_i_1_n_423                                                                                                                                                                       |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_rx_lane_data_in[7]_i_1_n_423                                                                                                                                                                        |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_rx_lane_data_in[15]_i_1__0_n_423                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_rx_lane_data_in[7]_i_1__0_n_423                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_rx_lane_data_in[15]_i_1__2_n_423                                                                                                                                                                    |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_rx_lane_data_in[7]_i_1__2_n_423                                                                                                                                                                     |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_20[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_rx_lane_data_in0192_out                                                                                                                                                                             |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/p_8_out0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_6[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_5[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_24[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_8[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/cfg_rx_vidmode_regs[143]_i_1__0_n_423                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_partial_data[7]_i_1_n_423                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_vbid_state                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_onehot_i_vbid_state[7]_i_1_n_423                                                                                                                                                                  |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_17[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_17[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/lnk_rx_data_out[7]_i_1_n_423                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_16[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[143]_i_1__2_n_423                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_m_vid[23]_i_1_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_partial_data[7]_i_1__2_n_423                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_state                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_filtered_value[7]_i_1_n_423                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_vbid_filtered_value                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out[15]_i_2__2_n_423                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_28[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_12[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_5[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_35[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_31[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_9[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_25[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_10[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_2[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_vbid_state                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_27[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_18[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_40[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_8[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_30[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_partial_data[7]_i_1__1_n_423                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_4[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out[15]_i_2__1_n_423                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_32[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/cfg_rx_vidmode_regs[143]_i_1__1_n_423                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_partial_data                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_vbid_state                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out[15]_i_2__0_n_423                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_36[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsigaqzz5cdjqegppyq0cgd1d/obsabgc/obsnba/obsfdbbx2sjukqetkeit2lhbraf5cdiyin5djy0pedyqwigrap4egqhyiqkabp2nheyrauac5yd5cdjd2a5bcd2ncpqb/obsfdbbx2okez3it5eiqn5cdjzithvcp2rcbc/obsnhpseig |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_misc1_match_event                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_misc0_match_event                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsajbizz5cdiboi5esmat5bjako/obsncsau20/obsaiq5zkafsap225eiqn4na                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_hsync_timer[7]_i_1_n_423                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_3[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_1[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_8[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_12[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_14[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_25[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_37[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_28[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_23[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_22[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_19[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_26[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_3[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_5[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_20[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_9[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_4[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_1[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_5[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_12[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_4[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_6[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_25[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_18[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_4[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_13[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_5[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_12[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_2[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_14[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_4[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_3[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_15[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_3[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_14[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_11[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_24[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_8[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_2[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_3[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_5[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_9[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_12[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_11[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_10[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_10[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_1[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_14[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_16[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_17[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_9[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_13[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_18[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_20[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_15[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_16[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_10[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_26[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_7[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_11[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_21[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_8[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_13[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_7[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_19[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_2[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_6[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_9[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_17[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_22[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_rep_8[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_23[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_27[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_6[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_19[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[8]_7[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_5[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_4[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_5[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_29[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_3[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_25[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_37[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_26[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_34[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_36[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_39[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_33[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_6[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_7[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_9[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_24[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_0[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_28[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_15[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_27[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_30[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_35[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_38[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_31[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_32[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_4[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_8[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep__0_1[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[9]_rep_40[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_9[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_7[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_4[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/MULTIPLEXOR_MODULE/E[0]                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_6[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_11[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_1[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_7[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_30[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_27[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/axi_arready0                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/p_9_in                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_3[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_33[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_26[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_12[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_39[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_34[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_9[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_2[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_3[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_24[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_29[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_14[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_11[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_20[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_28[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_21[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_31[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_16[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_30[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_15[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_14[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/apb_dpcd_write_data[7]_i_1_n_423                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/apb_i2c_data[7]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_10[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_address[7]_i_1_n_423                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_address[15]_i_1_n_423                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_32[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_21[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_9[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_aux_request_count0                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/cfg_rx_regs_reg[21][0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_8[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_29[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_43[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_sample_aux_data_in_reg_n_423                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/sel                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_filtered_aux_data_in_reg[0][0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_5[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_21[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_4[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_25[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_22[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_0[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_17[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_13[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_20[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_2[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_11[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_5[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_18[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_2[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_13[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_23[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_29[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_19[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_33[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_18[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_14[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_16[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_15[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_10[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_7[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_15[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_13[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_19[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_16[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_4[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_8[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep__0_21[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_1[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_38[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_1[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__0_0[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_7[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_39[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_6[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_5[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_42[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_35[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_12[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_6[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/apb_direct_dpcd_access_reg_1[0]                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_11[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[191]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[711]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[215]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[9]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_14[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_rep_10[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[412]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_9[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_26[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_22[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[207]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_11[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_7[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_42[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[199]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_22[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_0[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_13[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[183]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[507]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_22[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_7[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_8[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep_30[0]                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[890]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_40[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[5]_rep__1_11[0]                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[4]_rep__0_3[0]                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[10]_5[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_41[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_15[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_12[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[1030]                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_19[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_27[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[7]_rep_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_16[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PADDR_i_reg[2]_37[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_byte_out[7]_i_1_n_423                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_byte_in__0                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/pop_mi_data                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/i_test_sink_start_crc_i_1_n_423                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[13]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[2]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[8]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[0]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[4]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[11]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[7]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                9 |              9 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/lnk_rx_data_out[15]_i_1__0_n_423                                                                                                                                                    |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/E[0]                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[5]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/lnk_rx_data_out[15]_i_1_n_423                                                                                                                                                       |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/lnk_rx_data_out[15]_i_1__2_n_423                                                                                                                                                    |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_sec_data_out[15]_i_2_n_423                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_clock_tick_1mhz_reg_0                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_reset_sr_reg[3]_1                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/tranSentC                                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_bus_timer[8]_i_1_n_423                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[899]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfla                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsnastp4egrcum25rbuey5eiqn4g5tzy3                                                                                                         |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsfgaq0b5cdkjedn5yum15rjd4egusjc1/obsaaqkb/obsftka                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/lnk_rx_data_out[15]_i_1__1_n_423                                                                                                                                                                       |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/address_i[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[0]                                                                                                                                                                                                                                                       |                7 |              9 |         1.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_168_in                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[1]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[14]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[10]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[12]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[3]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[6]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[9]_0[0]                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[15]_0[0]                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/aux_sync_pulses_request[4]_i_1_n_423                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane3_set_reg_3[0]                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1__2_n_0                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/address_i[11]_i_1_n_423                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__2_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__2_n_0                                                  |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1_n_0                                                     |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/crc_din_r_p01_cb                                                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/crc_din_r_p01_c[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane0_set_reg_2[0]                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1__0_n_0                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             10 |         1.11 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/cfg_rx_dpcd_regs_reg[390]_2[0]                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_soft_reset_reg[3]_2[0]                                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsnastp4egtaim45rbuycdhqd4egqqjl/obsaua[0]                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_pixel_hold_reg[3]_0[1]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_pixel_hold_reg[3]_0[2]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_pixel_hold_reg[3]_0[3]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/yonly_pixel_hold_reg[3]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane1_set_reg_2[0]                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_clock_width                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_ld                                                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_soft_reset_reg[3]_2[0]                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_soft_reset_reg[3]_3[0]                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                                                           |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                8 |             10 |         1.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/access_train_lane2_set_reg_3[0]                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__0_n_0                                                  |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                          | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1__1_n_0                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |             10 |        10.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__1_n_0                                                  |                2 |             10 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_0                                                                                                                                                                                                                                                                                                                                                     |                7 |             11 |         1.57 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/apb_aux_reset                                                                                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsigaqzz5cdjqegppyq0cgd1d/obsabgc/obsnba/obsfdbbx2sjukqetkeit2lhbraf5cdiyin5djy0pedyqwigrap4egqhyiqkabp2nheyrauac5yd5cdjd2a5bcd2ncpqb/obsfdbbx2okez3it5eiqn5cdjzithvcp2rcbc/obsnhpseig | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                6 |             11 |         1.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_reply_inst/i_reply_state[11]_i_2_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/SR[0]                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/i_request_state                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[0]                                                                                                                                                                                                                                                       |                7 |             12 |         1.71 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                    |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                  |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             12 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_aux_soft_reset_reg[3]_1                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                    |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                    |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_4                                                                                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/E[0]                                                                                                                                                                                      |               11 |             12 |         1.09 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x110[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x114[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/lnk_reset_fanout5_reg                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs_reg[22]_0                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_lock_score[12]_i_1__2_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_lock_score[12]_i_1__1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                               |                8 |             13 |         1.62 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_lock_score[12]_i_1_n_423                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                9 |             13 |         1.44 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_lock_score[12]_i_1__0_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_control_state[12]_i_1_n_423                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                9 |             13 |         1.44 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                7 |             13 |         1.86 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                8 |             14 |         1.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             14 |         1.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                8 |             14 |         1.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             14 |         2.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |               10 |             14 |         1.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[113]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[498]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                8 |             14 |         1.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[113]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_cdr_score                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                7 |             15 |         2.14 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_cdr_score                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               12 |             15 |         1.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               12 |             15 |         1.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                            |                8 |             15 |         1.88 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count_latch[14]_i_1__2_n_423                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/p_12_in                                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/displayport_v8_1_2_rx_descramble_inst/E[0]                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count[14]_i_1__0_n_423                                                                                                                                       |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/displayport_v8_1_2_rx_descramble_inst/E[0]                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count[14]_i_1__1_n_423                                                                                                                                       |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               11 |             15 |         1.36 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               11 |             15 |         1.36 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_bus_state__0                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |               11 |             15 |         1.36 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_cdr_score                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/displayport_v8_1_2_rx_descramble_inst/lnk_rx_lane_data_out_reg[6]_1[0]                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count[14]_i_1_n_423                                                                                                                                                             |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count_latch[14]_i_1_n_423                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/displayport_v8_1_2_rx_descramble_inst/E[0]                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count[14]_i_1__2_n_423                                                                                                                                       |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_training_cdr_score                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count_latch[14]_i_1__0_n_423                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/i_symbol_error_count_latch[14]_i_1__1_n_423                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                3 |             15 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_hswidth_match_event                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |               14 |             15 |         1.07 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               11 |             15 |         1.36 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_vswidth_match_event                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/DRP_Status_Reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vactive_rxd_axi                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_hsync                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/DRP_Status_Reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/gcrc0_1p                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_n_vid[23]_i_1__1_n_423                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_m_vid[15]_i_1_n_423                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[47]_i_1__1_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[31]_i_1__1_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[79]_i_1__0_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[15]_i_1__0_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[95]_i_1__1_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[63]_i_1__1_n_423                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[127]_i_1__1_n_423                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/cfg_rx_vidmode_regs[111]_i_1__0_n_423                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/cfg_rx_vidmode_regs[127]_i_1__0_n_423                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_user_data_valid_i_1__2_n_423                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/FSM_sequential_i_vid_state[2]_i_1__2_n_423                                                                                                                                                                               |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/cfg_rx_vidmode_regs[63]_i_1__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_addr_strobe_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/lnk_rx_user_data_valid_i_1_n_423                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/FSM_sequential_i_vid_state[2]_i_1_n_423                                                                                                                                                               |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/cfg_rx_vidmode_regs[95]_i_1__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_lnk_n_vid[23]_i_1_n_423                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_lnk_n_vid[7]_i_1_n_423                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/cfg_rx_vidmode_regs[47]_i_1__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/cfg_rx_vidmode_regs[31]_i_1__0_n_423                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_user_data_valid_i_1__1_n_423                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/FSM_sequential_i_vid_state[2]_i_1__1_n_423                                                                                                                                                            |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_lnk_n_vid[7]_i_1__1_n_423                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[746]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/timedout_cmd                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_6[0]                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[762]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[778]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_lnk_n_vid[7]_i_1__0_n_423                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_lnk_n_vid[23]_i_1__0_n_423                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/rx_vid_enable                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/s_axis_tvalid_i0                                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_user_data_valid_i_1__0_n_423                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_user_last_data_t                                                                                                                                                                               |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2[63]_i_1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2[23]_i_1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2[39]_i_1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2[79]_i_1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[800]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[63]                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2[55]_i_1_n_423                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsiceqzx5cdire1/obsfgtsp2fkczp215eiqg                                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsijpry4t5rbuwwcbtl4egqznq1/obsaaqkb/obsafqjt2wcpqmil5ezqp                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/i_read_byte_valid_reg_n_423                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsfata/obsijpry4t5rbucoopyq0elbtd/obsaaqkb/obsncfiax4lbhygef5smyp                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_vtotal_match_event                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_vres_match_event                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_vstart_match_event                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_htotal_match_event                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/p_0_in__0[1]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_line_count[15]_i_1_n_423                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_interrupt_count[15]_i_1_n_423                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1__2_n_0                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |             16 |        16.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_hstart_match_event                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[497]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_hres_match_event                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                3 |             16 |         5.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             16 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[257]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRP_Status_Reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRP_Status_Reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/hactive_rxd_axi                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/rcrc0_1p                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             17 |         1.42 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/SR[0]                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/syncstages_ff_reg[3][0]                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[499]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               10 |             17 |         1.70 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               11 |             17 |         1.55 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             17 |         2.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             17 |         8.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                     |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |             18 |         9.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             18 |         9.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             18 |         9.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__6_n_0                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__5_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                                                                      |               13 |             18 |         1.38 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/i_latch_sample                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/i_latch_sample                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/i_latch_sample                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/i_latch_sample                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             18 |         1.64 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                  |                6 |             18 |         3.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_out[15]_i_1__2_n_423                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/i_lnk_aud_valid_in43_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_out[15]_i_1__1_n_423                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             19 |         1.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_lnk_aud_valid_in43_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             19 |         3.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_audio_channel[2]_i_1_n_423                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                9 |             19 |         2.11 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             19 |         3.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             19 |         4.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             19 |         3.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                               |               13 |             20 |         1.54 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijga/obsfjakfl/obsaaqkb/obsnhsci34bba                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_syncgate_inst/i_syncgate_timer0                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_syncgate_inst/i_first_frame_active                                                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/cfg_rx_regs[431]_i_1_n_423                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                9 |             20 |         2.22 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                9 |             20 |         2.22 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_1_in__0[94]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               15 |             20 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               11 |             20 |         1.82 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               10 |             20 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/aux_i2c_timeout_count                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_i2c_inst/aux_i2c_timeout_trigger0                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               10 |             20 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_1_in__0[29]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               15 |             21 |         1.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |               11 |             21 |         1.91 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[875]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               18 |             22 |         1.22 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/D[0]                                                                                                                                                                                                                                                                                                                                        |               14 |             23 |         1.64 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             23 |         5.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             23 |         3.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/next_dual_lane_sel                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                5 |             23 |         4.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             23 |         2.09 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             23 |         3.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             23 |         4.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                                                                                                                                              |               15 |             24 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[809]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_m_aud[23]_i_1_n_423                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]_0                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             24 |         1.85 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             24 |         3.43 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0                                                |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_n_aud[23]_i_1_n_423                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                9 |             24 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/i_nvid_match_event                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             25 |        12.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[38]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |               14 |             25 |         1.79 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                                 |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/iic_rom_inst/i_serial_address[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2__0_n_0                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                              |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2__2_n_0                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__2_n_0                                                              |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/vid_phy_controller_interrupts_inst/vid_phy_axi4lite_aresetn_0                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_1_in__0[78]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               19 |             25 |         1.32 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst/E[0]                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_1_in__0[69]                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               16 |             25 |         1.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2__1_n_0                                                                                                           | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                              |                5 |             25 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             26 |         3.71 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             26 |         4.33 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             26 |         5.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                            |               12 |             26 |         2.17 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                    |                4 |             26 |         6.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                                                                  | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             26 |         5.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |             28 |        14.00 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/DRPEN_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/DRPEN_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRPEN_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRPEN_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             29 |         7.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             29 |         1.71 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRPEN_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                8 |             30 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x200[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             30 |         2.14 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[730]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               19 |             30 |         1.58 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                5 |             30 |         6.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                6 |             30 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             30 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                               |                8 |             30 |         3.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x120[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             31 |         1.94 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |               29 |             31 |         1.07 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x140[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                5 |             31 |         6.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x10C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_423                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/clear                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x10[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[873]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x154[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x124[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x134[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x158[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0[0]                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x144[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x138[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[841]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               25 |             32 |         1.28 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x30[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x1C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x208[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x214[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x24[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x218[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x38[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x2C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x300[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x308[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0xC[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x80[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x7C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x60[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x40[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x3C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x48[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x6C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x70[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x30C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x4C[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x68[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x44[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x74[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_3                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_1                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_cnt_gt_0_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[339]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2_q                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2_q[55]_i_1_n_423                                                                                                                                    |                5 |             32 |         6.40 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsnedj3it5dza4e5aqe                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/i_rsd_blk_end_q_reg_0[0]                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ext_addr[3]_i_2_n_423                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/bs_idle_time[31]_i_1_n_423                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/MULTIPLEXOR_MODULE/GEN_1_SELECT_SLAVE.M_APB_PSEL_i_reg[0]_1[0]                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[635]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               26 |             32 |         1.23 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_423                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[539]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               24 |             32 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/video_frame_crc_v1_0_2_S_AXI_inst/p_0_in                                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[603]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               28 |             32 |         1.14 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[671]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               24 |             32 |         1.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[403]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[307]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x100[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x108[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |               32 |             32 |         1.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[571]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[703]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/p_0_in[371]                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsijdd/obsfjepzemhsyp2oked                                                                                                                        |               11 |             33 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |             34 |         1.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |             34 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             34 |         2.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               16 |             34 |         2.12 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/E[0]                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |             34 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |             34 |         1.79 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |             34 |         1.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |               13 |             34 |         2.62 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |             34 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |               18 |             34 |         1.89 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               21 |             34 |         1.62 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |             34 |         1.79 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wrDataVal_reg                                                                                                                                                                                                                                                                                         |               19 |             35 |         1.84 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_164                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_173                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_174                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_info_addr[2]_i_1_n_423                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_183                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_aux_request_inst/apb_dpcd_read_reg                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |                5 |             35 |         7.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_latch_pattern_reg[2][0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_latch_pattern_reg[1][0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_latch_pattern_reg[0][0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/i_rsd_latch_pattern_reg[3][0]                                                                                                                                                                                                          | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                                                                                                                                                                                                  |               25 |             36 |         1.44 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsibbd/obsigsa0ga5rbu0idiybx5cdiuk4/obsaaqkb/obsfedj52sira12egb                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               11 |             38 |         3.45 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               14 |             38 |         2.71 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               12 |             38 |         3.17 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               12 |             38 |         3.17 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             39 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |               19 |             39 |         2.05 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ext_word_buffer_reg_0_63_0_6_i_1_n_423                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_ext_word_buffer_reg_64_127_0_6_i_1_n_423                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                       |               14 |             41 |         2.93 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                                |               15 |             41 |         2.73 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |               16 |             41 |         2.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             41 |         2.41 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                                               |               14 |             42 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_n_0                                                                                                                                                                                                                                                                                                                  |               18 |             42 |         2.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_axi2apb_inst/MULTIPLEXOR_MODULE/GEN_1_SELECT_SLAVE.M_APB_PSEL_i_reg[0]_0                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |               11 |             42 |         3.82 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |             43 |         2.26 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               16 |             43 |         2.69 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             44 |         3.14 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             44 |         3.38 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             44 |         2.59 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_00                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               16 |             44 |         2.75 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               10 |             45 |         4.50 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               13 |             45 |         3.46 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               11 |             45 |         4.09 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               11 |             45 |         4.09 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |             47 |         2.35 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             47 |         2.76 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_packet_inst/i_info_wr_en_r                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |               27 |             48 |         1.78 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |               23 |             48 |         2.09 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst/iic_edid_rom_inst/vid_edid_v1_0_0_axi2apb_inst/APB_MASTER_IF_MODULE/PWDATA_i[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/sample1_2_q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/i_mode_change_interrupt1                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_1[0]                                                                                                                                                                                                                                                       |                7 |             48 |         6.86 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             49 |         9.80 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |               32 |             50 |         1.56 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |               12 |             51 |         4.25 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |               14 |             51 |         3.64 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/i_byte0_k28_5_dly0                                                                                                                                                                                                            |               11 |             51 |         4.64 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             52 |         2.36 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             52 |         3.71 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             52 |         3.71 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_7[1]                                                                                                                                                                                                                                                       |                7 |             53 |         7.57 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               33 |             55 |         1.67 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               25 |             55 |         2.20 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               17 |             58 |         3.41 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               21 |             58 |         2.76 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               20 |             58 |         2.90 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               19 |             58 |         3.05 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                      |               18 |             60 |         3.33 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               20 |             60 |         3.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               18 |             60 |         3.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                          |               13 |             61 |         4.69 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |               27 |             61 |         2.26 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               18 |             62 |         3.44 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               18 |             62 |         3.44 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                                                                                                                                |               22 |             63 |         2.86 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_deinterleaver_inst/i_deinterleaved_dout[63]_i_1_n_423                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/i_sec_pkt_state_reg[0][0]                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               25 |             64 |         2.56 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               22 |             67 |         3.05 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               24 |             68 |         2.83 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               27 |             68 |         2.52 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                                                                                                                                                                                             |               25 |             71 |         2.84 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |               26 |             73 |         2.81 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                          |               16 |             73 |         4.56 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               26 |             76 |         2.92 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_423                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             76 |         7.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_423                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             76 |         7.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_423                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             76 |         7.60 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_423                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               10 |             76 |         7.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               26 |             80 |         3.08 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                            |               30 |             80 |         2.67 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               26 |             80 |         3.08 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                           |               29 |             81 |         2.79 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               22 |             84 |         3.82 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               24 |             84 |         3.50 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout1                                                                                                                                                                                                                                                                 |               25 |             86 |         3.44 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                       |               26 |             86 |         3.31 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout2                                                                                                                                                                                                                                                                 |               27 |             88 |         3.26 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/Red_CRC_prev0                                                                                                                                                                                                                                                                                                                                                                      |               12 |             98 |         8.17 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/obsibwd/obsabrac/obsacwa/obsiceqzx5cdire1/obsfgtsp2fkczp215eiqg                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               13 |             99 |         7.62 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                      |               33 |            100 |         3.03 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               18 |            103 |         5.72 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            103 |         5.15 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |               47 |            105 |         2.23 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                                                                   |               31 |            108 |         3.48 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/p_12_in                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               68 |            113 |         1.66 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/s_axis_tvalid_i0                                                                                                                                                                                                                                                                                               |               35 |            122 |         3.49 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                       |              100 |            122 |         1.22 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               46 |            128 |         2.78 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/sel                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               19 |            128 |         6.74 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               53 |            128 |         2.42 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/lnk_auto_reset                                                                                                                                                                                                                                   |               50 |            129 |         2.58 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |            137 |         9.13 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                                                                                                                                                                                                     |               31 |            138 |         4.45 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               29 |            145 |         5.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               27 |            145 |         5.37 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |               36 |            145 |         4.03 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               24 |            146 |         6.08 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               24 |            146 |         6.08 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                                                                                                                                                                                                                 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                                                                                                                                                                                                    |               38 |            147 |         3.87 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               55 |            148 |         2.69 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               50 |            148 |         2.96 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               31 |            148 |         4.77 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               51 |            148 |         2.90 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               27 |            148 |         5.48 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               52 |            148 |         2.85 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               27 |            148 |         5.48 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               52 |            148 |         2.85 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               50 |            148 |         2.96 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               50 |            148 |         2.96 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               57 |            148 |         2.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               51 |            148 |         2.90 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               37 |            148 |         4.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               37 |            148 |         4.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/vid_vsync                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               35 |            150 |         4.29 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_6_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_6_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                                                                                                                                                           |               68 |            181 |         2.66 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                               |               97 |            182 |         1.88 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                      |               70 |            188 |         2.69 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |               43 |            192 |         4.47 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/E[0]                                                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/vid_reset_r1                                                                                                                                                                                                                                                                      |               56 |            216 |         3.86 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |               65 |            226 |         3.48 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |               59 |            226 |         3.83 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout5                                                                                                                                                                                                                                                                 |              101 |            226 |         2.24 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |               58 |            226 |         3.90 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                                                                                                                                                                     |               73 |            232 |         3.18 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/lnk_reset_fanout3                                                                                                                                                                                                                                                                 |               73 |            316 |         4.33 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              130 |            424 |         3.26 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              181 |            433 |         2.39 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                                                                                |              250 |            484 |         1.94 |
|  dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              206 |            932 |         4.52 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              263 |           1357 |         5.16 |
|  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              527 |           1898 |         3.60 |
|  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              598 |           1908 |         3.19 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                         |              324 |           1964 |         6.06 |
|  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                         |             1127 |           4495 |         3.99 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


