# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fig_7_7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem {C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem" C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v 
# -- Compiling module fig_7_7
# -- Compiling module one_by_two_dec
# 
# Top level modules:
# 	fig_7_7
# End time: 14:48:27 on Nov 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Downloads/digital_design/common {C:/Users/home/Downloads/digital_design/common/binary_cell.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Downloads/digital_design/common" C:/Users/home/Downloads/digital_design/common/binary_cell.v 
# -- Compiling module binary_cell
# -- Compiling module sr_latch
# 
# Top level modules:
# 	binary_cell
# End time: 14:48:27 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7_tb.v
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:47 on Nov 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7_tb.v 
# -- Compiling module fig_7_7_tb
# 
# Top level modules:
# 	fig_7_7_tb
# End time: 14:49:47 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fig_7_7_tb
# vsim work.fig_7_7_tb 
# Start time: 14:49:52 on Nov 17,2019
# Loading work.fig_7_7_tb
# Loading work.fig_7_7
# Loading work.one_by_two_dec
# Loading work.binary_cell
# Loading work.sr_latch
add wave -position insertpoint  \
sim:/fig_7_7_tb/mem_en \
sim:/fig_7_7_tb/rd_wr \
sim:/fig_7_7_tb/addr \
sim:/fig_7_7_tb/wr_data \
sim:/fig_7_7_tb/rd_data
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7_tb.v(45)
#    Time: 330 ps  Iteration: 0  Instance: /fig_7_7_tb
# 1
# Break in Module fig_7_7_tb at C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7_tb.v line 45
# End time: 14:51:22 on Nov 17,2019, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
