instruction: SHR
syntax: SHR     D,{#}S   {WC/WZ/WCZ}
encoding: EEEE 0000010 CZI DDDDDDDDD SSSSSSSSS
description: |
  Shift right
timing:
  cycles: 2
  type: fixed
group: Math and Logic
flags_affected:
  C: last bit shifted out if S[4:0] > 0, else D[0]
