# This is the hw.tcl file for 'streamtoblock_fft_DUT'
# Generated by High Level Design Compiler for Intel(R) FPGAs 

package require -exact qsys 14.1

# module streamtoblock_fft_DUT
set_module_property NAME streamtoblock_fft_DUT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME streamtoblock_fft_DUT
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL streamtoblock_fft_DUT

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_safe_path_flat_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat.vhd" VHDL PATH "streamtoblock_fft_DUT_safe_path_flat.vhd"
	add_fileset_file "streamtoblock_fft_DUT.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL streamtoblock_fft_DUT

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_safe_path_flat_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat.vhd" VHDL PATH "streamtoblock_fft_DUT_safe_path_flat.vhd"
	add_fileset_file "streamtoblock_fft_DUT.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL streamtoblock_fft_DUT

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_safe_path_flat_ver.sv"
	add_fileset_file "streamtoblock_fft_DUT_safe_path_flat.vhd" VHDL PATH "streamtoblock_fft_DUT_safe_path_flat.vhd"
	add_fileset_file "streamtoblock_fft_DUT.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex" HEX PATH "streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_clock
add_interface bus_clock clock end
set_interface_property bus_clock ENABLED true
add_interface_port bus_clock bus_clk clk Input 1

# Interface bus_clock_reset
add_interface bus_clock_reset reset end
set_interface_property bus_clock_reset ENABLED true
set_interface_property bus_clock_reset ASSOCIATED_CLOCK bus_clock
add_interface_port bus_clock_reset bus_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 4
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK bus_clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 14
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp rx_vin_s valid_rx_vin_s Input 1
set_port_property rx_vin_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp rx_chin_s channel_rx_chin_s Input 8
add_interface_port exp rx_din_im data_rx_din_im Input 16
add_interface_port exp rx_din_re data_rx_din_re Input 16
add_interface_port exp fft_in_s data_fft_in_s Input 4
add_interface_port exp cp_in_s data_cp_in_s Input 16
add_interface_port exp nprb_s data_nprb_s Input 16
add_interface_port exp hcs_bypass_s data_hcs_bypass_s Input 1
set_port_property hcs_bypass_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp fft_gain_s data_fft_gain_s Input 16
add_interface_port exp fft_gain_im_s data_fft_gain_im_s Input 16
add_interface_port exp fft_shift_s data_fft_shift_s Input 4
add_interface_port exp time_ref_in_s data_time_ref_in_s Input 64
add_interface_port exp DC_SC_EN_s data_DC_SC_EN_s Input 1
set_port_property DC_SC_EN_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp CP_EN_s data_CP_EN_s Input 1
set_port_property CP_EN_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ripple_comp_en_s data_ripple_comp_en_s Input 1
set_port_property ripple_comp_en_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp rc_bw_sel_s data_rc_bw_sel_s Input 1
set_port_property rc_bw_sel_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp sym_metadata_in_s data_sym_metadata_in_s Input 64
add_interface_port exp sym_metadata_in_valid_s data_sym_metadata_in_valid_s Input 1
set_port_property sym_metadata_in_valid_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp rx_valid_s valid_rx_valid_s Output 1
set_port_property rx_valid_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp rx_chout_s channel_rx_chout_s Output 8
add_interface_port exp rx_dout_im data_rx_dout_im Output 16
add_interface_port exp rx_dout_re data_rx_dout_re Output 16
add_interface_port exp fft_vout_s valid_fft_vout_s Output 1
set_port_property fft_vout_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp fft_chout_s channel_fft_chout_s Output 8
add_interface_port exp fft_dout_im data_fft_dout_im Output 16
add_interface_port exp fft_dout_re data_fft_dout_re Output 16
add_interface_port exp nsc_out_s data_nsc_out_s Output 16
add_interface_port exp size_out_s data_size_out_s Output 4
add_interface_port exp td_time_out_s data_td_time_out_s Output 64
add_interface_port exp fd_data_v_s valid_fd_data_v_s Output 1
set_port_property fd_data_v_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp fd_data_c_s channel_fd_data_c_s Output 8
add_interface_port exp fd_data_q_im data_fd_data_q_im Output 16
add_interface_port exp fd_data_q_re data_fd_data_q_re Output 16
add_interface_port exp eAxCout_s data_eAxCout_s Output 2
add_interface_port exp eop_eAxC_s data_eop_eAxC_s Output 1
set_port_property eop_eAxC_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp eop_sym_s data_eop_sym_s Output 1
set_port_property eop_sym_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp sop_eAxC_s data_sop_eAxC_s Output 1
set_port_property sop_eAxC_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp sop_sym_s data_sop_sym_s Output 1
set_port_property sop_sym_s VHDL_TYPE STD_LOGIC_VECTOR
