

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Oct 15 11:10:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1505|     1505|  7.525 us|  7.525 us|  1505|  1505|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s  |       66|       66|   0.330 us|   0.330 us|   66|   66|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3          |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2          |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_968_1_VITIS_LOOP_969_2  |     1504|     1504|        94|          -|          -|    16|        no|
        | + VITIS_LOOP_903_1                  |       24|       24|        12|          -|          -|     2|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       37|      407|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|       61|      598|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s  |        0|   0|  23|  256|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2          |        0|   0|   7|   70|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3          |        0|   0|   7|   81|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  37|  407|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper12_local_C_V  |        4|  0|   0|    0|     8|  128|     1|         1024|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                |        4|  0|   0|    0|     8|  128|     1|         1024|
    +-------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_117_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln870_fu_129_p2              |         +|   0|  0|   9|           2|           1|
    |icmp_ln1049_fu_135_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1069_10_fu_123_p2         |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1069_fu_111_p2            |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  49|          17|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  37|          7|    1|          7|
    |c4_V_reg_70                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_092_din    |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L1_out_0_092_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_0_193_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_088_read                  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62                       |   9|          2|    5|         10|
    |local_C_V_address0                          |  14|          3|    3|          9|
    |local_C_V_ce0                               |  14|          3|    1|          3|
    |local_C_V_ce1                               |   9|          2|    1|          2|
    |local_C_V_we1                               |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 142|         30|  145|        300|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1069_reg_155                                                          |  5|   0|    5|          0|
    |add_ln870_reg_163                                                           |  2|   0|    2|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_V_reg_70                                                                 |  2|   0|    2|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96_ap_start_reg          |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln1049_reg_168                                                         |  1|   0|    1|          0|
    |indvar_flatten7_fu_62                                                       |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 24|   0|   24|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_193_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_193_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_193|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_din      |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_092_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_092|       pointer|
|fifo_C_drain_PE_0_088_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_088|       pointer|
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

