// Seed: 236716349
module module_0 (
    input supply1 id_0,
    output tri0 id_1
    , id_7,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    input wire id_5
);
  wire id_8;
  tri1 id_9 = 1, id_10, id_11;
  assign id_7 = 1'b0 - ~id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    output uwire id_7,
    input tri id_8,
    input supply0 id_9
);
  assign id_7 = 1;
  always @(1 == 1'b0 or negedge 1);
  module_0(
      id_2, id_6, id_5, id_7, id_5, id_8
  );
endmodule
