{
  "filename": "j49a49",
  "responsibilities": [
    "Contribute to ASIC digital \u00b5Architecture and design for low-power interconnect and power management IPs",
    "Assist performance/power analysis of the design and help meet the power and performance targets",
    "Work with architects to map algorithms on the hardware",
    "Support hand-off and integration of blocks into larger SoC environments",
    "Work across disciplines, brainstorm big ideas and build new methodologies"
  ],
  "qualifications": [
    "Digital design skills",
    "Experience in digital design \u00b5Architecture, RTL coding",
    "Experience in SoC bus and interconnect protocols",
    "Proficiency with at least 1 procedural programming language (C, C++, Python etc.)"
  ],
  "analysis": "The job responsibilities and skills listed are focused on digital design, \u00b5Architecture, RTL coding, and SoC environments. The responsibilities include contributing to ASIC digital \u00b5Architecture, assisting in performance/power analysis, working with architects to map algorithms on hardware, and supporting integration of blocks into larger SoC environments. The skills required include digital design skills, experience in digital design \u00b5Architecture, RTL coding, and proficiency in procedural programming languages like C, C++, and Python.\n\nThere is no mention of Generative AI (GenAI) or language models (LLMs) in the responsibilities or skills. The focus is on hardware design and integration, performance analysis, and digital design methodologies, which are not directly related to GenAI or LLMs. Therefore, it is unlikely that this job involves working with Generative AI or language models.",
  "is_genai_role": false
}