# verilogExample
An example project using System Verilog for the Test Bench and Verilog for RTL.
