<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Oct 22 12:11:51 2018</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2015.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1412921</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211325348_0_0_968</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a100t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>csg324</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>d475eac6415a5926a6fabe697cde1936</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>02958141145c4546bf697b66daaa0f73</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>9</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 8 or later , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3392 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=3</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=3</TD>
   <TD>totalimplruns=3</TD>
   <TD>core_container=true</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=25</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>carry4=168</TD>
    <TD>dsp48e1=10</TD>
    <TD>fdce=700</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=56</TD>
    <TD>fdre=3471</TD>
    <TD>fdse=25</TD>
    <TD>gnd=476</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=6</TD>
    <TD>lut1=119</TD>
    <TD>lut2=310</TD>
    <TD>lut3=1036</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=492</TD>
    <TD>lut5=484</TD>
    <TD>lut6=860</TD>
    <TD>muxf7=117</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=2</TD>
    <TD>obuf=9</TD>
    <TD>obuft=12</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=32</TD>
    <TD>srl16e=102</TD>
    <TD>vcc=153</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>carry4=168</TD>
    <TD>dsp48e1=10</TD>
    <TD>fdce=700</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=56</TD>
    <TD>fdre=3471</TD>
    <TD>fdse=25</TD>
    <TD>gnd=476</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=9</TD>
    <TD>lut1=119</TD>
    <TD>lut2=310</TD>
    <TD>lut3=1036</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=492</TD>
    <TD>lut5=484</TD>
    <TD>lut6=860</TD>
    <TD>muxf7=117</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=2</TD>
    <TD>obuf=9</TD>
    <TD>obuft=12</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=32</TD>
    <TD>srl16e=102</TD>
    <TD>vcc=153</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=4084</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=101</TD>
    <TD>bram_ports_augmented=32</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=66</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=calc</TD>
    <TD>x_ipversion=1.00.a</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>numblks=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>numreposblks=3</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=true</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=9</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=1</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=1</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=1</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=512x36</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=509</TD>
    <TD>c_prog_full_thresh_negate_val=508</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=512</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=9</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=9</TD>
    <TD>c_wr_depth=512</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=9</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=true</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=15</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=32</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=4</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=8kx4</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=32765</TD>
    <TD>c_prog_full_thresh_negate_val=32764</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=262144</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=18</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=15</TD>
    <TD>c_wr_depth=32768</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=15</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipversion=7.1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_has_add=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_subtract=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_absolute=0</TD>
    <TD>c_has_logarithm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_exponential=0</TD>
    <TD>c_has_fma=1</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_a_fraction_width=24</TD>
    <TD>c_b_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_fraction_width=24</TD>
    <TD>c_c_width=32</TD>
    <TD>c_c_fraction_width=24</TD>
    <TD>c_result_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_fraction_width=24</TD>
    <TD>c_compare_operation=8</TD>
    <TD>c_latency=10</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=2</TD>
    <TD>c_bram_usage=0</TD>
    <TD>c_rate=1</TD>
    <TD>c_accum_input_msb=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aclken=1</TD>
    <TD>c_has_aresetn=1</TD>
    <TD>c_throttle_scheme=1</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c=1</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_operation=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_result_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_b_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tuser_width=1</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_fixed_data_unsigned=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipversion=7.1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_has_add=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_subtract=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_absolute=0</TD>
    <TD>c_has_logarithm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_exponential=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_a_fraction_width=24</TD>
    <TD>c_b_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_fraction_width=24</TD>
    <TD>c_c_width=32</TD>
    <TD>c_c_fraction_width=24</TD>
    <TD>c_result_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_fraction_width=24</TD>
    <TD>c_compare_operation=8</TD>
    <TD>c_latency=12</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=2</TD>
    <TD>c_bram_usage=0</TD>
    <TD>c_rate=1</TD>
    <TD>c_accum_input_msb=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aclken=1</TD>
    <TD>c_has_aresetn=1</TD>
    <TD>c_throttle_scheme=1</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_operation=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_result_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_b_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tuser_width=1</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_fixed_data_unsigned=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_1/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipversion=7.1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_has_add=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_subtract=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_absolute=0</TD>
    <TD>c_has_logarithm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_exponential=0</TD>
    <TD>c_has_fma=1</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_a_fraction_width=24</TD>
    <TD>c_b_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_fraction_width=24</TD>
    <TD>c_c_width=32</TD>
    <TD>c_c_fraction_width=24</TD>
    <TD>c_result_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_fraction_width=24</TD>
    <TD>c_compare_operation=8</TD>
    <TD>c_latency=20</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=2</TD>
    <TD>c_bram_usage=0</TD>
    <TD>c_rate=1</TD>
    <TD>c_accum_input_msb=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aclken=1</TD>
    <TD>c_has_aresetn=1</TD>
    <TD>c_throttle_scheme=1</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c=1</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_operation=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_result_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_b_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tuser_width=1</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_fixed_data_unsigned=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7a100tcsg324-1</TD>
    <TD>package=csg324</TD>
    <TD>speedgrade=-1</TD>
    <TD>version=2015.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=nt64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=3.000000</TD>
    <TD>pct_inputs_defined=11</TD>
    <TD>user_junc_temp=25.6 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=4.6</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=4.6 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=5.7 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=25.6 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>toggle_rate=False</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>read_saif=False</TD>
    <TD>on-chip_power=0.129405</TD>
    <TD>dynamic=0.030723</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=4.6</TD>
    <TD>thetasa=4.6 (C/W)</TD>
    <TD>thetajb=5.7 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.006585</TD>
    <TD>logic=0.008778</TD>
    <TD>signals=0.009452</TD>
    <TD>bram=0.001198</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=0.004417</TD>
    <TD>i/o=0.000292</TD>
    <TD>devstatic=0.098682</TD>
    <TD>vccint_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_total_current=0.046287</TD>
    <TD>vccint_dynamic_current=0.030482</TD>
    <TD>vccint_static_current=0.015805</TD>
    <TD>vccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_total_current=0.018153</TD>
    <TD>vccaux_dynamic_current=0.000007</TD>
    <TD>vccaux_static_current=0.018146</TD>
    <TD>vcco33_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_total_current=0.004058</TD>
    <TD>vcco33_dynamic_current=0.000058</TD>
    <TD>vcco33_static_current=0.004000</TD>
    <TD>vcco25_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccbram_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_total_current=0.001051</TD>
    <TD>vccbram_dynamic_current=0.000037</TD>
    <TD>vccbram_static_current=0.001014</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>vccadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
    <TD>confidence_level_design_state=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=Low</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_device_models=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=2633</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=63400</TD>
    <TD>slice_luts_util_percentage=4.15</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=2571</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_util_percentage=4.06</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=62</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_util_percentage=0.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=62</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=4084</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=126800</TD>
    <TD>slice_registers_util_percentage=3.22</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=4084</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=126800</TD>
    <TD>register_as_flip_flop_util_percentage=3.22</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=126800</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=117</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=31700</TD>
    <TD>f7_muxes_util_percentage=0.37</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=2</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=15850</TD>
    <TD>f8_muxes_util_percentage=0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=1174</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=15850</TD>
    <TD>slice_util_percentage=7.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=862</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=312</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=2571</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_util_percentage=4.06</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=2017</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=554</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=62</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_util_percentage=0.33</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_used=62</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>using_o5_output_only_used=7</TD>
    <TD>using_o5_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=16</TD>
    <TD>using_o6_output_only_fixed=</TD>
    <TD>using_o5_and_o6_used=39</TD>
    <TD>using_o5_and_o6_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=3725</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
    <TD>lut_flip_flop_pairs_available=63400</TD>
    <TD>lut_flip_flop_pairs_util_percentage=5.88</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_used=1920</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_lut_used=1099</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_flip_flop_used=706</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
    <TD>unique_control_sets_used=88</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=228(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=32.5</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=135</TD>
    <TD>block_ram_tile_util_percentage=24.07</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_used=32</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_available=135</TD>
    <TD>ramb36_fifo_util_percentage=23.70</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=32</TD>
    <TD>ramb18_used=1</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=270</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.37</TD>
    <TD>ramb18e1_only_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=10</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=240</TD>
    <TD>dsps_util_percentage=4.17</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=10</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=24</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=6</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=6</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=12</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=96</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=24</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=3347</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut3_used=981</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_used=832</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>fdce_used=673</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=500</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut5_used=428</TD>
    <TD>lut5_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=345</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>carry4_used=152</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=117</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>srl16e_used=101</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_used=39</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>fdpe_used=39</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=32</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>fdse_used=25</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1_used=10</TD>
    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
    <TD>obuf_used=9</TD>
    <TD>obuf_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=9</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>bufg_used=4</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=2</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>ramb18e1_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>pci33_3=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i=0</TD>
    <TD>lvttl=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_mobile_ddr=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mobile_ddr=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_r=0</TD>
    <TD>rsds_25=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>tmds_33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=2766</TD>
    <TD>ff=4084</TD>
    <TD>bram36=32</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=88</TD>
    <TD>dsp=10</TD>
    <TD>iob=18</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=4</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=9386</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=8293</TD>
    <TD>pins=52482</TD>
    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=5471688</TD>
    <TD>actual_expansions=6136994</TD>
    <TD>router_runtime=37.632000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7a100tcsg324-1</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=main</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-link_dcps=default::[not_specified]</TD>
    <TD>-rtl_load_constraints=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:11s</TD>
    <TD>memory_peak=786.375MB</TD>
    <TD>memory_gain=559.211MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=post-synthesis</TD>
    <TD>-sim_type=functional</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
