# Digital System Design Lab
- **[Ahnaf Shahrear Khan](https://github.com/ahnafshahrear)**
- **Computer Science & Engineering, University of Rajshahi**
- **Code: `CSE-2112`**

## Language
- **Verilog - a Hardware Description Language used to model electronic systems**

## Lab Tasks
- **Binary Adder & Subtractor ✓**
- **Binary Ripple Counter ✓**
- **Full Adder ✓**
- **Half Adder ✓**
- **Jk Flip Flop ✓**
- **Mod 10 Counter ✓**
- **Ripple Adder ✓**
- **Sequence Counter ✓**
- **Up & Down Counter ✓**
