{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "mul64": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./mul64.v:1.1-13.10"
      },
      "ports": {
        "A1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "Y1": {
          "direction": "output",
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
        },
        "Y2": {
          "direction": "output",
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
        }
      },
      "cells": {
        "$mul$./mul64.v:9$1": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000001000000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000001000000",
            "Y_WIDTH": "00000000000000000000000001000000"
          },
          "attributes": {
            "src": "./mul64.v:9.18-9.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
            "Y": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
          }
        }
      },
      "netnames": {
        "A1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "./mul64.v:2.15-2.17"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "./mul64.v:4.15-4.17"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "./mul64.v:3.15-3.17"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "./mul64.v:5.15-5.17"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
          "attributes": {
            "src": "./mul64.v:9.14-9.15"
          }
        },
        "Y1": {
          "hide_name": 0,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "src": "./mul64.v:6.16-6.18"
          }
        },
        "Y2": {
          "hide_name": 0,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
          "attributes": {
            "src": "./mul64.v:7.16-7.18"
          }
        }
      }
    },
    "v2f_add": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:48.1-59.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:55.22-55.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:56.22-56.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:57.23-57.24"
          }
        }
      }
    },
    "v2f_and": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:113.1-124.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:120.22-120.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:121.22-121.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:122.23-122.24"
          }
        }
      }
    },
    "v2f_div": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:61.1-72.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:68.22-68.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:69.22-69.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:70.23-70.24"
          }
        }
      }
    },
    "v2f_eq": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:249.1-260.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:256.22-256.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:257.22-257.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:258.23-258.24"
          }
        }
      }
    },
    "v2f_ge": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:222.1-233.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:229.15-229.16"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:230.15-230.16"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:231.9-231.10"
          }
        }
      }
    },
    "v2f_gt": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:196.1-207.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:203.15-203.16"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:204.15-204.16"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:205.9-205.10"
          }
        }
      }
    },
    "v2f_le": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:235.1-246.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:242.15-242.16"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:243.15-243.16"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:244.9-244.10"
          }
        }
      }
    },
    "v2f_lt": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:209.1-220.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 66 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:216.15-216.16"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:217.15-217.16"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:218.9-218.10"
          }
        }
      }
    },
    "v2f_mod": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:87.1-98.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:94.22-94.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:95.22-95.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:96.23-96.24"
          }
        }
      }
    },
    "v2f_mul": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:38.1-46.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$mul$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45$2": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$mul$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45$2_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45.13-45.16"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:39.22-39.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:40.22-40.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:41.23-41.24"
          }
        }
      }
    },
    "v2f_mux": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:287.1-295.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 7, 8 ]
        }
      },
      "cells": {
        "$ternary$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294.13-294.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "S": [ 6 ],
            "Y": [ 7, 8 ]
          }
        }
      },
      "netnames": {
        "$ternary$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294$7_Y": {
          "hide_name": 1,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294.13-294.22"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:290.20-290.21"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:291.20-291.21"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:292.8-292.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:293.21-293.22"
          }
        }
      }
    },
    "v2f_ne": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:262.1-273.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:269.22-269.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:270.22-270.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:271.23-271.24"
          }
        }
      }
    },
    "v2f_neg": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:1.1-8.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:5.22-5.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:6.23-6.24"
          }
        }
      }
    },
    "v2f_not": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:10.1-17.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:14.22-14.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:15.23-15.24"
          }
        }
      }
    },
    "v2f_or": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:126.1-137.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:133.22-133.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:134.22-134.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:135.23-135.24"
          }
        }
      }
    },
    "v2f_pmux": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:275.1-284.10"
      },
      "parameter_default_values": {
        "S_WIDTH": "00000000000000000000000000000000",
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 5, 6 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 7, 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:279.20-279.21"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:280.29-280.30"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:281.22-281.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:282.21-282.22"
          }
        }
      }
    },
    "v2f_pow": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:139.1-150.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:146.22-146.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:147.22-147.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:148.23-148.24"
          }
        }
      }
    },
    "v2f_reduce_and": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:28.1-35.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:32.22-32.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:33.23-33.24"
          }
        }
      }
    },
    "v2f_reduce_or": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:19.1-26.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:23.22-23.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:24.23-24.24"
          }
        }
      }
    },
    "v2f_shl": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:153.1-161.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$shl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160$3": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160.13-160.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$shl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160$3_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160.13-160.19"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:154.22-154.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:155.22-155.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:156.23-156.24"
          }
        }
      }
    },
    "v2f_shr": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:186.1-194.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$shr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193$6": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193.13-193.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$shr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193$6_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193.13-193.19"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:187.22-187.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:188.22-188.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:189.23-189.24"
          }
        }
      }
    },
    "v2f_sshl": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:164.1-172.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$sshl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171$4": {
          "hide_name": 1,
          "type": "$sshl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171.13-171.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$sshl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171$4_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171.13-171.20"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:165.22-165.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:166.22-166.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:167.23-167.24"
          }
        }
      }
    },
    "v2f_sshr": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:175.1-183.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$sshr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182$5": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182.13-182.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$sshr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182$5_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182.13-182.20"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:176.22-176.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:177.22-177.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:178.23-178.24"
          }
        }
      }
    },
    "v2f_sub": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:74.1-85.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:81.22-81.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:82.22-82.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:83.23-83.24"
          }
        }
      }
    },
    "v2f_xor": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:100.1-111.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:107.22-107.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:108.22-108.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:109.23-109.24"
          }
        }
      }
    }
  }
}
