Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 16:35:56 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing -max_paths 10 -file ./report/kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDSE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDSE (Setup_fdse_C_S)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[0]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[10]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[10]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[11]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[11]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[12]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[12]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[13]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[14]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[15]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[16]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[16]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[17]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_32_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.327ns (40.831%)  route 1.923ns (59.169%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  bd_0_i/hls_inst/inst/i_fu_32_reg[1]/Q
                         net (fo=3, unplaced)         0.537     1.582    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.213     1.795 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     1.795    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_32_n_4
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.409     2.204 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.007     2.211    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_20_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.300 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.300    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_done_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.719     3.197    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln24_fu_67_p2
                         LUT3 (Prop_lut3_I1_O)        0.097     3.294 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_32[0]_i_1/O
                         net (fo=64, unplaced)        0.660     3.954    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_68
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=96, unset)           0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_32_reg[18]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/i_fu_32_reg[18]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.362    




