Manifest {manifestHash = (2496237160434965822,Nothing), successFlags = (20,20,False), portInNames = ["clk","reset","iBusWishbone_DAT_MISO","iBusWishbone_ACK","iBusWishbone_ERR","dBusWishbone_DAT_MISO","dBusWishbone_ACK","dBusWishbone_ERR","timerInterrupt","softwareInterrupt","externalInterrupt"], portInTypes = ["contranomyRVFI.contranomyrvfi_types.clk_core","contranomyRVFI.contranomyrvfi_types.rst_core","std_logic_vector(31 downto 0)","boolean","boolean","std_logic_vector(31 downto 0)","boolean","boolean","boolean","boolean","std_logic_vector(31 downto 0)"], portOutNames = ["iBusWishbone_ADR","iBusWishbone_DAT_MOSI","iBusWishbone_SEL","iBusWishbone_CYC","iBusWishbone_STB","iBusWishbone_WE","iBusWishbone_CTI","iBusWishbone_BTE","dBusWishbone_ADR","dBusWishbone_DAT_MOSI","dBusWishbone_SEL","dBusWishbone_CYC","dBusWishbone_STB","dBusWishbone_WE","dBusWishbone_CTI","dBusWishbone_BTE","rvfi_valid","rvfi_order","rvfi_insn","rvfi_trap","rvfi_halt","rvfi_intr","rvfi_mode","rvfi_ixl","rvfi_rs1_addr","rvfi_rs2_addr","rvfi_rs1_rdata","rvfi_rs2_rdata","rvfi_rd_addr","rvfi_rd_wdata","rvfi_pc_rdata","rvfi_pc_wdata","rvfi_mem_addr","rvfi_mem_rmask","rvfi_mem_wmask","rvfi_mem_rdata","rvfi_mem_wdata","rvfi_csr_misa_rmask","rvfi_csr_misa_wmask","rvfi_csr_misa_rdata","rvfi_csr_misa_wdata"], portOutTypes = ["std_logic_vector(29 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(3 downto 0)","boolean","boolean","boolean","std_logic_vector(2 downto 0)","contranomyRVFI.contranomyrvfi_types.bursttypeextension","std_logic_vector(29 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(3 downto 0)","boolean","boolean","boolean","std_logic_vector(2 downto 0)","contranomyRVFI.contranomyrvfi_types.bursttypeextension","boolean","unsigned(63 downto 0)","std_logic_vector(31 downto 0)","boolean","boolean","boolean","std_logic_vector(1 downto 0)","std_logic_vector(1 downto 0)","contranomyRVFI.contranomyrvfi_types.register_r","contranomyRVFI.contranomyrvfi_types.register_r","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","contranomyRVFI.contranomyrvfi_types.register_r","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(3 downto 0)","std_logic_vector(3 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)","std_logic_vector(31 downto 0)"], componentNames = ["core_0","registerfile_0","contranomyRVFI","decodeinstruction_0","alu_0","loadstoreunit_0","branchunit_0","handleexceptions_0","csrunit_0","torvfi_0"]}

