// Seed: 1970501066
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  always @(1 or posedge id_0) begin
    id_2 <= id_0;
  end
endmodule
