<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>regs.h source code [linux-4.14.y/drivers/net/ethernet/intel/e1000e/regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/e1000e/regs.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>e1000e</a>/<a href='regs.h.html'>regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Intel PRO/1000 Linux driver</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 1999 - 2015 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="6">6</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="9">9</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="10">10</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="11">11</th><td><i> * more details.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="14">14</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="17">17</th><td><i> * Linux NICS &lt;linux.nics@intel.com&gt;</i></td></tr>
<tr><th id="18">18</th><td><i> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="19">19</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/_E1000E_REGS_H_">_E1000E_REGS_H_</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/_E1000E_REGS_H_" data-ref="_M/_E1000E_REGS_H_">_E1000E_REGS_H_</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL" data-ref="_M/E1000_CTRL">E1000_CTRL</dfn>	0x00000	/* Device Control - RW */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS" data-ref="_M/E1000_STATUS">E1000_STATUS</dfn>	0x00008	/* Device Status - RO */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD" data-ref="_M/E1000_EECD">E1000_EECD</dfn>	0x00010	/* EEPROM/Flash Control - RW */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD" data-ref="_M/E1000_EERD">E1000_EERD</dfn>	0x00014	/* EEPROM Read - RW */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT" data-ref="_M/E1000_CTRL_EXT">E1000_CTRL_EXT</dfn>	0x00018	/* Extended Device Control - RW */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/E1000_FLA" data-ref="_M/E1000_FLA">E1000_FLA</dfn>	0x0001C	/* Flash Access - RW */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC" data-ref="_M/E1000_MDIC">E1000_MDIC</dfn>	0x00020	/* MDI Control - RW */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL" data-ref="_M/E1000_SCTL">E1000_SCTL</dfn>	0x00024	/* SerDes Control - RW */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAL" data-ref="_M/E1000_FCAL">E1000_FCAL</dfn>	0x00028	/* Flow Control Address Low - RW */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAH" data-ref="_M/E1000_FCAH">E1000_FCAH</dfn>	0x0002C	/* Flow Control Address High -RW */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXT" data-ref="_M/E1000_FEXT">E1000_FEXT</dfn>	0x0002C	/* Future Extended - RW */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM" data-ref="_M/E1000_FEXTNVM">E1000_FEXTNVM</dfn>	0x00028	/* Future Extended NVM - RW */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM3" data-ref="_M/E1000_FEXTNVM3">E1000_FEXTNVM3</dfn>	0x0003C	/* Future Extended NVM 3 - RW */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM4" data-ref="_M/E1000_FEXTNVM4">E1000_FEXTNVM4</dfn>	0x00024	/* Future Extended NVM 4 - RW */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM6" data-ref="_M/E1000_FEXTNVM6">E1000_FEXTNVM6</dfn>	0x00010	/* Future Extended NVM 6 - RW */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM7" data-ref="_M/E1000_FEXTNVM7">E1000_FEXTNVM7</dfn>	0x000E4	/* Future Extended NVM 7 - RW */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM9" data-ref="_M/E1000_FEXTNVM9">E1000_FEXTNVM9</dfn>	0x5BB4	/* Future Extended NVM 9 - RW */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM11" data-ref="_M/E1000_FEXTNVM11">E1000_FEXTNVM11</dfn>	0x5BBC	/* Future Extended NVM 11 - RW */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEANACFG" data-ref="_M/E1000_PCIEANACFG">E1000_PCIEANACFG</dfn>	0x00F18	/* PCIE Analog Config */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_FCT" data-ref="_M/E1000_FCT">E1000_FCT</dfn>	0x00030	/* Flow Control Type - RW */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_VET" data-ref="_M/E1000_VET">E1000_VET</dfn>	0x00038	/* VLAN Ether Type - RW */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR" data-ref="_M/E1000_ICR">E1000_ICR</dfn>	0x000C0	/* Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_ITR" data-ref="_M/E1000_ITR">E1000_ITR</dfn>	0x000C4	/* Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS" data-ref="_M/E1000_ICS">E1000_ICS</dfn>	0x000C8	/* Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS" data-ref="_M/E1000_IMS">E1000_IMS</dfn>	0x000D0	/* Interrupt Mask Set - RW */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC" data-ref="_M/E1000_IMC">E1000_IMC</dfn>	0x000D8	/* Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM" data-ref="_M/E1000_IAM">E1000_IAM</dfn>	0x000E0	/* Interrupt Acknowledge Auto Mask */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR" data-ref="_M/E1000_IVAR">E1000_IVAR</dfn>	0x000E4	/* Interrupt Vector Allocation Register - RW */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_SVCR" data-ref="_M/E1000_SVCR">E1000_SVCR</dfn>	0x000F0</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_SVT" data-ref="_M/E1000_SVT">E1000_SVT</dfn>	0x000F4</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_LPIC" data-ref="_M/E1000_LPIC">E1000_LPIC</dfn>	0x000FC	/* Low Power IDLE control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL" data-ref="_M/E1000_RCTL">E1000_RCTL</dfn>	0x00100	/* Rx Control - RW */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_FCTTV" data-ref="_M/E1000_FCTTV">E1000_FCTTV</dfn>	0x00170	/* Flow Control Transmit Timer Value - RW */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW" data-ref="_M/E1000_TXCW">E1000_TXCW</dfn>	0x00178	/* Tx Configuration Word - RW */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW" data-ref="_M/E1000_RXCW">E1000_RXCW</dfn>	0x00180	/* Rx Configuration Word - RO */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC" data-ref="_M/E1000_PBA_ECC">E1000_PBA_ECC</dfn>	0x01100	/* PBA ECC Register */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL" data-ref="_M/E1000_TCTL">E1000_TCTL</dfn>	0x00400	/* Tx Control - RW */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT" data-ref="_M/E1000_TCTL_EXT">E1000_TCTL_EXT</dfn>	0x00404	/* Extended Tx Control - RW */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG" data-ref="_M/E1000_TIPG">E1000_TIPG</dfn>	0x00410	/* Tx Inter-packet gap -RW */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_AIT" data-ref="_M/E1000_AIT">E1000_AIT</dfn>	0x00458	/* Adaptive Interframe Spacing Throttle - RW */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL" data-ref="_M/E1000_LEDCTL">E1000_LEDCTL</dfn>	0x00E00	/* LED Control - RW */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL" data-ref="_M/E1000_EXTCNF_CTRL">E1000_EXTCNF_CTRL</dfn>	0x00F00	/* Extended Configuration Control */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE" data-ref="_M/E1000_EXTCNF_SIZE">E1000_EXTCNF_SIZE</dfn>	0x00F08	/* Extended Configuration Size */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL" data-ref="_M/E1000_PHY_CTRL">E1000_PHY_CTRL</dfn>	0x00F10	/* PHY Control Register in CSR */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/E1000_POEMB" data-ref="_M/E1000_POEMB">E1000_POEMB</dfn>	E1000_PHY_CTRL	/* PHY OEM Bits */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA" data-ref="_M/E1000_PBA">E1000_PBA</dfn>	0x01000	/* Packet Buffer Allocation - RW */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS" data-ref="_M/E1000_PBS">E1000_PBS</dfn>	0x01008	/* Packet Buffer Size */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS" data-ref="_M/E1000_PBECCSTS">E1000_PBECCSTS</dfn>	0x0100C	/* Packet Buffer ECC Status - RW */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_IOSFPC" data-ref="_M/E1000_IOSFPC">E1000_IOSFPC</dfn>	0x00F28	/* TX corrupted data  */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL" data-ref="_M/E1000_EEMNGCTL">E1000_EEMNGCTL</dfn>	0x01010	/* MNG EEprom Control */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_EEWR" data-ref="_M/E1000_EEWR">E1000_EEWR</dfn>	0x0102C	/* EEPROM Write Register - RW */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_FLOP" data-ref="_M/E1000_FLOP">E1000_FLOP</dfn>	0x0103C	/* FLASH Opcode Register */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_ERT" data-ref="_M/E1000_ERT">E1000_ERT</dfn>	0x02008	/* Early Rx Threshold - RW */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL" data-ref="_M/E1000_FCRTL">E1000_FCRTL</dfn>	0x02160	/* Flow Control Receive Threshold Low - RW */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH" data-ref="_M/E1000_FCRTH">E1000_FCRTH</dfn>	0x02168	/* Flow Control Receive Threshold High - RW */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL" data-ref="_M/E1000_PSRCTL">E1000_PSRCTL</dfn>	0x02170	/* Packet Split Receive Control - RW */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFH" data-ref="_M/E1000_RDFH">E1000_RDFH</dfn>	0x02410	/* Rx Data FIFO Head - RW */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFT" data-ref="_M/E1000_RDFT">E1000_RDFT</dfn>	0x02418	/* Rx Data FIFO Tail - RW */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFHS" data-ref="_M/E1000_RDFHS">E1000_RDFHS</dfn>	0x02420	/* Rx Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFTS" data-ref="_M/E1000_RDFTS">E1000_RDFTS</dfn>	0x02428	/* Rx Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFPC" data-ref="_M/E1000_RDFPC">E1000_RDFPC</dfn>	0x02430	/* Rx Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="86">86</th><td><i>/* Split and Replication Rx Control - RW */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR" data-ref="_M/E1000_RDTR">E1000_RDTR</dfn>	0x02820	/* Rx Delay Timer - RW */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_RADV" data-ref="_M/E1000_RADV">E1000_RADV</dfn>	0x0282C	/* Rx Interrupt Absolute Delay Timer - RW */</u></td></tr>
<tr><th id="89">89</th><td><i>/* Convenience macros</i></td></tr>
<tr><th id="90">90</th><td><i> *</i></td></tr>
<tr><th id="91">91</th><td><i> * Note: "_n" is the queue number of the register to be written to.</i></td></tr>
<tr><th id="92">92</th><td><i> *</i></td></tr>
<tr><th id="93">93</th><td><i> * Example usage:</i></td></tr>
<tr><th id="94">94</th><td><i> * E1000_RDBAL_REG(current_rx_queue)</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL" data-ref="_M/E1000_RDBAL">E1000_RDBAL</dfn>(_n)	((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="97">97</th><td><u>			 (0x0C000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH" data-ref="_M/E1000_RDBAH">E1000_RDBAH</dfn>(_n)	((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="99">99</th><td><u>			 (0x0C004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN" data-ref="_M/E1000_RDLEN">E1000_RDLEN</dfn>(_n)	((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="101">101</th><td><u>			 (0x0C008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH" data-ref="_M/E1000_RDH">E1000_RDH</dfn>(_n)	((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="103">103</th><td><u>			 (0x0C010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT" data-ref="_M/E1000_RDT">E1000_RDT</dfn>(_n)	((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="105">105</th><td><u>			 (0x0C018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL" data-ref="_M/E1000_RXDCTL">E1000_RXDCTL</dfn>(_n)	((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="107">107</th><td><u>				 (0x0C028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL" data-ref="_M/E1000_TDBAL">E1000_TDBAL</dfn>(_n)	((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="109">109</th><td><u>			 (0x0E000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH" data-ref="_M/E1000_TDBAH">E1000_TDBAH</dfn>(_n)	((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="111">111</th><td><u>			 (0x0E004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN" data-ref="_M/E1000_TDLEN">E1000_TDLEN</dfn>(_n)	((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="113">113</th><td><u>			 (0x0E008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH" data-ref="_M/E1000_TDH">E1000_TDH</dfn>(_n)	((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="115">115</th><td><u>			 (0x0E010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT" data-ref="_M/E1000_TDT">E1000_TDT</dfn>(_n)	((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="117">117</th><td><u>			 (0x0E018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL" data-ref="_M/E1000_TXDCTL">E1000_TXDCTL</dfn>(_n)	((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="119">119</th><td><u>				 (0x0E028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC" data-ref="_M/E1000_TARC">E1000_TARC</dfn>(_n)		(0x03840 + ((_n) * 0x100))</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD" data-ref="_M/E1000_KABGTXD">E1000_KABGTXD</dfn>		0x03004	/* AFE Band Gap Transmit Ref Data */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL" data-ref="_M/E1000_RAL">E1000_RAL</dfn>(_i)		(((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="123">123</th><td><u>				 (0x054E0 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH" data-ref="_M/E1000_RAH">E1000_RAH</dfn>(_i)		(((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="125">125</th><td><u>				 (0x054E4 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAL" data-ref="_M/E1000_SHRAL">E1000_SHRAL</dfn>(_i)		(0x05438 + ((_i) * 8))</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_SHRAH" data-ref="_M/E1000_SHRAH">E1000_SHRAH</dfn>(_i)		(0x0543C + ((_i) * 8))</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH" data-ref="_M/E1000_TDFH">E1000_TDFH</dfn>		0x03410	/* Tx Data FIFO Head - RW */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT" data-ref="_M/E1000_TDFT">E1000_TDFT</dfn>		0x03418	/* Tx Data FIFO Tail - RW */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFHS" data-ref="_M/E1000_TDFHS">E1000_TDFHS</dfn>		0x03420	/* Tx Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFTS" data-ref="_M/E1000_TDFTS">E1000_TDFTS</dfn>		0x03428	/* Tx Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFPC" data-ref="_M/E1000_TDFPC">E1000_TDFPC</dfn>		0x03430	/* Tx Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV" data-ref="_M/E1000_TIDV">E1000_TIDV</dfn>	0x03820	/* Tx Interrupt Delay Value - RW */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_TADV" data-ref="_M/E1000_TADV">E1000_TADV</dfn>	0x0382C	/* Tx Interrupt Absolute Delay Val - RW */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_CRCERRS" data-ref="_M/E1000_CRCERRS">E1000_CRCERRS</dfn>	0x04000	/* CRC Error Count - R/clr */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_ALGNERRC" data-ref="_M/E1000_ALGNERRC">E1000_ALGNERRC</dfn>	0x04004	/* Alignment Error Count - R/clr */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_SYMERRS" data-ref="_M/E1000_SYMERRS">E1000_SYMERRS</dfn>	0x04008	/* Symbol Error Count - R/clr */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_RXERRC" data-ref="_M/E1000_RXERRC">E1000_RXERRC</dfn>	0x0400C	/* Receive Error Count - R/clr */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_MPC" data-ref="_M/E1000_MPC">E1000_MPC</dfn>	0x04010	/* Missed Packet Count - R/clr */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_SCC" data-ref="_M/E1000_SCC">E1000_SCC</dfn>	0x04014	/* Single Collision Count - R/clr */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_ECOL" data-ref="_M/E1000_ECOL">E1000_ECOL</dfn>	0x04018	/* Excessive Collision Count - R/clr */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_MCC" data-ref="_M/E1000_MCC">E1000_MCC</dfn>	0x0401C	/* Multiple Collision Count - R/clr */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_LATECOL" data-ref="_M/E1000_LATECOL">E1000_LATECOL</dfn>	0x04020	/* Late Collision Count - R/clr */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_COLC" data-ref="_M/E1000_COLC">E1000_COLC</dfn>	0x04028	/* Collision Count - R/clr */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_DC" data-ref="_M/E1000_DC">E1000_DC</dfn>	0x04030	/* Defer Count - R/clr */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E1000_TNCRS" data-ref="_M/E1000_TNCRS">E1000_TNCRS</dfn>	0x04034	/* Tx-No CRS - R/clr */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_SEC" data-ref="_M/E1000_SEC">E1000_SEC</dfn>	0x04038	/* Sequence Error Count - R/clr */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E1000_CEXTERR" data-ref="_M/E1000_CEXTERR">E1000_CEXTERR</dfn>	0x0403C	/* Carrier Extension Error Count - R/clr */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_RLEC" data-ref="_M/E1000_RLEC">E1000_RLEC</dfn>	0x04040	/* Receive Length Error Count - R/clr */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_XONRXC" data-ref="_M/E1000_XONRXC">E1000_XONRXC</dfn>	0x04048	/* XON Rx Count - R/clr */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_XONTXC" data-ref="_M/E1000_XONTXC">E1000_XONTXC</dfn>	0x0404C	/* XON Tx Count - R/clr */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFRXC" data-ref="_M/E1000_XOFFRXC">E1000_XOFFRXC</dfn>	0x04050	/* XOFF Rx Count - R/clr */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFTXC" data-ref="_M/E1000_XOFFTXC">E1000_XOFFTXC</dfn>	0x04054	/* XOFF Tx Count - R/clr */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRUC" data-ref="_M/E1000_FCRUC">E1000_FCRUC</dfn>	0x04058	/* Flow Control Rx Unsupported Count- R/clr */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC64" data-ref="_M/E1000_PRC64">E1000_PRC64</dfn>	0x0405C	/* Packets Rx (64 bytes) - R/clr */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC127" data-ref="_M/E1000_PRC127">E1000_PRC127</dfn>	0x04060	/* Packets Rx (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC255" data-ref="_M/E1000_PRC255">E1000_PRC255</dfn>	0x04064	/* Packets Rx (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC511" data-ref="_M/E1000_PRC511">E1000_PRC511</dfn>	0x04068	/* Packets Rx (255-511 bytes) - R/clr */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1023" data-ref="_M/E1000_PRC1023">E1000_PRC1023</dfn>	0x0406C	/* Packets Rx (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1522" data-ref="_M/E1000_PRC1522">E1000_PRC1522</dfn>	0x04070	/* Packets Rx (1024-1522 bytes) - R/clr */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_GPRC" data-ref="_M/E1000_GPRC">E1000_GPRC</dfn>	0x04074	/* Good Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/E1000_BPRC" data-ref="_M/E1000_BPRC">E1000_BPRC</dfn>	0x04078	/* Broadcast Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_MPRC" data-ref="_M/E1000_MPRC">E1000_MPRC</dfn>	0x0407C	/* Multicast Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E1000_GPTC" data-ref="_M/E1000_GPTC">E1000_GPTC</dfn>	0x04080	/* Good Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCL" data-ref="_M/E1000_GORCL">E1000_GORCL</dfn>	0x04088	/* Good Octets Rx Count Low - R/clr */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCH" data-ref="_M/E1000_GORCH">E1000_GORCH</dfn>	0x0408C	/* Good Octets Rx Count High - R/clr */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCL" data-ref="_M/E1000_GOTCL">E1000_GOTCL</dfn>	0x04090	/* Good Octets Tx Count Low - R/clr */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCH" data-ref="_M/E1000_GOTCH">E1000_GOTCH</dfn>	0x04094	/* Good Octets Tx Count High - R/clr */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/E1000_RNBC" data-ref="_M/E1000_RNBC">E1000_RNBC</dfn>	0x040A0	/* Rx No Buffers Count - R/clr */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E1000_RUC" data-ref="_M/E1000_RUC">E1000_RUC</dfn>	0x040A4	/* Rx Undersize Count - R/clr */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_RFC" data-ref="_M/E1000_RFC">E1000_RFC</dfn>	0x040A8	/* Rx Fragment Count - R/clr */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/E1000_ROC" data-ref="_M/E1000_ROC">E1000_ROC</dfn>	0x040AC	/* Rx Oversize Count - R/clr */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_RJC" data-ref="_M/E1000_RJC">E1000_RJC</dfn>	0x040B0	/* Rx Jabber Count - R/clr */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPRC" data-ref="_M/E1000_MGTPRC">E1000_MGTPRC</dfn>	0x040B4	/* Management Packets Rx Count - R/clr */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPDC" data-ref="_M/E1000_MGTPDC">E1000_MGTPDC</dfn>	0x040B8	/* Management Packets Dropped Count - R/clr */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPTC" data-ref="_M/E1000_MGTPTC">E1000_MGTPTC</dfn>	0x040BC	/* Management Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_TORL" data-ref="_M/E1000_TORL">E1000_TORL</dfn>	0x040C0	/* Total Octets Rx Low - R/clr */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/E1000_TORH" data-ref="_M/E1000_TORH">E1000_TORH</dfn>	0x040C4	/* Total Octets Rx High - R/clr */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTL" data-ref="_M/E1000_TOTL">E1000_TOTL</dfn>	0x040C8	/* Total Octets Tx Low - R/clr */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTH" data-ref="_M/E1000_TOTH">E1000_TOTH</dfn>	0x040CC	/* Total Octets Tx High - R/clr */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_TPR" data-ref="_M/E1000_TPR">E1000_TPR</dfn>	0x040D0	/* Total Packets Rx - R/clr */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_TPT" data-ref="_M/E1000_TPT">E1000_TPT</dfn>	0x040D4	/* Total Packets Tx - R/clr */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC64" data-ref="_M/E1000_PTC64">E1000_PTC64</dfn>	0x040D8	/* Packets Tx (64 bytes) - R/clr */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC127" data-ref="_M/E1000_PTC127">E1000_PTC127</dfn>	0x040DC	/* Packets Tx (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC255" data-ref="_M/E1000_PTC255">E1000_PTC255</dfn>	0x040E0	/* Packets Tx (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC511" data-ref="_M/E1000_PTC511">E1000_PTC511</dfn>	0x040E4	/* Packets Tx (256-511 bytes) - R/clr */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1023" data-ref="_M/E1000_PTC1023">E1000_PTC1023</dfn>	0x040E8	/* Packets Tx (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1522" data-ref="_M/E1000_PTC1522">E1000_PTC1522</dfn>	0x040EC	/* Packets Tx (1024-1522 Bytes) - R/clr */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_MPTC" data-ref="_M/E1000_MPTC">E1000_MPTC</dfn>	0x040F0	/* Multicast Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_BPTC" data-ref="_M/E1000_BPTC">E1000_BPTC</dfn>	0x040F4	/* Broadcast Packets Tx Count - R/clr */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTC" data-ref="_M/E1000_TSCTC">E1000_TSCTC</dfn>	0x040F8	/* TCP Segmentation Context Tx - R/clr */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTFC" data-ref="_M/E1000_TSCTFC">E1000_TSCTFC</dfn>	0x040FC	/* TCP Segmentation Context Tx Fail - R/clr */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_IAC" data-ref="_M/E1000_IAC">E1000_IAC</dfn>	0x04100	/* Interrupt Assertion Count */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXPTC" data-ref="_M/E1000_ICRXPTC">E1000_ICRXPTC</dfn>	0x04104	/* Interrupt Cause Rx Pkt Timer Expire Count */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXATC" data-ref="_M/E1000_ICRXATC">E1000_ICRXATC</dfn>	0x04108	/* Interrupt Cause Rx Abs Timer Expire Count */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXPTC" data-ref="_M/E1000_ICTXPTC">E1000_ICTXPTC</dfn>	0x0410C	/* Interrupt Cause Tx Pkt Timer Expire Count */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXATC" data-ref="_M/E1000_ICTXATC">E1000_ICTXATC</dfn>	0x04110	/* Interrupt Cause Tx Abs Timer Expire Count */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQEC" data-ref="_M/E1000_ICTXQEC">E1000_ICTXQEC</dfn>	0x04118	/* Interrupt Cause Tx Queue Empty Count */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQMTC" data-ref="_M/E1000_ICTXQMTC">E1000_ICTXQMTC</dfn>	0x0411C	/* Interrupt Cause Tx Queue Min Thresh Count */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXDMTC" data-ref="_M/E1000_ICRXDMTC">E1000_ICRXDMTC</dfn>	0x04120	/* Interrupt Cause Rx Desc Min Thresh Count */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXOC" data-ref="_M/E1000_ICRXOC">E1000_ICRXOC</dfn>	0x04124	/* Interrupt Cause Receiver Overrun Count */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_CRC_OFFSET" data-ref="_M/E1000_CRC_OFFSET">E1000_CRC_OFFSET</dfn>	0x05F50	/* CRC Offset register */</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL" data-ref="_M/E1000_PCS_LCTL">E1000_PCS_LCTL</dfn>	0x04208	/* PCS Link Control - RW */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTAT" data-ref="_M/E1000_PCS_LSTAT">E1000_PCS_LSTAT</dfn>	0x0420C	/* PCS Link Status - RO */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_ANADV" data-ref="_M/E1000_PCS_ANADV">E1000_PCS_ANADV</dfn>	0x04218	/* AN advertisement - RW */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LPAB" data-ref="_M/E1000_PCS_LPAB">E1000_PCS_LPAB</dfn>	0x0421C	/* Link Partner Ability - RW */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM" data-ref="_M/E1000_RXCSUM">E1000_RXCSUM</dfn>	0x05000	/* Rx Checksum Control - RW */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL" data-ref="_M/E1000_RFCTL">E1000_RFCTL</dfn>	0x05008	/* Receive Filter Control */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_MTA" data-ref="_M/E1000_MTA">E1000_MTA</dfn>	0x05200	/* Multicast Table Array - RW Array */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_RA" data-ref="_M/E1000_RA">E1000_RA</dfn>	0x05400	/* Receive Address - RW Array */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA" data-ref="_M/E1000_VFTA">E1000_VFTA</dfn>	0x05600	/* VLAN Filter Table Array - RW Array */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC" data-ref="_M/E1000_WUC">E1000_WUC</dfn>	0x05800	/* Wakeup Control - RW */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC" data-ref="_M/E1000_WUFC">E1000_WUFC</dfn>	0x05808	/* Wakeup Filter Control - RW */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS" data-ref="_M/E1000_WUS">E1000_WUS</dfn>	0x05810	/* Wakeup Status - RO */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC" data-ref="_M/E1000_MANC">E1000_MANC</dfn>	0x05820	/* Management Control - RW */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT" data-ref="_M/E1000_FFLT">E1000_FFLT</dfn>	0x05F00	/* Flexible Filter Length Table - RW Array */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_HOST_IF" data-ref="_M/E1000_HOST_IF">E1000_HOST_IF</dfn>	0x08800	/* Host Interface */</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_KMRNCTRLSTA" data-ref="_M/E1000_KMRNCTRLSTA">E1000_KMRNCTRLSTA</dfn>	0x00034	/* MAC-PHY interface - RW */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H" data-ref="_M/E1000_MANC2H">E1000_MANC2H</dfn>		0x05860	/* Management Control To Host - RW */</u></td></tr>
<tr><th id="222">222</th><td><i>/* Management Decision Filters */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF" data-ref="_M/E1000_MDEF">E1000_MDEF</dfn>(_n)		(0x05890 + (4 * (_n)))</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_FW_SYNC" data-ref="_M/E1000_SW_FW_SYNC">E1000_SW_FW_SYNC</dfn>	0x05B5C	/* SW-FW Synchronization - RW */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR" data-ref="_M/E1000_GCR">E1000_GCR</dfn>	0x05B00	/* PCI-Ex Control */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR2" data-ref="_M/E1000_GCR2">E1000_GCR2</dfn>	0x05B64	/* PCI-Ex Control #2 */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS" data-ref="_M/E1000_FACTPS">E1000_FACTPS</dfn>	0x05B30	/* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM" data-ref="_M/E1000_SWSM">E1000_SWSM</dfn>	0x05B50	/* SW Semaphore */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM" data-ref="_M/E1000_FWSM">E1000_FWSM</dfn>	0x05B54	/* FW Semaphore */</u></td></tr>
<tr><th id="230">230</th><td><i>/* Driver-only SW semaphore (not used by BOOT agents) */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM2" data-ref="_M/E1000_SWSM2">E1000_SWSM2</dfn>	0x05B58</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_DBG" data-ref="_M/E1000_FFLT_DBG">E1000_FFLT_DBG</dfn>	0x05F04	/* Debug Register */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR" data-ref="_M/E1000_HICR">E1000_HICR</dfn>	0x08F00	/* Host Interface Control */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* RSS registers */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC" data-ref="_M/E1000_MRQC">E1000_MRQC</dfn>	0x05818	/* Multiple Receive Control - RW */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA" data-ref="_M/E1000_RETA">E1000_RETA</dfn>(_i)	(0x05C00 + ((_i) * 4))	/* Redirection Table - RW */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSRK" data-ref="_M/E1000_RSSRK">E1000_RSSRK</dfn>(_i)	(0x05C80 + ((_i) * 4))	/* RSS Random Key - RW */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL" data-ref="_M/E1000_TSYNCRXCTL">E1000_TSYNCRXCTL</dfn>	0x0B620	/* Rx Time Sync Control register - RW */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL" data-ref="_M/E1000_TSYNCTXCTL">E1000_TSYNCTXCTL</dfn>	0x0B614	/* Tx Time Sync Control register - RW */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPL" data-ref="_M/E1000_RXSTMPL">E1000_RXSTMPL</dfn>	0x0B624	/* Rx timestamp Low - RO */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPH" data-ref="_M/E1000_RXSTMPH">E1000_RXSTMPH</dfn>	0x0B628	/* Rx timestamp High - RO */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPL" data-ref="_M/E1000_TXSTMPL">E1000_TXSTMPL</dfn>	0x0B618	/* Tx timestamp value Low - RO */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPH" data-ref="_M/E1000_TXSTMPH">E1000_TXSTMPH</dfn>	0x0B61C	/* Tx timestamp value High - RO */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIML" data-ref="_M/E1000_SYSTIML">E1000_SYSTIML</dfn>	0x0B600	/* System time register Low - RO */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMH" data-ref="_M/E1000_SYSTIMH">E1000_SYSTIMH</dfn>	0x0B604	/* System time register High - RO */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA" data-ref="_M/E1000_TIMINCA">E1000_TIMINCA</dfn>	0x0B608	/* Increment attributes register - RW */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSSTMPL" data-ref="_M/E1000_SYSSTMPL">E1000_SYSSTMPL</dfn>  0x0B648 /* HH Timesync system stamp low register */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSSTMPH" data-ref="_M/E1000_SYSSTMPH">E1000_SYSSTMPH</dfn>  0x0B64C /* HH Timesync system stamp hi register */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_PLTSTMPL" data-ref="_M/E1000_PLTSTMPL">E1000_PLTSTMPL</dfn>  0x0B640 /* HH Timesync platform stamp low register */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_PLTSTMPH" data-ref="_M/E1000_PLTSTMPH">E1000_PLTSTMPH</dfn>  0x0B644 /* HH Timesync platform stamp hi register */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL" data-ref="_M/E1000_RXMTRL">E1000_RXMTRL</dfn>	0x0B634	/* Time sync Rx EtherType and Msg Type - RW */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_RXUDP" data-ref="_M/E1000_RXUDP">E1000_RXUDP</dfn>	0x0B638	/* Time Sync Rx UDP Port - RW */</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="256">256</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='80003es2lan.c.html'>linux-4.14.y/drivers/net/ethernet/intel/e1000e/80003es2lan.c</a><br/>Generated on <em>2018-Aug-02</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
