// Seed: 2786874921
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1'd0;
  reg id_7 = id_5;
  integer id_8 = 1;
  always @(posedge id_5, posedge id_5) begin
    id_2 <= id_1;
    id_3 = 1'd0;
    if (1) begin
      if (1) id_5 <= 1;
    end
  end
  assign id_5 = 1;
  logic id_9;
endmodule
