# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Microprocessor.srcs/sources_1/new/Program_counter.v" \
"../../../../Microprocessor.srcs/sources_1/new/ROM.v" \
"../../../../Microprocessor.srcs/sources_1/new/Instruction_Register.v" \
"../../../../Microprocessor.srcs/sources_1/new/Instruction_Decoder.v" \
"../../../../Microprocessor.srcs/sources_1/new/Shifter.v" \
"../../../../Microprocessor.srcs/sources_1/new/Register_A.v" \
"../../../../Microprocessor.srcs/sources_1/new/Register_B.v" \
"../../../../Microprocessor.srcs/sources_1/new/Register_Output.v" \
"../../../../Microprocessor.srcs/sources_1/new/MUX.v" \
"../../../../Microprocessor.srcs/sources_1/new/ALU.v" \
"../../../../Microprocessor.srcs/sources_1/new/Accumulator.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Program_counter_0_0/sim/final_design_Program_counter_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_ROM_0_0/sim/final_design_ROM_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Register_0_0/sim/final_design_Instruction_Register_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Decoder_0_0/sim/final_design_Instruction_Decoder_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Shifter_0_0/sim/final_design_Shifter_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_A_0_0/sim/final_design_Register_A_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_B_0_0/sim/final_design_Register_B_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_O_0_0/sim/final_design_Register_O_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_0_0/sim/final_design_MUX_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_1_0/sim/final_design_MUX_1_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_ALU_0_0/sim/final_design_ALU_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/ip/final_design_Accumulator_0_0/sim/final_design_Accumulator_0_0.v" \
"../../../../Microprocessor.ip_user_files/bd/final_design/sim/final_design.v" \
"../../../../Microprocessor.srcs/sources_1/bd/final_design/hdl/final_design_wrapper.v" \
"../../../../Microprocessor.srcs/sim_1/new/Final_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
