#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Feb 17 21:58:53 2022
# Process ID: 7148
# Current directory: C:/Users/wangli87/ip/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4320 C:\Users\wangli87\ip\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/wangli87/ip/managed_ip_project/vivado.log
# Journal file: C:/Users/wangli87/ip/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wangli87/ip/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wangli87/ip/ip_repo/ethernet_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 760.594 ; gain = 140.695
ipx::edit_ip_in_project -upgrade true -name ethernet_v1_0_project -directory C:/Users/wangli87/ip/managed_ip_project/managed_ip_project.tmp/ethernet_v1_0_project c:/Users/wangli87/ip/ip_repo/ethernet_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/wangli87/ip/managed_ip_project/managed_ip_project.tmp/ethernet_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 816.379 ; gain = 4.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wangli87/ip/ip_repo/ethernet_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_axi_lite_ctrl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_bit_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_packet_chk.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_packet_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_slave_loopback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_streaming_generator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/hdl/ethernet_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 838.512 ; gain = 26.367
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/wangli87/ip/ip_repo/ethernet_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'm_axi': References existing address space 'm_axi'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/wangli87/ip/ip_repo/ethernet_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/wangli87/ip/ip_repo/ethernet_1.0'
ipx::edit_ip_in_project -upgrade true -name ethernet_v1_0_project -directory C:/Users/wangli87/ip/managed_ip_project/managed_ip_project.tmp/ethernet_v1_0_project c:/Users/wangli87/ip/ip_repo/ethernet_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/wangli87/ip/managed_ip_project/managed_ip_project.tmp/ethernet_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 883.184 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wangli87/ip/ip_repo/ethernet_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_axi_lite_ctrl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_bit_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_packet_chk.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_packet_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_slave_loopback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/src/axi_ethernet_1_streaming_generator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/wangli87/ip/ip_repo/ethernet_1.0/hdl/ethernet_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 883.184 ; gain = 0.000
update_compile_order -fileset sources_1
current_project managed_ip_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 18 00:05:14 2022...
