Analysis & Synthesis report for top_level_cut
Tue Jan 13 18:26:10 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Port Connectivity Checks: "cpu:inst10|instr_buf:lbl_instrbuf"
 14. SignalTap II Logic Analyzer Settings
 15. Elapsed Time Per Partition
 16. Connections to In-System Debugging Instance "auto_signaltap_0"
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 13 18:26:10 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_level_cut                                   ;
; Top-level Entity Name              ; top_level_cut                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,409                                           ;
;     Total combinational functions  ; 875                                             ;
;     Dedicated logic registers      ; 874                                             ;
; Total registers                    ; 874                                             ;
; Total pins                         ; 53                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 126,976                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top_level_cut      ; top_level_cut      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; bin8seg4.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/top_level/bin8seg4.vhd                     ;         ;
; bin2seg7.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/top_level/bin2seg7.vhd                     ;         ;
; ../SPI_slave/shift_reg-behaviour.vhd ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg-behaviour.vhd          ;         ;
; ../SPI_slave/shift_reg.vhd           ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/SPI_slave/shift_reg.vhd                    ;         ;
; ../../gate/gate.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/gate/gate.vhd                                         ;         ;
; ../../CPU/reg_o.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_o.vhd                                         ;         ;
; ../../CPU/reg_cluster.vhd            ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_cluster.vhd                                   ;         ;
; ../../CPU/reg_A.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_A.vhd                                         ;         ;
; ../../CPU/reg_10.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_10.vhd                                        ;         ;
; ../../CPU/reg_9.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_9.vhd                                         ;         ;
; ../../CPU/reg_8.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_8.vhd                                         ;         ;
; ../../CPU/reg_7.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_7.vhd                                         ;         ;
; ../../CPU/reg_6.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_6.vhd                                         ;         ;
; ../../CPU/reg_5.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_5.vhd                                         ;         ;
; ../../CPU/reg_4.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_4.vhd                                         ;         ;
; ../../CPU/reg_3.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_3.vhd                                         ;         ;
; ../../CPU/reg_2.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/reg_2.vhd                                         ;         ;
; ../../CPU/pc_counter.vhd             ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/pc_counter.vhd                                    ;         ;
; ../../CPU/instr_buf.vhd              ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/instr_buf.vhd                                     ;         ;
; ../../CPU/decoder.vhd                ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/decoder.vhd                                       ;         ;
; ../../CPU/CPU_toplevel.vhd           ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/CPU_toplevel.vhd                                  ;         ;
; ../../CPU/buf_i.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_i.vhd                                         ;         ;
; ../../CPU/buf_arg.vhd                ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_arg.vhd                                       ;         ;
; ../../CPU/buf_A.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_A.vhd                                         ;         ;
; ../../CPU/buf_10.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_10.vhd                                        ;         ;
; ../../CPU/buf_9.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_9.vhd                                         ;         ;
; ../../CPU/buf_8.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_8.vhd                                         ;         ;
; ../../CPU/buf_7.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_7.vhd                                         ;         ;
; ../../CPU/buf_6.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_6.vhd                                         ;         ;
; ../../CPU/buf_5.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_5.vhd                                         ;         ;
; ../../CPU/buf_4.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_4.vhd                                         ;         ;
; ../../CPU/buf_3.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_3.vhd                                         ;         ;
; ../../CPU/buf_2.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/buf_2.vhd                                         ;         ;
; ../../CPU/alu.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/CPU/alu.vhd                                           ;         ;
; ../ROM/rom.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/ROM/rom.vhd                                ;         ;
; gen6mhz.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Job/epo3a5/chip/subsystems/top_level/gen6mhz.vhd                      ;         ;
; top_level_cut.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Job/epo3a5/chip/subsystems/top_level/top_level_cut.bdf                ;         ;
; sld_signaltap.vhd                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd               ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd         ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd               ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_fs14.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_fs14.tdf           ;         ;
; db/altsyncram_ngq1.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/altsyncram_ngq1.tdf           ;         ;
; altdpram.tdf                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_boc.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/mux_boc.tdf                   ;         ;
; lpm_decode.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/decode_rqf.tdf                ;         ;
; lpm_counter.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_rbi.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_rbi.tdf                  ;         ;
; db/cmpr_9cc.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_9cc.tdf                  ;         ;
; db/cntr_45j.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_45j.tdf                  ;         ;
; db/cntr_ubi.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_ubi.tdf                  ;         ;
; db/cntr_gui.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cntr_gui.tdf                  ;         ;
; db/cmpr_5cc.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Job/epo3a5/chip/subsystems/top_level/db/cmpr_5cc.tdf                  ;         ;
; sld_rom_sr.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,409   ;
;                                             ;         ;
; Total combinational functions               ; 875     ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 507     ;
;     -- 3 input functions                    ; 203     ;
;     -- <=2 input functions                  ; 165     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 796     ;
;     -- arithmetic mode                      ; 79      ;
;                                             ;         ;
; Total registers                             ; 874     ;
;     -- Dedicated logic registers            ; 874     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 53      ;
; Total memory bits                           ; 126976  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clock50 ;
; Maximum fan-out                             ; 437     ;
; Total fan-out                               ; 6570    ;
; Average fan-out                             ; 3.57    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level_cut                                                                                          ; 875 (1)           ; 874 (0)      ; 126976      ; 0            ; 0       ; 0         ; 53   ; 0            ; |top_level_cut                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ROM:inst4|                                                                                          ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|ROM:inst4                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |bin2seg7:inst14|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|bin2seg7:inst14                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |bin2seg7:inst15|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|bin2seg7:inst15                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |cpu:inst10|                                                                                         ; 179 (0)           ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |alu:lbl_cpu_alu|                                                                                 ; 42 (42)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|alu:lbl_cpu_alu                                                                                                                                                                                                                                                                                                           ; work         ;
;       |buf_arg:lbl_cpu_ibuf|                                                                            ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|buf_arg:lbl_cpu_ibuf                                                                                                                                                                                                                                                                                                      ; work         ;
;       |decoder:lbl_decoder|                                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|decoder:lbl_decoder                                                                                                                                                                                                                                                                                                       ; work         ;
;       |pc_counter:lbl_cpu_pc|                                                                           ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|pc_counter:lbl_cpu_pc                                                                                                                                                                                                                                                                                                     ; work         ;
;       |reg_a:lbl_cpu_reg_A|                                                                             ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_a:lbl_cpu_reg_A                                                                                                                                                                                                                                                                                                       ; work         ;
;       |reg_cluster:lbl_bregs|                                                                           ; 37 (0)            ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs                                                                                                                                                                                                                                                                                                     ; work         ;
;          |buf_10:b10|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_10:b10                                                                                                                                                                                                                                                                                          ; work         ;
;          |buf_2:b2|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_2:b2                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_3:b3|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_3:b3                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_4:b4|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_4:b4                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_5:b5|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_5:b5                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_6:b6|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_6:b6                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_7:b7|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_7:b7                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_8:b8|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_8:b8                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_9:b9|                                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_9:b9                                                                                                                                                                                                                                                                                            ; work         ;
;          |buf_i:bin|                                                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|buf_i:bin                                                                                                                                                                                                                                                                                           ; work         ;
;          |reg_10:r10|                                                                                   ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_10:r10                                                                                                                                                                                                                                                                                          ; work         ;
;          |reg_2:r2|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_2:r2                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_3:r3|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_3:r3                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_4:r4|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_4:r4                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_5:r5|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_5:r5                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_6:r6|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_6:r6                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_7:r7|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_7:r7                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_8:r8|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_8:r8                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_9:r9|                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_9:r9                                                                                                                                                                                                                                                                                            ; work         ;
;          |reg_o:r_o|                                                                                    ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o                                                                                                                                                                                                                                                                                           ; work         ;
;    |gate:inst2|                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|gate:inst2                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |gen6mhz:inst3|                                                                                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|gen6mhz:inst3                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |shift_reg:inst|                                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|shift_reg:inst                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 372 (1)           ; 679 (62)     ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 371 (0)           ; 617 (0)      ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 371 (21)          ; 617 (160)    ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_boc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_boc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_fs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fs14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_ngq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fs14:auto_generated|altsyncram_ngq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 74 (1)            ; 171 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 62 (0)            ; 155 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 62 (0)            ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 121 (11)          ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_rbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rbi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_45j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ubi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ubi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_cut|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fs14:auto_generated|altsyncram_ngq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 31           ; 4096         ; 31           ; 126976 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 874   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 410   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 448   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |top_level_cut|cpu:inst10|reg_a:lbl_cpu_reg_A|reg_out[7]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |top_level_cut|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 31                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 31                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 35090                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 170                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 119                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst10|instr_buf:lbl_instrbuf"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; buf_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 31                  ; 31               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                    ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                     ; Details ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+---------+
; clock50                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clock50                                               ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[0]~84         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[0]~84         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[1]~85         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[1]~85         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[2]~86         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[2]~86         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[3]~87         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[3]~87         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[4]~88         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[4]~88         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[5]~89         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[5]~89         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[6]~35         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[6]~35         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[7]~17         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[7]~17         ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux11~19                                    ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux11~19                                    ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux10~20                                    ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux10~20                                    ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux9~17                                     ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux9~17                                     ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux8~20                                     ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ROM:inst4|Mux8~20                                     ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|decoder:lbl_decoder|decoder_bbufoe[4]~0    ; N/A     ;
; cpu:inst10|reg_cluster:lbl_bregs|buf_select[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|decoder:lbl_decoder|decoder_bbufoe[4]~0    ; N/A     ;
; gate:inst2|output                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; gate:inst2|output                                     ; N/A     ;
; gate:inst2|output                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; gate:inst2|output                                     ; N/A     ;
; leds_g[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[0] ; N/A     ;
; leds_g[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[0] ; N/A     ;
; leds_g[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[1] ; N/A     ;
; leds_g[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[1] ; N/A     ;
; leds_g[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[2] ; N/A     ;
; leds_g[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[2] ; N/A     ;
; leds_g[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[3] ; N/A     ;
; leds_g[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[3] ; N/A     ;
; leds_g[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[4] ; N/A     ;
; leds_g[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[4] ; N/A     ;
; leds_g[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[5] ; N/A     ;
; leds_g[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[5] ; N/A     ;
; leds_g[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[6] ; N/A     ;
; leds_g[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[6] ; N/A     ;
; leds_g[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[7] ; N/A     ;
; leds_g[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o|reg_out[7] ; N/A     ;
; shift_reg:inst|output[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[0]                           ; N/A     ;
; shift_reg:inst|output[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[0]                           ; N/A     ;
; shift_reg:inst|output[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[1]                           ; N/A     ;
; shift_reg:inst|output[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[1]                           ; N/A     ;
; shift_reg:inst|output[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[2]                           ; N/A     ;
; shift_reg:inst|output[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[2]                           ; N/A     ;
; shift_reg:inst|output[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[3]                           ; N/A     ;
; shift_reg:inst|output[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[3]                           ; N/A     ;
; shift_reg:inst|output[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[4]                           ; N/A     ;
; shift_reg:inst|output[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[4]                           ; N/A     ;
; shift_reg:inst|output[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[5]                           ; N/A     ;
; shift_reg:inst|output[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[5]                           ; N/A     ;
; shift_reg:inst|output[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[6]                           ; N/A     ;
; shift_reg:inst|output[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[6]                           ; N/A     ;
; shift_reg:inst|output[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[7]                           ; N/A     ;
; shift_reg:inst|output[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; shift_reg:inst|reg_shift[7]                           ; N/A     ;
; ss                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ss                                                    ; N/A     ;
; ss                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ss                                                    ; N/A     ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 13 18:25:57 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_cut -c top_level_cut
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file bin8seg4.vhd
    Info (12022): Found design unit 1: bin8seg4-behavioural
    Info (12023): Found entity 1: bin8seg4
Info (12021): Found 2 design units, including 1 entities, in source file bin2seg7.vhd
    Info (12022): Found design unit 1: bin2seg7-behavioural
    Info (12023): Found entity 1: bin2seg7
Info (12021): Found 1 design units, including 0 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg-behaviour.vhd
    Info (12022): Found design unit 1: shift_reg-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/spi_slave/shift_reg.vhd
    Info (12023): Found entity 1: shift_reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/gate/gate.vhd
    Info (12022): Found design unit 1: gate-Behavioral
    Info (12023): Found entity 1: gate
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_o.vhd
    Info (12022): Found design unit 1: reg_o-behaviour
    Info (12023): Found entity 1: reg_o
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_cluster.vhd
    Info (12022): Found design unit 1: reg_cluster-behavioural
    Info (12023): Found entity 1: reg_cluster
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_a.vhd
    Info (12022): Found design unit 1: reg_a-behaviour
    Info (12023): Found entity 1: reg_a
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_10.vhd
    Info (12022): Found design unit 1: reg_10-behaviour
    Info (12023): Found entity 1: reg_10
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_9.vhd
    Info (12022): Found design unit 1: reg_9-behaviour
    Info (12023): Found entity 1: reg_9
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_8.vhd
    Info (12022): Found design unit 1: reg_8-behaviour
    Info (12023): Found entity 1: reg_8
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_7.vhd
    Info (12022): Found design unit 1: reg_7-behaviour
    Info (12023): Found entity 1: reg_7
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_6.vhd
    Info (12022): Found design unit 1: reg_6-behaviour
    Info (12023): Found entity 1: reg_6
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_5.vhd
    Info (12022): Found design unit 1: reg_5-behaviour
    Info (12023): Found entity 1: reg_5
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_4.vhd
    Info (12022): Found design unit 1: reg_4-behaviour
    Info (12023): Found entity 1: reg_4
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_3.vhd
    Info (12022): Found design unit 1: reg_3-behaviour
    Info (12023): Found entity 1: reg_3
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/reg_2.vhd
    Info (12022): Found design unit 1: reg_2-behaviour
    Info (12023): Found entity 1: reg_2
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/pc_counter.vhd
    Info (12022): Found design unit 1: pc_counter-behaviour
    Info (12023): Found entity 1: pc_counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/instr_buf.vhd
    Info (12022): Found design unit 1: instr_buf-behaviour
    Info (12023): Found entity 1: instr_buf
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/decoder.vhd
    Info (12022): Found design unit 1: decoder-behaviour
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/cpu_toplevel.vhd
    Info (12022): Found design unit 1: cpu-behaviour
    Info (12023): Found entity 1: cpu
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_i.vhd
    Info (12022): Found design unit 1: buf_i-behaviour
    Info (12023): Found entity 1: buf_i
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_arg.vhd
    Info (12022): Found design unit 1: buf_arg-behaviour
    Info (12023): Found entity 1: buf_arg
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_a.vhd
    Info (12022): Found design unit 1: buf_a-behaviour
    Info (12023): Found entity 1: buf_a
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_10.vhd
    Info (12022): Found design unit 1: buf_10-behaviour
    Info (12023): Found entity 1: buf_10
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_9.vhd
    Info (12022): Found design unit 1: buf_9-behaviour
    Info (12023): Found entity 1: buf_9
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_8.vhd
    Info (12022): Found design unit 1: buf_8-behaviour
    Info (12023): Found entity 1: buf_8
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_7.vhd
    Info (12022): Found design unit 1: buf_7-behaviour
    Info (12023): Found entity 1: buf_7
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_6.vhd
    Info (12022): Found design unit 1: buf_6-behaviour
    Info (12023): Found entity 1: buf_6
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_5.vhd
    Info (12022): Found design unit 1: buf_5-behaviour
    Info (12023): Found entity 1: buf_5
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_4.vhd
    Info (12022): Found design unit 1: buf_4-behaviour
    Info (12023): Found entity 1: buf_4
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_3.vhd
    Info (12022): Found design unit 1: buf_3-behaviour
    Info (12023): Found entity 1: buf_3
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/buf_2.vhd
    Info (12022): Found design unit 1: buf_2-behaviour
    Info (12023): Found entity 1: buf_2
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/cpu/alu.vhd
    Info (12022): Found design unit 1: alu-behaviour
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file /users/job/epo3a5/chip/subsystems/rom/rom.vhd
    Info (12022): Found design unit 1: ROM-behavioural
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file gen6mhz.vhd
    Info (12022): Found design unit 1: gen6mhz-behaviour
    Info (12023): Found entity 1: gen6mhz
Info (12021): Found 1 design units, including 1 entities, in source file top_level_cut.bdf
    Info (12023): Found entity 1: top_level_cut
Info (12127): Elaborating entity "top_level_cut" for the top level hierarchy
Warning (275009): Pin "knopje" not connected
Warning (275009): Pin "switch" not connected
Warning (275008): Primitive "NAND2" of instance "inst8" not used
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst10"
Warning (10036): Verilog HDL or VHDL warning at CPU_toplevel.vhd(92): object "cpu_dec_instr" assigned a value but never read
Info (12128): Elaborating entity "instr_buf" for hierarchy "cpu:inst10|instr_buf:lbl_instrbuf"
Info (12128): Elaborating entity "decoder" for hierarchy "cpu:inst10|decoder:lbl_decoder"
Info (12128): Elaborating entity "buf_arg" for hierarchy "cpu:inst10|buf_arg:lbl_cpu_ibuf"
Info (12128): Elaborating entity "pc_counter" for hierarchy "cpu:inst10|pc_counter:lbl_cpu_pc"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:inst10|alu:lbl_cpu_alu"
Info (12128): Elaborating entity "reg_a" for hierarchy "cpu:inst10|reg_a:lbl_cpu_reg_A"
Warning (10492): VHDL Process Statement warning at reg_A.vhd(18): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "buf_a" for hierarchy "cpu:inst10|buf_a:lbl_cpu_buf_A"
Info (12128): Elaborating entity "reg_cluster" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs"
Info (12128): Elaborating entity "reg_o" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_o:r_o"
Warning (10492): VHDL Process Statement warning at reg_o.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_2" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_2:r2"
Warning (10492): VHDL Process Statement warning at reg_2.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_3" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_3:r3"
Warning (10492): VHDL Process Statement warning at reg_3.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_4" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_4:r4"
Warning (10492): VHDL Process Statement warning at reg_4.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_5" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_5:r5"
Warning (10492): VHDL Process Statement warning at reg_5.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_6" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_6:r6"
Warning (10492): VHDL Process Statement warning at reg_6.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_7" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_7:r7"
Warning (10492): VHDL Process Statement warning at reg_7.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_8" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_8:r8"
Warning (10492): VHDL Process Statement warning at reg_8.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_9" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_9:r9"
Warning (10492): VHDL Process Statement warning at reg_9.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_10" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|reg_10:r10"
Warning (10492): VHDL Process Statement warning at reg_10.vhd(19): signal "reg_ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "buf_i" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_i:bin"
Info (12128): Elaborating entity "buf_2" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_2:b2"
Info (12128): Elaborating entity "buf_3" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_3:b3"
Info (12128): Elaborating entity "buf_4" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_4:b4"
Info (12128): Elaborating entity "buf_5" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_5:b5"
Info (12128): Elaborating entity "buf_6" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_6:b6"
Info (12128): Elaborating entity "buf_7" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_7:b7"
Info (12128): Elaborating entity "buf_8" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_8:b8"
Info (12128): Elaborating entity "buf_9" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_9:b9"
Info (12128): Elaborating entity "buf_10" for hierarchy "cpu:inst10|reg_cluster:lbl_bregs|buf_10:b10"
Info (12128): Elaborating entity "gate" for hierarchy "gate:inst2"
Info (12128): Elaborating entity "gen6mhz" for hierarchy "gen6mhz:inst3"
Info (12128): Elaborating entity "shift_reg" for hierarchy "shift_reg:inst"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst4"
Info (12128): Elaborating entity "bin2seg7" for hierarchy "bin2seg7:inst15"
Info (12128): Elaborating entity "bin8seg4" for hierarchy "bin8seg4:inst11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fs14.tdf
    Info (12023): Found entity 1: altsyncram_fs14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngq1.tdf
    Info (12023): Found entity 1: altsyncram_ngq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf
    Info (12023): Found entity 1: cntr_rbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info (12023): Found entity 1: cntr_45j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf
    Info (12023): Found entity 1: cntr_ubi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[0]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[1]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[2]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[3]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[4]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[5]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[6]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:inst10|buf_arg:lbl_cpu_ibuf|buf_out[7]" to the node "cpu:inst10|alu:lbl_cpu_alu|process_1" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 8 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_0_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_1_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_2_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_3_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_4_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_5_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_6_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_7_"
Critical Warning (35033): Found I/O pins in lower-level partitions that are not connected in the top-level design
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_0_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_1_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_2_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_3_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_4_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_5_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_6_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.inst10_lbl_bregs_buf_out_7_" is not connected to partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "knopje"
    Warning (15610): No output dependent on input pin "switch[7]"
    Warning (15610): No output dependent on input pin "switch[6]"
    Warning (15610): No output dependent on input pin "switch[5]"
    Warning (15610): No output dependent on input pin "switch[4]"
    Warning (15610): No output dependent on input pin "switch[3]"
    Warning (15610): No output dependent on input pin "switch[2]"
    Warning (15610): No output dependent on input pin "switch[1]"
    Warning (15610): No output dependent on input pin "switch[0]"
Info (21057): Implemented 1536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 1447 logic cells
    Info (21064): Implemented 31 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 548 megabytes
    Info: Processing ended: Tue Jan 13 18:26:10 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


