Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 13:06:24 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   248 |
|    Minimum number of control sets                        |   248 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   248 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   228 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           83 |
| Yes          | No                    | No                     |            7040 |         1364 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm9/fsm9_write_en                 |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__8_n_0             |                   |                2 |              2 |
|  clk         | fsm1/out[1]_i_1__15_n_0            |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                   |                2 |              2 |
|  clk         | fsm3/fsm3_write_en                 |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                 |                   |                1 |              3 |
|  clk         | fsm4/out[2]_i_1__7_n_0             |                   |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                 |                   |                2 |              3 |
|  clk         | fsm10/fsm10_write_en               |                   |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                   |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                 |                   |                2 |              3 |
|  clk         | fsm/fsm_write_en                   |                   |                1 |              3 |
|  clk         | fsm1/E[0]                          |                   |                1 |              4 |
|  clk         | fsm6/E[0]                          |                   |                1 |              4 |
|  clk         | fsm7/E[0]                          |                   |                1 |              4 |
|  clk         | fsm0/E[0]                          |                   |                2 |              4 |
|  clk         | fsm7/out_reg[2]_0[0]               |                   |                1 |              4 |
|  clk         | fsm10/E[0]                         |                   |                2 |              4 |
|  clk         | fsm10/out_reg[1]_0[0]              |                   |                2 |              4 |
|  clk         | fsm9/E[0]                          |                   |                1 |              4 |
|  clk         | i0/out_reg[2]_14                   |                   |               26 |             32 |
|  clk         | i0/out_reg[2]_13                   |                   |               26 |             32 |
|  clk         | i0/out_reg[3]_1                    |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_3                    |                   |               21 |             32 |
|  clk         | i0/out_reg[3]_18                   |                   |               26 |             32 |
|  clk         | i0/out_reg[3]_17                   |                   |               28 |             32 |
|  clk         | i0/out_reg[3]_16                   |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_15                   |                   |               25 |             32 |
|  clk         | i0/out_reg[3]_14                   |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_13                   |                   |               24 |             32 |
|  clk         | i0/out_reg[3]_12                   |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_11                   |                   |               20 |             32 |
|  clk         | i0/out_reg[3]_10                   |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_19                   |                   |               26 |             32 |
|  clk         | i0/out_reg[2]_9                    |                   |               26 |             32 |
|  clk         | i0/out_reg[2]_8                    |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_7                    |                   |               19 |             32 |
|  clk         | i0/out_reg[2]_6                    |                   |               24 |             32 |
|  clk         | i0/out_reg[2]_5                    |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_4                    |                   |               24 |             32 |
|  clk         | i0/out_reg[2]_3                    |                   |               25 |             32 |
|  clk         | i0/out_reg[2]_2                    |                   |               21 |             32 |
|  clk         | i0/out_reg[2]_15                   |                   |               20 |             32 |
|  clk         | i0/out_reg[1]_20                   |                   |               26 |             32 |
|  clk         | i0/out_reg[0]_9                    |                   |               24 |             32 |
|  clk         | i0/out_reg[1]_0                    |                   |               19 |             32 |
|  clk         | i0/out_reg[1]_1                    |                   |               24 |             32 |
|  clk         | i0/out_reg[1]_10                   |                   |               23 |             32 |
|  clk         | i0/out_reg[1]_11                   |                   |               21 |             32 |
|  clk         | i0/out_reg[1]_12                   |                   |               29 |             32 |
|  clk         | i0/out_reg[1]_13                   |                   |               26 |             32 |
|  clk         | i0/out_reg[1]_14                   |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_15                   |                   |               20 |             32 |
|  clk         | i0/out_reg[1]_16                   |                   |               21 |             32 |
|  clk         | i0/out_reg[1]_17                   |                   |               22 |             32 |
|  clk         | i0/out_reg[1]_18                   |                   |               23 |             32 |
|  clk         | i0/out_reg[1]_19                   |                   |               21 |             32 |
|  clk         | i0/out_reg[1]_2                    |                   |               22 |             32 |
|  clk         | i0/out_reg[2]_12                   |                   |               20 |             32 |
|  clk         | i0/out_reg[1]_21                   |                   |               27 |             32 |
|  clk         | i0/out_reg[1]_22                   |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_23                   |                   |               18 |             32 |
|  clk         | i0/out_reg[1]_3                    |                   |               22 |             32 |
|  clk         | i0/out_reg[1]_4                    |                   |               21 |             32 |
|  clk         | i0/out_reg[1]_5                    |                   |               24 |             32 |
|  clk         | i0/out_reg[1]_6                    |                   |               20 |             32 |
|  clk         | i0/out_reg[1]_7                    |                   |               21 |             32 |
|  clk         | i0/out_reg[1]_8                    |                   |               22 |             32 |
|  clk         | i0/out_reg[1]_9                    |                   |               24 |             32 |
|  clk         | i0/out_reg[2]_0                    |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_1                    |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_10                   |                   |               18 |             32 |
|  clk         | i0/out_reg[2]_11                   |                   |               28 |             32 |
|  clk         | j2_0/out_reg[2]_5                  |                   |               25 |             32 |
|  clk         | j2_0/out_reg[1]_10                 |                   |               24 |             32 |
|  clk         | j2_0/out_reg[1]_11                 |                   |               23 |             32 |
|  clk         | j2_0/out_reg[1]_2                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[1]_3                  |                   |               22 |             32 |
|  clk         | j2_0/out_reg[1]_4                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[1]_5                  |                   |               22 |             32 |
|  clk         | j2_0/out_reg[1]_6                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[1]_7                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[1]_8                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[1]_9                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[2]_0                  |                   |               23 |             32 |
|  clk         | j2_0/out_reg[2]_1                  |                   |               23 |             32 |
|  clk         | j2_0/out_reg[2]_2                  |                   |               19 |             32 |
|  clk         | j2_0/out_reg[2]_3                  |                   |               19 |             32 |
|  clk         | j2_0/out_reg[2]_4                  |                   |               19 |             32 |
|  clk         | j2_0/out_reg[1]_1                  |                   |               22 |             32 |
|  clk         | j2_0/out_reg[2]_6                  |                   |               25 |             32 |
|  clk         | j2_0/out_reg[2]_7                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[3]_1                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[3]_10                 |                   |               22 |             32 |
|  clk         | j2_0/out_reg[3]_11                 |                   |               21 |             32 |
|  clk         | j2_0/out_reg[3]_12                 |                   |               25 |             32 |
|  clk         | j2_0/out_reg[3]_2                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[3]_3                  |                   |               22 |             32 |
|  clk         | j2_0/out_reg[3]_4                  |                   |               24 |             32 |
|  clk         | j2_0/out_reg[3]_5                  |                   |               23 |             32 |
|  clk         | j2_0/out_reg[3]_6                  |                   |               24 |             32 |
|  clk         | j2_0/out_reg[3]_7                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[3]_8                  |                   |               24 |             32 |
|  clk         | j2_0/out_reg[3]_9                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[0]_10                 |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_20                   |                   |               26 |             32 |
|  clk         | i0/out_reg[3]_21                   |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_22                   |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_23                   |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_24                   |                   |               23 |             32 |
|  clk         | i0/out_reg[0]_27                   |                   |               19 |             32 |
|  clk         | i0/out_reg[3]_4                    |                   |               19 |             32 |
|  clk         | i0/out_reg[3]_5                    |                   |               29 |             32 |
|  clk         | i0/out_reg[3]_6                    |                   |               24 |             32 |
|  clk         | i0/out_reg[3]_7                    |                   |               26 |             32 |
|  clk         | i0/out_reg[3]_8                    |                   |               23 |             32 |
|  clk         | i0/out_reg[3]_9                    |                   |               21 |             32 |
|  clk         | j2_0/out_reg[0]_0                  |                   |               18 |             32 |
|  clk         | j2_0/out_reg[0]_1                  |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_2                    |                   |               22 |             32 |
|  clk         | j2_0/out_reg[0]_11                 |                   |               21 |             32 |
|  clk         | j2_0/out_reg[0]_12                 |                   |               24 |             32 |
|  clk         | j2_0/out_reg[0]_13                 |                   |               24 |             32 |
|  clk         | j2_0/out_reg[0]_14                 |                   |               20 |             32 |
|  clk         | j2_0/out_reg[0]_15                 |                   |               24 |             32 |
|  clk         | j2_0/out_reg[0]_2                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[0]_3                  |                   |               19 |             32 |
|  clk         | j2_0/out_reg[0]_4                  |                   |               22 |             32 |
|  clk         | j2_0/out_reg[0]_5                  |                   |               18 |             32 |
|  clk         | j2_0/out_reg[0]_6                  |                   |               20 |             32 |
|  clk         | j2_0/out_reg[0]_7                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[0]_8                  |                   |               25 |             32 |
|  clk         | j2_0/out_reg[0]_9                  |                   |               21 |             32 |
|  clk         | j2_0/out_reg[1]_0                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_23                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_10                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_11                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_12                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_13                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_14                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_15                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_16                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_17                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_18                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_19                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_20                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_21                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_22                 |                   |               21 |             32 |
|  clk         | fsm5/B_read0_00_write_en           |                   |               10 |             32 |
|  clk         | fsm5/out_reg[0]_8                  |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_9                  |                   |               21 |             32 |
|  clk         | fsm5/out_reg[1]_10                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[1]_11                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[1]_12                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[1]_13                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[1]_14                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[1]_15                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[1]_16                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[1]_5                  |                   |               25 |             32 |
|  clk         | fsm5/out_reg[1]_6                  |                   |               24 |             32 |
|  clk         | fsm5/out_reg[1]_7                  |                   |               21 |             32 |
|  clk         | A_j2_k_10/A_j2_k_10_write_en       |                   |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                   |                9 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                   |                5 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                   |                7 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                   |                7 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                   |                9 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                   |                6 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                   |                8 |             32 |
|  clk         | A_j2_k_00/A_j2_k_00_write_en       |                   |               14 |             32 |
|  clk         | B_read0_10/B_read0_10_write_en     |                   |               12 |             32 |
|  clk         | B_sh_read0_0/B_sh_read0_0_write_en |                   |                9 |             32 |
|  clk         | i0/out_reg[0]_7                    |                   |               19 |             32 |
|  clk         | A_read0_00/A_read0_00_write_en     |                   |                8 |             32 |
|  clk         | A_read0_10/A_read0_10_write_en     |                   |                9 |             32 |
|  clk         | A_sh_read0_0/A_sh_read0_0_write_en |                   |               27 |             32 |
|  clk         | fsm/A_int_read0_0_write_en         |                   |                5 |             32 |
|  clk         | fsm/B_int_read0_0_write_en         |                   |                5 |             32 |
|  clk         | fsm10/alpha__0_write_en            |                   |                8 |             32 |
|  clk         | fsm10/beta__0_write_en             |                   |                9 |             32 |
|  clk         | B_i_k_00/B_i_k_00_write_en         |                   |               10 |             32 |
|  clk         | fsm2/C_i_j_0_write_en              |                   |               10 |             32 |
|  clk         | fsm3/t_00_write_en                 |                   |                4 |             32 |
|  clk         | fsm4/t_10_write_en                 |                   |                4 |             32 |
|  clk         | fsm5/B_i_k_10_write_en             |                   |               10 |             32 |
|  clk         | i0/out_reg[0]_23                   |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_12                   |                   |               20 |             32 |
|  clk         | i0/out_reg[0]_13                   |                   |               25 |             32 |
|  clk         | i0/out_reg[0]_14                   |                   |               25 |             32 |
|  clk         | i0/out_reg[0]_15                   |                   |               23 |             32 |
|  clk         | i0/out_reg[0]_16                   |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_17                   |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_18                   |                   |               24 |             32 |
|  clk         | i0/out_reg[0]_19                   |                   |               23 |             32 |
|  clk         | i0/out_reg[0]_2                    |                   |               23 |             32 |
|  clk         | i0/out_reg[0]_20                   |                   |               26 |             32 |
|  clk         | i0/out_reg[0]_21                   |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_22                   |                   |               20 |             32 |
|  clk         | fsm5/out_reg[1]_9                  |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_24                   |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_25                   |                   |               25 |             32 |
|  clk         | i0/out_reg[0]_26                   |                   |               28 |             32 |
|  clk         | i0/out_reg[0]_28                   |                   |               25 |             32 |
|  clk         | i0/out_reg[0]_29                   |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_3                    |                   |               19 |             32 |
|  clk         | i0/out_reg[0]_30                   |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_31                   |                   |               26 |             32 |
|  clk         | i0/out_reg[0]_4                    |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_5                    |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_6                    |                   |               24 |             32 |
|  clk         | i0/out_reg[0]_8                    |                   |               19 |             32 |
|  clk         | i0/out_reg[0]_10                   |                   |               23 |             32 |
|  clk         | fsm5/out_reg[1]_8                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[2]_1                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[2]_2                  |                   |               23 |             32 |
|  clk         | fsm5/out_reg[2]_3                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[2]_4                  |                   |               28 |             32 |
|  clk         | fsm5/out_reg[2]_5                  |                   |               20 |             32 |
|  clk         | fsm5/out_reg[2]_6                  |                   |               24 |             32 |
|  clk         | fsm5/out_reg[2]_7                  |                   |               23 |             32 |
|  clk         | fsm5/out_reg[2]_8                  |                   |               23 |             32 |
|  clk         | fsm5/out_reg[3]_0                  |                   |               21 |             32 |
|  clk         | fsm5/out_reg[3]_1                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[3]_10                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[3]_2                  |                   |               26 |             32 |
|  clk         | i0/out_reg[0]_11                   |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_1                    |                   |               24 |             32 |
|  clk         | i0/out_reg[0]_0                    |                   |               24 |             32 |
|  clk         | fsm5/out_reg[3]_9                  |                   |               20 |             32 |
|  clk         | fsm5/out_reg[3]_8                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[3]_7                  |                   |               21 |             32 |
|  clk         | fsm5/out_reg[3]_6                  |                   |               21 |             32 |
|  clk         | fsm5/out_reg[3]_5                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[3]_4                  |                   |               24 |             32 |
|  clk         | fsm5/out_reg[3]_3                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[3]_11                 |                   |               21 |             32 |
|  clk         |                                    | mult_pipe5/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in |                7 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in |               11 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in |                9 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in |               11 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in |               12 |             51 |
|  clk         |                                    |                   |               54 |            126 |
+--------------+------------------------------------+-------------------+------------------+----------------+


