<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>
defines: 
time_elapsed: 1.744s
ram usage: 42548 KB
</pre>
<pre class="log">

surelog -nopython -nobuiltin -parse -noelab -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:1</a>: No timescale set for &#34;simple_bus&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: No timescale set for &#34;memMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: No timescale set for &#34;cpuMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: No timescale set for &#34;omniMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:54</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: Compile module &#34;work@cpuMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: Compile module &#34;work@memMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: Compile module &#34;work@omniMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:1</a>: Compile interface &#34;work@simple_bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:54</a>: Compile module &#34;work@top&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:41</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:31</a>: Port &#34;a&#34; definition missing its direction (input, output, inout).

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p762.sv:51</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0

</pre>
</body>