/*
 * To change this license header, choose License Headers in Project Properties.
 * To change this template file, choose Tools | Templates
 * and open the template in the editor.
 */

/* 
 * File:   calc_avx512.h
 * Author: Annett
 *
 * Created on 17. April 2019, 11:07
 */

#ifndef MORPHSTORE_VECTOR_SIMD_AVX512_PRIMITIVES_CALC_AVX512_H
#define MORPHSTORE_VECTOR_SIMD_AVX512_PRIMITIVES_CALC_AVX512_H



#include <core/utils/preprocessor.h>
#include <core/memory/mm_glob.h>
#include <vector/simd/avx512/extension_avx512.h>
#include <vector/primitives/calc.h>

#include <core/utils/logger.h>

#include <functional>

namespace vectorlib{
   template<>
   struct add<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Add 64 bit integer values from two registers (avx512)" );
         return _mm512_add_epi64( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct add<avx512<v256<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v256<uint64_t>>::vector_t
      apply(
         typename avx512<v256<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v256<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Add 64 bit integer values from two registers (avx512)" );
         return _mm256_add_epi64( p_vec1, p_vec2);
      }
   };
   template<>
   struct add<avx512<v128<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v128<uint64_t>>::vector_t
      apply(
         typename avx512<v128<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v128<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Add 64 bit integer values from two registers (avx512)" );
         return _mm_add_epi64( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct min<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Minimum of 64 bit integer values from two registers (avx512)" );
         return _mm512_min_epi64( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct min<avx512<v256<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v256<uint64_t>>::vector_t
      apply(
         typename avx512<v256<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v256<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Add 64 bit integer values from two registers (avx512)" );
         return _mm256_min_epi64( p_vec1, p_vec2);
      }
   };
   template<>
   struct min<avx512<v128<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v128<uint64_t>>::vector_t
      apply(
         typename avx512<v128<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v128<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Add 64 bit integer values from two registers (avx512)" );
         return _mm_min_epi64( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct sub<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Subtract 64 bit integer values from two registers (avx512)" );
         return _mm512_sub_epi64( p_vec1, p_vec2);
      }
   };
   template<>
   struct hadd<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::base_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1
      ){
         trace( "[VECTOR] - Horizontally add 64 bit integer values one register (avx512)" );
         return _mm512_reduce_add_epi64(p_vec1);
      }
   };
   template<>
   struct hor<avx512<v512<uint64_t>>, 64> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::base_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1
      ){
         trace( "[VECTOR] - Horizontally or 64 bit integer values one register (avx512)" );
         return _mm512_reduce_or_epi64(p_vec1);
      }
   };
   template<>
   struct mul<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Multiply 64 bit integer values from two registers (avx512)" );
         info( "[VECTOR] - _mm512_mul_epu32 is called (only the lower 32 bit are actually processed" );
         return _mm512_mul_epu32( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct mul<avx512<v256<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v256<uint64_t>>::vector_t
      apply(
         typename avx512<v256<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v256<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Multiply 64 bit integer values from two registers (avx512)" );
         info( "[VECTOR] - _mm256_mul_epu32 is called (only the lower 32 bit are actually processed" );
         return _mm256_mul_epu32( p_vec1, p_vec2);
      }
   };
   
   template<>
   struct mul<avx512<v128<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v128<uint64_t>>::vector_t
      apply(
         typename avx512<v128<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v128<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Multiply 64 bit integer values from two registers (avx512)" );
//         info( "[VECTOR] - _mm_mul_epu32 is called (only the lower 32 bit are actually processed" );
         return _mm_mul_epu32( p_vec1, p_vec2);
      }
   };
   
   
   template<>
   struct div<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Divide 64 bit integer values from two registers (avx512)" );
         __m512d divhelper = _mm512_set1_pd(0x0010000000000000);
         return
            _mm512_xor_si512(
               _mm512_castpd_si512(
                  _mm512_add_pd(
                     // @todo This rounds the result to the nearest integer,
                     // but we want it to be rounded down, since this would be
                     // the expected outcome of an integer division. There is
                     // no _mm512_floor_pd (like in SSE and AVX). I tried
                     // _mm512_div_round_pd with all possible rounding modes,
                     // but none of them worked...
                     _mm512_div_pd(
                        _mm512_castsi512_pd(p_vec1),
                        _mm512_castsi512_pd(p_vec2)
                     ),
                     divhelper
                  )
               ),
               _mm512_castpd_si512(
                  divhelper
               )
            );
      }
   };
   template<>
   struct mod<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         typename avx512<v512<uint64_t>>::vector_t const & p_vec2
      ){
         trace( "[VECTOR] - Modulo divide 64 bit integer values from two registers (avx512)" );
         info( "[VECTOR] - MODULO IS A WORKAROUND" );
         __m512d divhelper = _mm512_set1_pd(0x0010000000000000);
         __m512d intermediate =
            _mm512_add_pd(
               _mm512_floor_pd(
                  _mm512_div_pd(
                     _mm512_castsi512_pd(p_vec1),
                     _mm512_castsi512_pd(p_vec2)
                  )
               ),
               divhelper
            );
         return
            _mm512_sub_epi64(
               p_vec1,
               _mm512_mul_epi32(
                  _mm512_xor_si512(
                     _mm512_castpd_si512(intermediate),
                     _mm512_castpd_si512(divhelper)
                  ),
                  p_vec2
               )
            );
      }
   };
   template<>
   struct inv<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1
      ){
         trace( "[VECTOR] - Additive inverting 64 bit integer values of one register (avx512)" );
         return _mm512_sub_epi64( _mm512_set1_epi64(0), p_vec1);
      }
   };
   template<>
   struct shift_left<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         int const & p_distance
      ){
         trace( "[VECTOR] - Left-shifting 64 bit integer values of one register (all by the same distance) (avx512)" );
         return _mm512_slli_epi64(p_vec1, p_distance);
      }
   };
   template<>
   struct shift_left_individual<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_data,
         typename avx512<v512<uint64_t>>::vector_t const & p_distance
      ){
         trace( "[VECTOR] - Left-shifting 64 bit integer values of one register (each by its individual distance) (avx512)" );
         return _mm512_sllv_epi64(p_data, p_distance);
      }
   };
   template<>
   struct shift_right<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_vec1,
         int const & p_distance
      ){
         trace( "[VECTOR] - Right-shifting 64 bit integer values of one register (all by the same distance) (avx512)" );
         return _mm512_srli_epi64(p_vec1, p_distance);
      }
   };
   template<>
   struct shift_right_individual<avx512<v512<uint64_t>>/*, 64*/> {
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static
      typename avx512<v512<uint64_t>>::vector_t
      apply(
         typename avx512<v512<uint64_t>>::vector_t const & p_data,
         typename avx512<v512<uint64_t>>::vector_t const & p_distance
      ){
         trace( "[VECTOR] - Right-shifting 64 bit integer values of one register (each by its individual distance) (avx512)" );
         return _mm512_srlv_epi64(p_data, p_distance);
      }
   };
   
   /*NOTE: This primitive automatically substracts the unused bits, where a bitmask is larger than required*/
   template<typename T>
   struct count_leading_zero<avx512<v512<T>>> {
      template< typename U = T, typename std::enable_if< std::is_integral< U >::value, int >::type = 0 >
      MSV_CXX_ATTRIBUTE_FORCE_INLINE
      static uint8_t
      apply(
         typename avx512<v512<U>>::mask_t const & p_mask
      ) {
         //return __builtin_clz(p_mask)-(sizeof(p_mask)*8-avx512<v512<U>>::vector_helper_t::element_count::value);
         return __builtin_clz(p_mask)-(sizeof(p_mask)*8-avx512<v512<U>>::vector_helper_t::element_count::value) - (sizeof(p_mask) > 3 ? 0 : 16);
      }
   };
}
#endif /* MORPHSTORE_VECTOR_SIMD_AVX512_PRIMITIVES_CALC_AVX512_H */

