##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debounce
		4.3::Critical Path Report for I2C_Codec_control_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Codec_control_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Debounce:R)
		5.4::Critical Path Report for (I2C_Codec_control_IntClock:R vs. I2C_Codec_control_IntClock:R)
		5.5::Critical Path Report for (Debounce:R vs. Debounce:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                     | Frequency: 75.64 MHz   | Target: 78.00 MHz  | 
Clock: CyILO                         | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                    | Target: 78.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                    | Target: 78.00 MHz  | 
Clock: Debounce                      | Frequency: 103.52 MHz  | Target: 0.00 MHz   | 
Clock: I2C_Codec_control_IntClock    | Frequency: 33.67 MHz   | Target: 15.60 MHz  | 
Clock: LINE_theACLK                  | N/A                    | Target: 1.59 MHz   | 
Clock: LINE_theACLK(fixed-function)  | N/A                    | Target: 1.59 MHz   | 
Clock: VOL_theACLK                   | N/A                    | Target: 1.59 MHz   | 
Clock: VOL_theACLK(fixed-function)   | N/A                    | Target: 1.59 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                   CyBUS_CLK                   12820.5          -401         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                   Debounce                    12820.5          5962         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                   I2C_Codec_control_IntClock  12820.5          5483         N/A              N/A         N/A              N/A         N/A              N/A         
Debounce                    Debounce                    5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
I2C_Codec_control_IntClock  I2C_Codec_control_IntClock  64102.6          34402        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase              
---------------  ------------  ----------------------------  
CLIP_LED(0)_PAD  24030         CyBUS_CLK:R                   
L0(0)_PAD        24292         CyBUS_CLK:R                   
L1(0)_PAD        23892         CyBUS_CLK:R                   
L2(0)_PAD        24577         CyBUS_CLK:R                   
L3(0)_PAD        24941         CyBUS_CLK:R                   
SCK(0)_PAD       26643         CyBUS_CLK:R                   
SCL(0)_PAD:out   26134         I2C_Codec_control_IntClock:R  
SDA(0)_PAD:out   23988         I2C_Codec_control_IntClock:R  
SDO(0)_PAD       26170         CyBUS_CLK:R                   
WS(0)_PAD        23943         CyBUS_CLK:R                   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.64 MHz | Target: 78.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : -401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2895   6475   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9825   -401  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2896  12721   -401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debounce
**************************************
Clock: Debounce
Frequency: 103.52 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1036/q
Path End       : Net_896/clk_en
Capture Clock  : Net_896/clock_0
Path slack     : 4999990340p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1036/q      macrocell60   1250   1250  4999990340  RISE       1
Net_896/clk_en  macrocell61   6310   7560  4999990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_896/clock_0                                            macrocell61         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_Codec_control_IntClock
********************************************************
Clock: I2C_Codec_control_IntClock
Frequency: 33.67 MHz | Target: 15.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34402p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23691
-------------------------------------   ----- 
End-of-path arrival time (ps)           23691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10    11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10     3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   7940  23691  34402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : -401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2895   6475   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9825   -401  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2896  12721   -401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Codec_control_IntClock:R)
****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 5483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5483  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1  macrocell53   2808   3828   5483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0            macrocell53         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Debounce:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S2(0)_SYNC/out
Path End       : Net_973/main_0
Capture Clock  : Net_973/clock_0
Path slack     : 5962p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S2(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S2(0)_SYNC/out  synccell      1020   1020   5962  RISE       1
Net_973/main_0  macrocell69   2329   3349   5962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1


5.4::Critical Path Report for (I2C_Codec_control_IntClock:R vs. I2C_Codec_control_IntClock:R)
*********************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34402p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23691
-------------------------------------   ----- 
End-of-path arrival time (ps)           23691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10    11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10     3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   7940  23691  34402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Debounce:R vs. Debounce:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1036/q
Path End       : Net_896/clk_en
Capture Clock  : Net_896/clock_0
Path slack     : 4999990340p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1036/q      macrocell60   1250   1250  4999990340  RISE       1
Net_896/clk_en  macrocell61   6310   7560  4999990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_896/clock_0                                            macrocell61         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : -401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2895   6475   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9825   -401  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2896  12721   -401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12066
-------------------------------------   ----- 
End-of-path arrival time (ps)           12066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580    254  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_0\/main_3              macrocell3      2825   6405    254  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_0\/q                   macrocell3      3350   9755    254  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2312  12066    254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock                  statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q                macrocell22     1250   1250   1654  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   2996   4246   2385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q                macrocell21     1250   1250   1957  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   2855   4105   2525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q                macrocell23     1250   1250   1970  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   2832   4082   2548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : Net_15_0/main_0
Capture Clock  : Net_15_0/clock_0
Path slack     : 2567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0  count7cell    1940   1940   2567  RISE       1
Net_15_0/main_0                            macrocell24   4803   6743   2567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 2567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0   count7cell    1940   1940   2567  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_0  macrocell32   4803   6743   2567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:BitCounter\/enable
Capture Clock  : \I2S_Codec_audio:bI2S:BitCounter\/clock
Path slack     : 2744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -4060
------------------------------------------------   ----- 
End-of-path required time (ps)                      8761

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2   controlcell1   1210   1210   2744  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/enable  count7cell     4806   6016   2744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q                macrocell26     1250   1250   2765  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   2795   4045   2765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q                macrocell28     1250   1250   2784  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   2776   4026   2784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 2835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580   -401  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_3          macrocell30     2895   6475   2835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 2906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580    254  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_5         macrocell19     2825   6405   2906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q                macrocell27     1250   1250   2962  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   2599   3849   2962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : Net_167/main_1
Capture Clock  : Net_167/clock_0
Path slack     : 3027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   3027  RISE       1
Net_167/main_1                             macrocell18   4344   6284   3027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 3309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_1   macrocell27   4062   6002   3309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 3309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_1   macrocell28   4062   6002   3309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_8
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 3463p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0  count7cell    1940   1940   2567  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_8     macrocell20   3908   5848   3463  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 3474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_0   macrocell27   3896   5836   3474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 3474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_0   macrocell28   3896   5836   3474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:BitCounter\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:BitCounter\/clock
Path slack     : 3574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clk_en  count7cell    5897   7147   3574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 3574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1050/q                                      macrocell16     1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clk_en  datapathcell1   5897   7147   3574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 3574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                              macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clk_en  macrocell20   5897   7147   3574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 3574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                              macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clk_en  macrocell31   5897   7147   3574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 3593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_2   macrocell27   3777   5717   3593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 3593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_2   macrocell28   3777   5717   3593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_15_0/main_1
Capture Clock  : Net_15_0/clock_0
Path slack     : 3761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   2720   2720   3761  RISE       1
Net_15_0/main_1                                  macrocell24     2830   5550   3761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 3784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210   2744  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_0   macrocell31    4316   5526   3784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 3794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210   2744  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_0   macrocell20    4307   5517   3794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_8
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 3980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0  count7cell    1940   1940   2567  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_8     macrocell31   3391   5331   3980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_2\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_2\/clock_0
Path slack     : 4096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clk_en  macrocell21   5374   6624   4096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clk_en  macrocell22   5374   6624   4096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clk_en  macrocell23   5374   6624   4096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_9
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/q  macrocell30   1250   1250   4136  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_9       macrocell31   3924   5174   4136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_1   macrocell22   3173   5113   4197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_1   macrocell23   3173   5113   4197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_6     macrocell20   3168   5108   4203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_15_0/q
Path End       : Net_15_0/main_2
Capture Clock  : Net_15_0/clock_0
Path slack     : 4216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_15_0/q       macrocell24   1250   1250   4216  RISE       1
Net_15_0/main_2  macrocell24   3845   5095   4216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   3309  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_6     macrocell31   3148   5088   4222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q                macrocell22   1250   1250   1654  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_3  macrocell19   3754   5004   4306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_5     macrocell31   3030   4970   4340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_7
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_7     macrocell20   3028   4968   4342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_2   macrocell22   3023   4963   4348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_2   macrocell23   3023   4963   4348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_5     macrocell20   3023   4963   4348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:reset\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:reset\/clock_0
Path slack     : 4371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210   2744  RISE       1
\I2S_Codec_audio:bI2S:reset\/main_0      macrocell17    3730   4940   4371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_7
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3593  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_7     macrocell31   2901   4841   4469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_0   macrocell22   2879   4819   4492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3474  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_0   macrocell23   2879   4819   4492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q                macrocell21   1250   1250   1957  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_2  macrocell19   3451   4701   4609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q                macrocell23   1250   1250   1970  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_4  macrocell19   3439   4689   4622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   3027  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_3     macrocell31   2726   4666   4644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   3027  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_3     macrocell20   2711   4651   4660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_9
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/q  macrocell19   1250   1250   4685  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_9        macrocell20   3375   4625   4685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_0
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_0  controlcell1   1210   1210   4715  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_1   macrocell20    3385   4595   4715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 4762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell31   1250   1250   4762  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_3  macrocell26   3298   4548   4762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 4762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell31   1250   1250   4762  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_6  macrocell27   3298   4548   4762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 4762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell31   1250   1250   4762  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_6  macrocell28   3298   4548   4762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_4
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_4  count7cell    1940   1940   4810  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_4     macrocell31   2561   4501   4810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_6
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_6  count7cell    1940   1940   4814  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_2     macrocell31   2556   4496   4814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_4
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_4  count7cell    1940   1940   4810  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_4     macrocell20   2551   4491   4819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_6
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_6  count7cell    1940   1940   4814  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_2     macrocell20   2549   4489   4822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_f0_load\/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 4856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_f0_load\/q               macrocell25   1250   1250   1620  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_1  macrocell30   3204   4454   4856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_1
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 4865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_1           controlcell1   1210   1210   4865  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_0  macrocell30    3235   4445   4865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_1
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_1  controlcell1   1210   1210   4865  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_1   macrocell31    3216   4426   4884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : Net_1050/main_1
Capture Clock  : Net_1050/clock_0
Path slack     : 4934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4934  RISE       1
Net_1050/main_1                   macrocell16    2326   4376   4934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : \Div2:not_last_reset\/main_0
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 4934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4934  RISE       1
\Div2:not_last_reset\/main_0      macrocell73    2326   4376   4934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : \Div2:count_0\/main_0
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 4934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4934  RISE       1
\Div2:count_0\/main_0             macrocell74    2326   4376   4934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q       macrocell22   1250   1250   1654  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_5  macrocell22   3006   4256   5055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q       macrocell22   1250   1250   1654  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_5  macrocell23   3006   4256   5055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q       macrocell21   1250   1250   1957  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_4  macrocell22   2853   4103   5207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q       macrocell21   1250   1250   1957  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_4  macrocell23   2853   4103   5207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q       macrocell23   1250   1250   1970  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_6  macrocell22   2825   4075   5236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q       macrocell23   1250   1250   1970  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_6  macrocell23   2825   4075   5236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell26   1250   1250   2765  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_0  macrocell25   2802   4052   5259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell26   1250   1250   2765  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_0  macrocell26   2802   4052   5259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell26   1250   1250   2765  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_3  macrocell27   2802   4052   5259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell26   1250   1250   2765  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_3  macrocell28   2802   4052   5259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_data_in_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_data_in_0\/q       macrocell32   1250   1250   5272  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_1  macrocell32   2789   4039   5272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_data_in_0\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 5272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                      9321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_data_in_0\/q             macrocell32     1250   1250   5272  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   2799   4049   5272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell28   1250   1250   2784  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_2  macrocell25   2776   4026   5284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell28   1250   1250   2784  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_2  macrocell26   2776   4026   5284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell28   1250   1250   2784  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_5  macrocell27   2776   4026   5284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell28   1250   1250   2784  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_5  macrocell28   2776   4026   5284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_1050/main_0
Capture Clock  : Net_1050/clock_0
Path slack     : 5285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1050/q       macrocell16   1250   1250   3574  RISE       1
Net_1050/main_0  macrocell16   2775   4025   5285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDI(0)_SYNC/out
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDI(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SDI(0)_SYNC/out                             synccell      1020   1020   5338  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_2  macrocell32   2952   3972   5338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_0
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 5426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_0            controlcell1   1210   1210   4715  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_0  macrocell19    2675   3885   5426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 5439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/q       macrocell19   1250   1250   4685  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_1  macrocell19   2621   3871   5439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell27   1250   1250   2962  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_1  macrocell25   2593   3843   5467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell27   1250   1250   2962  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_1  macrocell26   2593   3843   5467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell27   1250   1250   2962  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_4  macrocell27   2593   3843   5467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell27   1250   1250   2962  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_4  macrocell28   2593   3843   5467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 5483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5483  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1  macrocell53   2808   3828   5483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0            macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 5507p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5483  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0  macrocell43   2784   3804   5507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_10
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 5537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q        macrocell31   1250   1250   4762  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_10  macrocell31   2523   3773   5537  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_2\/clock_0
Path slack     : 5538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell20   1250   1250   5538  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/main_0  macrocell21   2522   3772   5538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell20   1250   1250   5538  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_3  macrocell22   2522   3772   5538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell20   1250   1250   5538  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_3  macrocell23   2522   3772   5538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_10
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q        macrocell20   1250   1250   5538  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_10  macrocell20   2519   3769   5542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:count_0\/q
Path End       : Net_1050/main_3
Capture Clock  : Net_1050/clock_0
Path slack     : 5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
\Div2:count_0\/q  macrocell74   1250   1250   5761  RISE       1
Net_1050/main_3   macrocell16   2299   3549   5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : Net_1050/main_2
Capture Clock  : Net_1050/clock_0
Path slack     : 5763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q  macrocell73   1250   1250   5763  RISE       1
Net_1050/main_2          macrocell16   2298   3548   5763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : \Div2:not_last_reset\/main_1
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 5763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q       macrocell73   1250   1250   5763  RISE       1
\Div2:not_last_reset\/main_1  macrocell73   2298   3548   5763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : \Div2:count_0\/main_1
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 5763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q  macrocell73   1250   1250   5763  RISE       1
\Div2:count_0\/main_1    macrocell74   2298   3548   5763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 5767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/q       macrocell30   1250   1250   4136  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_2  macrocell30   2294   3544   5767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:reset\/q
Path End       : Net_167/main_0
Capture Clock  : Net_167/clock_0
Path slack     : 5771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:reset\/q  macrocell17   1250   1250   5771  RISE       1
Net_167/main_0                  macrocell18   2290   3540   5771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 5806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                                   macrocell16    1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clk_en  statusicell2   3664   4914   5806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:CtlReg\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:CtlReg\/clock
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                            macrocell16    1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clk_en  controlcell1   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                                   macrocell16    1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clk_en  statusicell1   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock                  statusicell1        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1050/q                                      macrocell16     1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clk_en  datapathcell2   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                         macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clk_en  macrocell19   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_15_0/clk_en
Capture Clock  : Net_15_0/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1050/q       macrocell16   1250   1250   3574  RISE       1
Net_15_0/clk_en  macrocell24   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clk_en  macrocell25   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clk_en  macrocell26   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clk_en  macrocell27   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clk_en  macrocell28   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                  macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clk_en  macrocell32   3653   4903   5817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S2(0)_SYNC/out
Path End       : Net_973/main_0
Capture Clock  : Net_973/clock_0
Path slack     : 5962p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S2(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S2(0)_SYNC/out  synccell      1020   1020   5962  RISE       1
Net_973/main_0  macrocell69   2329   3349   5962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S0(0)_SYNC/out
Path End       : Net_961/main_0
Capture Clock  : Net_961/clock_0
Path slack     : 5965p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3345
-------------------------------------   ---- 
End-of-path arrival time (ps)           3345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S0(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S0(0)_SYNC/out  synccell      1020   1020   5965  RISE       1
Net_961/main_0  macrocell57   2325   3345   5965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S1(0)_SYNC/out
Path End       : Net_985/main_0
Capture Clock  : Net_985/clock_0
Path slack     : 5978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3333
-------------------------------------   ---- 
End-of-path arrival time (ps)           3333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S1(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S1(0)_SYNC/out  synccell      1020   1020   5978  RISE       1
Net_985/main_0  macrocell67   2313   3333   5978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 5991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)_SYNC/out                                 synccell      1020   1020   5991  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/main_0  macrocell33   2300   3320   5991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 5991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)_SYNC/out                               synccell      1020   1020   5991  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_8  macrocell41   2300   3320   5991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S3(0)_SYNC/out
Path End       : Net_979/main_0
Capture Clock  : Net_979/clock_0
Path slack     : 5996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3314
-------------------------------------   ---- 
End-of-path arrival time (ps)           3314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S3(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S3(0)_SYNC/out  synccell      1020   1020   5996  RISE       1
Net_979/main_0  macrocell71   2294   3314   5996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_f0_load\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 6149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                      9691

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_f0_load\/q              macrocell25     1250   1250   1620  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2292   3542   6149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:reset\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:reset\/clock_0
Path slack     : 6676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                           macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:reset\/clk_en  macrocell17   2795   4045   6676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_167/clk_en
Capture Clock  : Net_167/clock_0
Path slack     : 6676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1050/q      macrocell16   1250   1250   3574  RISE       1
Net_167/clk_en  macrocell18   2795   4045   6676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 6676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                        macrocell16   1250   1250   3574  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clk_en  macrocell30   2795   4045   6676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : Net_1050/clk_en
Capture Clock  : Net_1050/clock_0
Path slack     : 7384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out  synccell      1020   1020   7384  RISE       1
Net_1050/clk_en            macrocell16   2316   3336   7384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : \Div2:not_last_reset\/clk_en
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 7384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out     synccell      1020   1020   7384  RISE       1
\Div2:not_last_reset\/clk_en  macrocell73   2316   3336   7384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : \Div2:count_0\/clk_en
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 7384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out  synccell      1020   1020   7384  RISE       1
\Div2:count_0\/clk_en      macrocell74   2316   3336   7384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34402p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23691
-------------------------------------   ----- 
End-of-path arrival time (ps)           23691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10    11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10     3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   7940  23691  34402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34860p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23232
-------------------------------------   ----- 
End-of-path arrival time (ps)           23232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_1          macrocell7      9324  10574  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q               macrocell7      3350  13924  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2297  16221  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  19571  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   3661  23232  34860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 37672p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22920
-------------------------------------   ----- 
End-of-path arrival time (ps)           22920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10  11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_1           macrocell39   7169  22920  37672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 37672p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22920
-------------------------------------   ----- 
End-of-path arrival time (ps)           22920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10  11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_1           macrocell42   7169  22920  37672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 37672p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22920
-------------------------------------   ----- 
End-of-path arrival time (ps)           22920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q               macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell10  11151  12401  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  15751  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_0       macrocell49   7169  22920  37672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 38108p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -4130
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       59973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21864
-------------------------------------   ----- 
End-of-path arrival time (ps)           21864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q                 macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_1            macrocell7      9324  10574  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q                 macrocell7      3350  13924  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell8      2297  16221  38108  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell8      3350  19571  38108  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell4   2293  21864  38108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 40573p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20020
-------------------------------------   ----- 
End-of-path arrival time (ps)           20020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q             macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2_split\/main_5  macrocell50  12494  13744  40573  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2_split\/q       macrocell50   3350  17094  40573  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_5        macrocell36   2925  20020  40573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 41988p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18604
-------------------------------------   ----- 
End-of-path arrival time (ps)           18604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q             macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4_split\/main_8  macrocell1   11703  12953  41988  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  16303  41988  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_6        macrocell34   2302  18604  41988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 42809p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17784
-------------------------------------   ----- 
End-of-path arrival time (ps)           17784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q             macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0_split\/main_5  macrocell29  10894  12144  42809  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0_split\/q       macrocell29   3350  15494  42809  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_8        macrocell38   2290  17784  42809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 43180p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -4130
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       59973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16793
-------------------------------------   ----- 
End-of-path arrival time (ps)           16793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q                 macrocell35     1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell9      9899  11149  43180  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell9      3350  14499  43180  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell4   2294  16793  43180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_8
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 43473p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17119
-------------------------------------   ----- 
End-of-path arrival time (ps)           17119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_1  macrocell7    9324  10574  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q       macrocell7    3350  13924  34860  RISE       1
\I2C_Codec_control:Net_643_3\/main_8           macrocell54   3195  17119  43473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 44372p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16221
-------------------------------------   ----- 
End-of-path arrival time (ps)           16221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q            macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_1       macrocell7    9324  10574  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q            macrocell7    3350  13924  34860  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell48   2297  16221  44372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:StsReg\/clock
Path slack     : 44526p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                          -500
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       63603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19076
-------------------------------------   ----- 
End-of-path arrival time (ps)           19076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/q     macrocell43    1250   1250  39795  RISE       1
\I2C_Codec_control:bI2C_UDB:status_5\/main_0  macrocell5     7499   8749  44526  RISE       1
\I2C_Codec_control:bI2C_UDB:status_5\/q       macrocell5     3350  12099  44526  RISE       1
\I2C_Codec_control:bI2C_UDB:StsReg\/status_5  statusicell3   6977  19076  44526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:StsReg\/clock                  statusicell3        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 47361p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13231
-------------------------------------   ----- 
End-of-path arrival time (ps)           13231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_2  macrocell34  11981  13231  47361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_5
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 47361p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13231
-------------------------------------   ----- 
End-of-path arrival time (ps)           13231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q  macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:sda_x_wire\/main_5     macrocell55  11981  13231  47361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 47624p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_4  macrocell34  11719  12969  47624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_7
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 47624p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q  macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:sda_x_wire\/main_7     macrocell55  11719  12969  47624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 47716p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12877
-------------------------------------   ----- 
End-of-path arrival time (ps)           12877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q            macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_5  macrocell52  11627  12877  47716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_5
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 47738p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12854
-------------------------------------   ----- 
End-of-path arrival time (ps)           12854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q  macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:Net_643_3\/main_5      macrocell54  11604  12854  47738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 48090p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12503
-------------------------------------   ----- 
End-of-path arrival time (ps)           12503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_4  macrocell41  11253  12503  48090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48191p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_2  macrocell38  11151  12401  48191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 48292p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_5  macrocell37  11050  12300  48292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48397p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12196
-------------------------------------   ----- 
End-of-path arrival time (ps)           12196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  34607  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_0             macrocell38     8616  12196  48397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48641p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_4  macrocell38  10701  11951  48641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 48738p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_8  macrocell35  10604  11854  48738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 48756p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_6  macrocell35  10586  11836  48756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48776p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_6  macrocell38  10566  11816  48776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 48915p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_3  macrocell36  10428  11678  48915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 48915p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_6  macrocell41  10428  11678  48915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 48990p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_1  macrocell36  10353  11603  48990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 48990p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_2  macrocell41  10353  11603  48990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 49250p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_6  macrocell39  10092  11342  49250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 49321p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_4  macrocell39  10022  11272  49321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 49321p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_4  macrocell42  10022  11272  49321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 49444p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_2  macrocell40   9899  11149  49444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_4
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 49540p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11052
-------------------------------------   ----- 
End-of-path arrival time (ps)           11052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:sda_x_wire\/main_4     macrocell55   9802  11052  49540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 49726p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_3  macrocell37   9617  10867  49726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_3
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 49788p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q  macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:Net_643_3\/main_3      macrocell54   9554  10804  49788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_6
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 49862p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10730
-------------------------------------   ----- 
End-of-path arrival time (ps)           10730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q  macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:Net_643_3\/main_6    macrocell54   9480  10730  49862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49872p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_9  macrocell35   9471  10721  49872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 50150p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10442
-------------------------------------   ----- 
End-of-path arrival time (ps)           10442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_5  macrocell40   9192  10442  50150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50190p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_5  macrocell34   9153  10403  50190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_8
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 50190p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q  macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:sda_x_wire\/main_8   macrocell55   9153  10403  50190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 50202p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q              macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell51   9140  10390  50202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 50319p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_4  macrocell40   9024  10274  50319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50371p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_3  macrocell34   8972  10222  50371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_6
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 50371p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q  macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:sda_x_wire\/main_6     macrocell55   8972  10222  50371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 50419p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10173
-------------------------------------   ----- 
End-of-path arrival time (ps)           10173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_6  macrocell37   8923  10173  50419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 50837p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_0  macrocell36   8506   9756  50837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 50837p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_1  macrocell41   8506   9756  50837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 50844p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9749
-------------------------------------   ---- 
End-of-path arrival time (ps)           9749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_1  macrocell38   8499   9749  50844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 50977p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_1  macrocell40   8366   9616  50977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 51295p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_7  macrocell39   8048   9298  51295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 51295p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_6  macrocell42   8048   9298  51295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 51295p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q            macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_1  macrocell49   8048   9298  51295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_1
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 51303p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q  macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:Net_643_3\/main_1      macrocell54   8039   9289  51303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 51313p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9280
-------------------------------------   ---- 
End-of-path arrival time (ps)           9280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_1  macrocell37   8030   9280  51313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 51314p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_2  macrocell39   8029   9279  51314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 51314p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_2  macrocell42   8029   9279  51314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 51435p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_3  macrocell40   7907   9157  51435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 51541p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_7  macrocell38   7801   9051  51541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 51568p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q              macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell48   7775   9025  51568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 51576p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  41452  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_6  macrocell40   7767   9017  51576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 51668p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_4  macrocell36   7674   8924  51668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 51668p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_7   macrocell41   7674   8924  51668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_9
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 51794p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q  macrocell49   1250   1250  43297  RISE       1
\I2C_Codec_control:sda_x_wire\/main_9        macrocell55   7548   8798  51794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 51844p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/q         macrocell43   1250   1250  39795  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_0  macrocell52   7499   8749  51844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 51868p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_3  macrocell39   7475   8725  51868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 51868p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_3  macrocell42   7475   8725  51868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 51920p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_5  macrocell41   7423   8673  51920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 51959p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3500
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60603

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/q         macrocell33     1250   1250  51959  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/route_si  datapathcell3   7394   8644  51959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 52208p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_5  macrocell39   7135   8385  52208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 52208p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_5  macrocell42   7135   8385  52208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52320p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_5  macrocell35   7023   8273  52320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52480p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  34607  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_3             macrocell35     4533   8113  52480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 52482p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  35004  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_5  macrocell38   6861   8111  52482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52653p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  43236  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_0           macrocell35    6729   7939  52653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 52663p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  34607  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_0             macrocell37     4350   7930  52663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 52718p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/q            macrocell33   1250   1250  51959  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/main_0  macrocell46   6625   7875  52718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_7
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 52722p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:Net_643_3\/main_7           macrocell54   6620   7870  52722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 52729p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_7  macrocell37   6613   7863  52729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52737p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_7  macrocell35   6605   7855  52737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52817p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q     macrocell49   1250   1250  43297  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_11  macrocell35   6525   7775  52817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 53070p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q       macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell51   6273   7523  53070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 53114p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q        macrocell46   1250   1250  45796  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell47   6229   7479  53114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0      macrocell47         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 53114p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q    macrocell46   1250   1250  45796  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_3  macrocell52   6229   7479  53114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 53161p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q        macrocell44   1250   1250  39988  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell45   6181   7431  53161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0      macrocell45         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 53161p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q    macrocell44   1250   1250  39988  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_1  macrocell52   6181   7431  53161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 53292p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_4  macrocell37   6050   7300  53292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53380p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_4  macrocell35   5963   7213  53380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 53614p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/q            macrocell43   1250   1250  39795  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/main_0  macrocell44   5728   6978  53614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_4
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 53756p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q  macrocell37   1250   1250  34851  RISE       1
\I2C_Codec_control:Net_643_3\/main_4      macrocell54   5587   6837  53756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54030p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q   macrocell48   1250   1250  37752  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_10  macrocell35   5313   6563  54030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54669p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  44260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_1           macrocell35    4713   5923  54669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_2
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 54680p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:Net_643_3\/main_2      macrocell54   4663   5913  54680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 54680p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  34402  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_2  macrocell37   4662   5912  54680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_Codec_control:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_reset\/clock_0
Path slack     : 54955p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  54955  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/main_0             macrocell56    4428   5638  54955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 55275p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_3  macrocell38   4067   5317  55275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 55386p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_1  macrocell34   3957   5207  55386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_3
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55386p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q  macrocell34   1250   1250  36387  RISE       1
\I2C_Codec_control:sda_x_wire\/main_3     macrocell55   3957   5207  55386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 55434p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_2  macrocell36   3908   5158  55434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 55434p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  36260  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_3  macrocell41   3908   5158  55434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 55446p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q       macrocell49   1250   1250  43297  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_2  macrocell49   3896   5146  55446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 55513p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  43727  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_0           macrocell34    3870   5080  55513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Codec_control:sda_x_wire\/main_1
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55513p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  43727  RISE       1
\I2C_Codec_control:sda_x_wire\/main_1                   macrocell55    3870   5080  55513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 55576p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_3\/q       macrocell39   1250   1250  55576  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_0  macrocell39   3767   5017  55576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_Codec_control:sda_x_wire\/main_2
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55763p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/so_comb  datapathcell3   2520   2520  55763  RISE       1
\I2C_Codec_control:sda_x_wire\/main_2            macrocell55     2310   4830  55763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 56001p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell4   2290   2290  46490  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell48     2301   4591  56001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 56142p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  51419  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_2           macrocell35    3241   4451  56142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 56548p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_0\/q       macrocell42   1250   1250  56548  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_0  macrocell42   2794   4044  56548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:Net_643_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 56711p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:Net_643_3\/q                 macrocell54   1250   1250  40790  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_0  macrocell53   2632   3882  56711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0            macrocell53         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 56713p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_2\/q       macrocell40   1250   1250  56713  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_0  macrocell40   2629   3879  56713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:sda_x_wire\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_0
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 57034p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:sda_x_wire\/q       macrocell55   1250   1250  57034  RISE       1
\I2C_Codec_control:sda_x_wire\/main_0  macrocell55   2309   3559  57034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 57036p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_1\/q       macrocell41   1250   1250  57036  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_0  macrocell41   2307   3557  57036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57037p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0      macrocell47         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/q   macrocell47   1250   1250  49719  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_4  macrocell52   2306   3556  57037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57047p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0      macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/q   macrocell45   1250   1250  49730  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_2  macrocell52   2295   3545  57047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57050p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/q       macrocell52   1250   1250  57050  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_6  macrocell52   2293   3543  57050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_10
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 57053p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/q  macrocell51   1250   1250  57053  RISE       1
\I2C_Codec_control:sda_x_wire\/main_10         macrocell55   2290   3540  57053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1036/q
Path End       : Net_896/clk_en
Capture Clock  : Net_896/clock_0
Path slack     : 4999990340p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1036/q      macrocell60   1250   1250  4999990340  RISE       1
Net_896/clk_en  macrocell61   6310   7560  4999990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_896/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_979/q
Path End       : Net_1034/main_1
Capture Clock  : Net_1034/clock_0
Path slack     : 4999992336p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_979/q        macrocell71   1250   1250  4999992336  RISE       1
Net_1034/main_1  macrocell64   2904   4154  4999992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_979/q
Path End       : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992336p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_979/q                                   macrocell71   1250   1250  4999992336  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0  macrocell72   2904   4154  4999992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell72         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_985/q
Path End       : Net_1036/main_1
Capture Clock  : Net_1036/clock_0
Path slack     : 4999992608p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_985/q        macrocell67   1250   1250  4999992608  RISE       1
Net_1036/main_1  macrocell60   2632   3882  4999992608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_985/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992608p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_985/q                                   macrocell67   1250   1250  4999992608  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell68   2632   3882  4999992608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell68         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_925/main_0
Capture Clock  : Net_925/clock_0
Path slack     : 4999992919p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell70   1250   1250  4999992919  RISE       1
Net_925/main_0                         macrocell62   2321   3571  4999992919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_961/q
Path End       : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992922p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_961/q                                   macrocell57   1250   1250  4999992922  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/main_0  macrocell58   2318   3568  4999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_961/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 4999992922p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_961/q        macrocell57   1250   1250  4999992922  RISE       1
Net_1037/main_1  macrocell59   2318   3568  4999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973/q
Path End       : Net_925/main_1
Capture Clock  : Net_925/clock_0
Path slack     : 4999992922p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_973/q       macrocell69   1250   1250  4999992922  RISE       1
Net_925/main_1  macrocell62   2318   3568  4999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973/q
Path End       : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992922p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_973/q                                   macrocell69   1250   1250  4999992922  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0  macrocell70   2318   3568  4999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell70         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 4999992929p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/q  macrocell58   1250   1250  4999992929  RISE       1
Net_1037/main_0                        macrocell59   2311   3561  4999992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1036/main_0
Capture Clock  : Net_1036/clock_0
Path slack     : 4999992943p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell68   1250   1250  4999992943  RISE       1
Net_1036/main_0                        macrocell60   2297   3547  4999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1034/main_0
Capture Clock  : Net_1034/clock_0
Path slack     : 4999992952p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell72   1250   1250  4999992952  RISE       1
Net_1034/main_0                        macrocell64   2288   3538  4999992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : 4999994311p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_925/q       macrocell62   1250   1250  4999994311  RISE       1
Net_917/clk_en  macrocell63   2339   3589  4999994311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_895/clk_en
Capture Clock  : Net_895/clock_0
Path slack     : 4999994319p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1037/q      macrocell59   1250   1250  4999994319  RISE       1
Net_895/clk_en  macrocell66   2331   3581  4999994319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_895/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1034/q
Path End       : Net_920/clk_en
Capture Clock  : Net_920/clock_0
Path slack     : 4999994325p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1034/q      macrocell64   1250   1250  4999994325  RISE       1
Net_920/clk_en  macrocell65   2325   3575  4999994325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_920/clock_0                                            macrocell65         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

