
*** Running vivado
    with args -log design_led_appl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_led_appl_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_led_appl_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Keller/Desktop/Harald/git/vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 331.008 ; gain = 30.191
Command: link_design -top design_led_appl_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/design_led_appl_PmodMTDS_0_0.dcp' for cell 'design_led_appl_i/PmodMTDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_0_0/design_led_appl_axi_gpio_0_0.dcp' for cell 'design_led_appl_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_1_0/design_led_appl_axi_gpio_1_0.dcp' for cell 'design_led_appl_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_uartlite_0_0/design_led_appl_axi_uartlite_0_0.dcp' for cell 'design_led_appl_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0.dcp' for cell 'design_led_appl_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_led_driver_0_0/design_led_appl_led_driver_0_0.dcp' for cell 'design_led_appl_i/led_driver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_led_ram_0_0/design_led_appl_led_ram_0_0.dcp' for cell 'design_led_appl_i/led_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_mdm_1_0/design_led_appl_mdm_1_0.dcp' for cell 'design_led_appl_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/design_led_appl_microblaze_0_0.dcp' for cell 'design_led_appl_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_axi_intc_0/design_led_appl_microblaze_0_axi_intc_0.dcp' for cell 'design_led_appl_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_rst_clk_wiz_1_100M_0/design_led_appl_rst_clk_wiz_1_100M_0.dcp' for cell 'design_led_appl_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_xbar_0/design_led_appl_xbar_0.dcp' for cell 'design_led_appl_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_dlmb_bram_if_cntlr_0/design_led_appl_dlmb_bram_if_cntlr_0.dcp' for cell 'design_led_appl_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_dlmb_v10_0/design_led_appl_dlmb_v10_0.dcp' for cell 'design_led_appl_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_ilmb_bram_if_cntlr_0/design_led_appl_ilmb_bram_if_cntlr_0.dcp' for cell 'design_led_appl_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_ilmb_v10_0/design_led_appl_ilmb_v10_0.dcp' for cell 'design_led_appl_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_lmb_bram_0/design_led_appl_lmb_bram_0.dcp' for cell 'design_led_appl_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/design_led_appl_microblaze_0_0.xdc] for cell 'design_led_appl_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/design_led_appl_microblaze_0_0.xdc] for cell 'design_led_appl_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_dlmb_v10_0/design_led_appl_dlmb_v10_0.xdc] for cell 'design_led_appl_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_dlmb_v10_0/design_led_appl_dlmb_v10_0.xdc] for cell 'design_led_appl_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_ilmb_v10_0/design_led_appl_ilmb_v10_0.xdc] for cell 'design_led_appl_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_ilmb_v10_0/design_led_appl_ilmb_v10_0.xdc] for cell 'design_led_appl_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_axi_intc_0/design_led_appl_microblaze_0_axi_intc_0.xdc] for cell 'design_led_appl_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_axi_intc_0/design_led_appl_microblaze_0_axi_intc_0.xdc] for cell 'design_led_appl_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_mdm_1_0/design_led_appl_mdm_1_0.xdc] for cell 'design_led_appl_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_mdm_1_0/design_led_appl_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1355.770 ; gain = 576.504
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_mdm_1_0/design_led_appl_mdm_1_0.xdc] for cell 'design_led_appl_i/mdm_1/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0_board.xdc] for cell 'design_led_appl_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0_board.xdc] for cell 'design_led_appl_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0.xdc] for cell 'design_led_appl_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_clk_wiz_1_0/design_led_appl_clk_wiz_1_0.xdc] for cell 'design_led_appl_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_rst_clk_wiz_1_100M_0/design_led_appl_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_led_appl_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_rst_clk_wiz_1_100M_0/design_led_appl_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_led_appl_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_rst_clk_wiz_1_100M_0/design_led_appl_rst_clk_wiz_1_100M_0.xdc] for cell 'design_led_appl_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_rst_clk_wiz_1_100M_0/design_led_appl_rst_clk_wiz_1_100M_0.xdc] for cell 'design_led_appl_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_uartlite_0_0/design_led_appl_axi_uartlite_0_0_board.xdc] for cell 'design_led_appl_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_uartlite_0_0/design_led_appl_axi_uartlite_0_0_board.xdc] for cell 'design_led_appl_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_uartlite_0_0/design_led_appl_axi_uartlite_0_0.xdc] for cell 'design_led_appl_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_uartlite_0_0/design_led_appl_axi_uartlite_0_0.xdc] for cell 'design_led_appl_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_0_0/design_led_appl_axi_gpio_0_0_board.xdc] for cell 'design_led_appl_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_0_0/design_led_appl_axi_gpio_0_0_board.xdc] for cell 'design_led_appl_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_0_0/design_led_appl_axi_gpio_0_0.xdc] for cell 'design_led_appl_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_0_0/design_led_appl_axi_gpio_0_0.xdc] for cell 'design_led_appl_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_1_0/design_led_appl_axi_gpio_1_0_board.xdc] for cell 'design_led_appl_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_1_0/design_led_appl_axi_gpio_1_0_board.xdc] for cell 'design_led_appl_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_1_0/design_led_appl_axi_gpio_1_0.xdc] for cell 'design_led_appl_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_axi_gpio_1_0/design_led_appl_axi_gpio_1_0.xdc] for cell 'design_led_appl_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/design_led_appl_PmodMTDS_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/design_led_appl_PmodMTDS_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/genblk1_0.pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/genblk1_0.pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0'
Parsing XDC File [C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/constrs_1/new/led_appl_constraints.xdc]
Finished Parsing XDC File [C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/constrs_1/new/led_appl_constraints.xdc]
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_axi_intc_0/design_led_appl_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_led_appl_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_axi_intc_0/design_led_appl_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_led_appl_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc] for cell 'design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_led_appl_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1355.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1355.770 ; gain = 1024.762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1355.770 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ad515c89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1372.707 ; gain = 16.938

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b2418b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 205 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1205dc75c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 108 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12b2879cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 685 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12b2879cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12b2879cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12b2879cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             205  |             291  |                                              3  |
|  Constant propagation         |              29  |             108  |                                              0  |
|  Sweep                        |               0  |             685  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1504.441 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17f74ada7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.441 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.622 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 17f74ada7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1701.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17f74ada7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.652 ; gain = 197.211

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f74ada7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1701.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f74ada7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.652 ; gain = 345.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_led_appl_wrapper_drc_opted.rpt -pb design_led_appl_wrapper_drc_opted.pb -rpx design_led_appl_wrapper_drc_opted.rpx
Command: report_drc -file design_led_appl_wrapper_drc_opted.rpt -pb design_led_appl_wrapper_drc_opted.pb -rpx design_led_appl_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c8f33f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1701.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a72e36df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15e1336e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15e1336e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15e1336e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0a61f93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1701.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1970265e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c42e92dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c42e92dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 124515fc3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120de80f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 137c8da13

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1510d111c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b7f39d57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ec4eba2d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1266adebe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1266adebe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11fc47100

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11fc47100

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.858. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1081e5d1d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1081e5d1d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1081e5d1d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1081e5d1d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1676f2c53

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1676f2c53

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000
Ending Placer Task | Checksum: 148ef65b5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1701.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.960 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_led_appl_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1701.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_led_appl_wrapper_utilization_placed.rpt -pb design_led_appl_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_led_appl_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1701.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6e0baf9d ConstDB: 0 ShapeSum: dae3b618 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15753e2e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.652 ; gain = 0.000
Post Restoration Checksum: NetGraph: 902af1e7 NumContArr: c728f100 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15753e2e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15753e2e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.652 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15753e2e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1701.652 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 6e18bc0e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1708.813 ; gain = 7.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.980  | TNS=0.000  | WHS=-0.267 | THS=-98.314|

Phase 2 Router Initialization | Checksum: abe719b4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1712.590 ; gain = 10.938

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4500
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4499
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 164a584ce

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 591
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c317809

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 276014003

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492
Phase 4 Rip-up And Reroute | Checksum: 276014003

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 276014003

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 276014003

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492
Phase 5 Delay and Skew Optimization | Checksum: 276014003

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ec40c34b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1734.145 ; gain = 32.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.220  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28bf0efd7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1734.145 ; gain = 32.492
Phase 6 Post Hold Fix | Checksum: 28bf0efd7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.851156 %
  Global Horizontal Routing Utilization  = 1.20197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23a54f3ba

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23a54f3ba

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2344b2fce

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1734.145 ; gain = 32.492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.220  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2344b2fce

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1734.145 ; gain = 32.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1734.145 ; gain = 32.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1734.145 ; gain = 32.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1734.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_led_appl_wrapper_drc_routed.rpt -pb design_led_appl_wrapper_drc_routed.pb -rpx design_led_appl_wrapper_drc_routed.rpx
Command: report_drc -file design_led_appl_wrapper_drc_routed.rpt -pb design_led_appl_wrapper_drc_routed.pb -rpx design_led_appl_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_led_appl_wrapper_methodology_drc_routed.rpt -pb design_led_appl_wrapper_methodology_drc_routed.pb -rpx design_led_appl_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_led_appl_wrapper_methodology_drc_routed.rpt -pb design_led_appl_wrapper_methodology_drc_routed.pb -rpx design_led_appl_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_led_appl_wrapper_power_routed.rpt -pb design_led_appl_wrapper_power_summary_routed.pb -rpx design_led_appl_wrapper_power_routed.rpx
Command: report_power -file design_led_appl_wrapper_power_routed.rpt -pb design_led_appl_wrapper_power_summary_routed.pb -rpx design_led_appl_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_led_appl_wrapper_route_status.rpt -pb design_led_appl_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_led_appl_wrapper_timing_summary_routed.rpt -pb design_led_appl_wrapper_timing_summary_routed.pb -rpx design_led_appl_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_led_appl_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_led_appl_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_led_appl_wrapper_bus_skew_routed.rpt -pb design_led_appl_wrapper_bus_skew_routed.pb -rpx design_led_appl_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_led_appl_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer MTDS_SPI_Out_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_led_appl_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov  5 11:07:31 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2195.168 ; gain = 443.824
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 11:07:34 2020...

*** Running vivado
    with args -log design_led_appl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_led_appl_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_led_appl_wrapper.tcl -notrace
Command: open_checkpoint design_led_appl_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 298.699 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1290.555 ; gain = 6.957
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1290.555 ; gain = 6.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1290.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1290.555 ; gain = 991.855
Command: write_bitstream -force design_led_appl_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer MTDS_SPI_Out_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_led_appl_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec  3 14:07:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1780.277 ; gain = 489.723
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 14:07:09 2020...

*** Running vivado
    with args -log design_led_appl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_led_appl_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_led_appl_wrapper.tcl -notrace
Command: open_checkpoint design_led_appl_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 298.637 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1291.320 ; gain = 4.973
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1291.320 ; gain = 4.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1291.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.320 ; gain = 992.684
Command: write_bitstream -force design_led_appl_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer MTDS_SPI_Out_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_led_appl_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec  3 14:28:23 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1782.836 ; gain = 491.516
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 14:28:24 2020...

*** Running vivado
    with args -log design_led_appl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_led_appl_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_led_appl_wrapper.tcl -notrace
Command: open_checkpoint design_led_appl_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 289.082 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1295.039 ; gain = 2.984
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1295.039 ; gain = 2.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1295.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1295.039 ; gain = 1005.957
Command: write_bitstream -force design_led_appl_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer MTDS_SPI_Out_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_led_appl_wrapper.bit...
Writing bitstream ./design_led_appl_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec  3 14:32:00 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1785.875 ; gain = 490.836
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 14:32:02 2020...

*** Running vivado
    with args -log design_led_appl_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_led_appl_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_led_appl_wrapper.tcl -notrace
Command: open_checkpoint design_led_appl_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 296.809 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1291.770 ; gain = 7.094
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1291.770 ; gain = 7.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1291.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1291.770 ; gain = 994.961
Command: write_bitstream -force design_led_appl_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer MTDS_SPI_Out_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/Harald/git/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_led_appl_wrapper.bit...
Writing bitstream ./design_led_appl_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1783.109 ; gain = 491.340
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 14:35:55 2020...
