// Seed: 1574429799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68,
    id_69,
    id_70,
    id_71,
    id_72,
    id_73,
    id_74,
    id_75,
    id_76,
    id_77,
    id_78,
    id_79,
    id_80,
    id_81,
    id_82,
    id_83,
    id_84,
    id_85,
    id_86,
    id_87,
    id_88,
    id_89,
    id_90,
    id_91,
    id_92,
    id_93,
    id_94,
    id_95,
    id_96,
    id_97,
    id_98,
    id_99
);
  input wire id_99;
  output wire id_98;
  output wire id_97;
  input wire id_96;
  inout wire id_95;
  input wire id_94;
  output wire id_93;
  inout wire id_92;
  output wire id_91;
  inout wire id_90;
  output wire id_89;
  inout wire id_88;
  inout wire id_87;
  output wire id_86;
  inout wire id_85;
  inout wire id_84;
  inout wire id_83;
  input wire id_82;
  inout wire id_81;
  inout wire id_80;
  input wire id_79;
  output wire id_78;
  input wire id_77;
  inout wire id_76;
  output wire id_75;
  output wire id_74;
  output wire id_73;
  input wire id_72;
  output wire id_71;
  inout wire id_70;
  inout wire id_69;
  input wire id_68;
  inout wire id_67;
  inout wire id_66;
  inout wire id_65;
  input wire id_64;
  inout wire id_63;
  input wire id_62;
  output wire id_61;
  input wire id_60;
  input wire id_59;
  output wire id_58;
  output wire id_57;
  input wire id_56;
  inout wire id_55;
  inout wire id_54;
  input wire id_53;
  input wire id_52;
  input wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire id_46;
  inout wire id_45;
  output wire id_44;
  input wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  input wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_100;
endmodule
module module_1 #(
    parameter id_17 = 32'd87,
    parameter id_19 = 32'd44,
    parameter id_28 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire _id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  module_0 modCall_1 (
      id_8,
      id_29,
      id_29,
      id_10,
      id_6,
      id_20,
      id_15,
      id_23,
      id_20,
      id_9,
      id_18,
      id_26,
      id_22,
      id_9,
      id_9,
      id_12,
      id_13,
      id_4,
      id_22,
      id_13,
      id_1,
      id_9,
      id_13,
      id_25,
      id_18,
      id_16,
      id_26,
      id_24,
      id_31,
      id_29,
      id_13,
      id_29,
      id_22,
      id_26,
      id_9,
      id_20,
      id_13,
      id_10,
      id_16,
      id_22,
      id_29,
      id_13,
      id_2,
      id_30,
      id_26,
      id_26,
      id_16,
      id_1,
      id_20,
      id_16,
      id_20,
      id_22,
      id_29,
      id_9,
      id_22,
      id_2,
      id_6,
      id_6,
      id_16,
      id_16,
      id_4,
      id_23,
      id_9,
      id_8,
      id_29,
      id_16,
      id_9,
      id_27,
      id_22,
      id_29,
      id_22,
      id_12,
      id_13,
      id_10,
      id_29,
      id_16,
      id_14,
      id_25,
      id_27,
      id_12,
      id_12,
      id_16,
      id_12,
      id_29,
      id_12,
      id_24,
      id_22,
      id_12,
      id_26,
      id_12,
      id_7,
      id_29,
      id_26,
      id_29,
      id_22,
      id_31,
      id_26,
      id_4,
      id_22
  );
  output wire id_21;
  input wire id_20;
  inout wire _id_19;
  input wire id_18;
  inout wire _id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout uwire id_12;
  inout reg id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_32;
  initial begin : LABEL_0
    id_11 <= 1'b0 ? id_27 < -1 : id_19;
  end
  wire  [id_28 : -1] id_33;
  logic [-1 : 1 'b0] id_34 = id_19 - id_5[id_19!=id_17];
  assign id_12 = 1;
endmodule
