0.7
2020.2
May  7 2023
15:10:42
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v,1708141173,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v,1708141173,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.v,,confreg,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v,1708141173,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/tools.v,,soc_lite_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,1708434965,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1708434965,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1708957811,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1708957801,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/alu.v,,inst_ram,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/alu.v,1708782288,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.v,1708865248,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/div.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,csr,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,1707973702,verilog,,,,,,,,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/div.v,1708584036,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,,div,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,1709025062,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,exe_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,1709023957,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,id_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,1708867288,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,if_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,1708875955,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mul.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,mem_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
,,,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,,BoothBase;BoothInterBase;YDecoder;add64;mul,,,,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,1708956917,verilog,,,,,,,,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,1708449291,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,mycpu_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,1708435300,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v,,regfile,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/tools.v,1708435313,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,1708450332,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,wb_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local_LA_readygo/mycpu_env/soc_verify/soc_bram/testbench/mycpu_tb.v,1708141173,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
