<profile>

<section name = "Report Version" level="0">
<item name = "Tool">Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC</item>
<item name = "Version">2012.3</item>
<item name = "Build date">Fri Oct 12 10:57:10 AM 2012</item>
<item name = "Copyright (C)">2012 Xilinx Inc. All rights reserved.</item>
</section>

<section name = "General Information" level="0">
<item name = "Project">fifo.prj</item>
<item name = "Solution">sol</item>
<item name = "Date">Sat Dec  6 15:41:05 2014
</item>
</section>

<section name = "User Assignments" level="0">
<item name = "Product Family">zynq zynq_fpv6 </item>
<item name = "Part">xc7z020clg484-1</item>
<item name = "Top Model name">dut</item>
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Summary of timing analysis">
<section name = "" level="1">
<item name = "Estimated clock period (ns)">4.35</item>
</section>
</item>
<item name = "Summary of overall latency (clock cycles)">
<section name = "" level="1">
<item name = "Best-case latency">0</item>
<item name = "Average-case latency">0</item>
<item name = "Worst-case latency">0</item>
</section>
</item>
</section>

<section name = "Area Estimates" level="0">
<item name = "Summary"><table name="(Target device: xc7z020clg484-1)" hasTotal="1">
<keys size="5">BRAM_18K, DSP48E, FF, LUT, SLICE</keys>
<column name="Component">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 33, -, -</column>
<column name="ShiftMemory">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 13300</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Details">
<section name = "" level="1">
<item name = "Component"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="4">P0, P1, FF, LUT</keys>
<column name="ap_sig_bdd_24 ( or ) ">1, 1, 0, 2</column>
<column name="out_fifo_V_din ( + ) ">32, 2, 0, 32</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="3">Bits, Consts, FF</keys>
<column name="ap_CS_fsm">1, 0, 1</column>
<column name="cnt">32, 0, 32</column>
</table>
</item>
<item name = "ShiftMemory"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
</section>
</item>
<item name = "Hierarchical Multiplexer Count"><table name="" hasTotal="1">
<keys size="3">Size, Bits, Count</keys>
<column name="(This level)">0, 0, 0</column>
</table>
</item>
</section>

<section name = "Power Estimate" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="1">Power</keys>
<column name="Component">-</column>
<column name="Expression">3</column>
<column name="FIFO">-</column>
<column name="Memory">-</column>
<column name="Multiplexer">-</column>
<column name="Register">3</column>
<column name="ShiftMemory">-</column>
</table>
</item>
<item name = "Hierarchical Register Count"><table name="" hasTotal="1">
<keys size="1">Count</keys>
<column name="(This level)">33</column>
</table>
</item>
</section>

<section name = "Interface Summary" level="0">
<item name = "Interfaces"><table name="" hasTotal="0">
<keys size="7">Object, Type, Scope, IO Protocol, IO Config, Dir, Bits</keys>
<column name="ap_clk">dut, return value, -, ap_ctrl_none, , in, 1</column>
<column name="ap_rst">, , -, , , in, 1</column>
<column name="in_fifo_V_dout">in_fifo_V, pointer, -, ap_fifo, , in, 32</column>
<column name="in_fifo_V_empty_n">, , -, , , in, 1</column>
<column name="in_fifo_V_read">, , -, , , out, 1</column>
<column name="out_fifo_V_din">out_fifo_V, pointer, -, ap_fifo, , out, 32</column>
<column name="out_fifo_V_full_n">, , -, , , in, 1</column>
<column name="out_fifo_V_write">, , -, , , out, 1</column>
</table>
</item>
</section>
</profile>
