/nbproject/private/
#Makefile*
Package-*
configurations.xml
project.xml
*.ede

# things in unit test folders
Makefile.trick
*TestResults.xml
unit-tests
unit-tests-valgrind.log
unit-tests.info
unit-tests.log
output/

### Common (for all trick projects) ###

# build products
*.[oa]
*.gcno
*.gcda
*.gch
gmon.out
object_*
S_library_list_ext
S_library_swig
S_library_swig_ext
.icg_no_found
.obcs_timestamp

# editor temporary files
*.swp
*.swo
*~
\#*\#
.\#*

# ctags tags files
tags
TAGS

#Ignore logs
logs/*

# Trick-generated files and folders
# found in model and sim directories
xml
io_src
swig
# found only in sim directories
.auto_checksums
CP_out
Default_data
log_*.header
log_*.trk
log_*.csv
chkpnt_*
jeod_chkpnt_*
Makefile_deps
Makefile_temp_depends
Makefile_swig
send_hs
swig_src
S_default.dat
S_define_expnd*
S_document.xml
S_*.exe
S_job_execution
S_library_list
.S_library*
S_sie.resource
S_source.cpp
S_source.hh
S_run_summary
DP_rt_*.xml
MessageId.hh
trick

# Eclipse specific files
Debug
.cproject
.project
.settings

### Project-specific ###
# additional Trick-generated files in main sims
iss/sims/SIM_*/makefile
iss/sims/SIM_*/MAKE_out
iss/sims/SIM_*/Makefile_sim
iss/sims/SIM_*/trick
iss/sims/SIM_*/RUN_*/log*.csv
#needed for integration test DP files    iss/sims/SIM_*/DP_Product/

ts/sims/SIM_*/makefile
ts/sims/SIM_*/MAKE_out
ts/sims/SIM_*/Makefile_sim
ts/sims/SIM_*/trick

hla/sims/SIM_*/makefile
hla/sims/SIM_*/MAKE_out
hla/sims/SIM_*/Makefile_sim
hla/sims/SIM_*/trick

hla/sims/trick10/hla-evolved/SIM_*/makefile
hla/sims/trick10/hla-evolved/SIM_*/MAKE_out
hla/sims/trick10/hla-evolved/SIM_*/Makefile_sim
hla/sims/trick10/hla-evolved/SIM_*/trick

iss/models/mech/cbm/sims/SIM_*/makefile
iss/models/mech/cbm/sims/SIM_*/MAKE_out
iss/models/mech/cbm/sims/SIM_*/Makefile_sim
iss/models/mech/cbm/sims/SIM_*/trick

#ignore integration test files
ts/sims/SIM_*/RUN_*/int_test/RUN_LOG
ts/sims/SIM_*/diff_results.txt
ts/sims/SIM_*/RUN_*/int_test/TEST_*
ts/sims/SIM_*/RUN_*/int_test/*.veriflog
ts/sims/SIM_*/RUN_*/int_test/uit_logdata.dr
ts/sims/SIM_*/RUN_*/int_test/uit_setup.py

iss/sims/SIM_*/RUN_*/int_test/RUN_LOG
iss/sims/SIM_*/diff_results.txt
iss/sims/SIM_*/RUN_*/int_test/TEST_*
iss/sims/SIM_*/RUN_*/int_test/*.veriflog
iss/sims/SIM_*/RUN_*/int_test/uit_logdata.dr
iss/sims/SIM_*/RUN_*/int_test/uit_setup.py

#igore auto generated simbus files, all but sched_simbus_simobj.sm
# which may have thread configuration specified and SimBus.hh
iss/sims/SIM_*/thread_safe_bus/*
!iss/sims/SIM_*/thread_safe_bus/sched_simbus_simobj.sm
!iss/sims/SIM_*/thread_safe_bus/SimBus.hh

#ignore OBCS message handling auto-generated code
iss/sims/SIM_dyn_gnc/routing_data*
iss/sims/SIM_dyn_gnc/routing_data/1553_device_mapping.py
iss/sims/SIM_obcs_template/routing_data/1553_device_mapping.py
iss/icd/SIM_dyn_gnc_dataRouter.txt
iss/models/gnc/sensors/sdef_test/MAKE_out
iss/models/gnc/sensors/sdef_test/Makefile_sim
iss/models/gnc/sensors/sdef_test/makefile
iss/sims/SIM_dyn_gnc/.obcs_timestamp
iss/sims/SIM_gnc_rga/.obcs_timestamp
all_sbcs_running.dat

#ignore ECLSS integration test results
iss/sims/SIM_eclss/RUN_test/*.xml
iss/sims/SIM_eclss/T_main_Linux_4.4_x86_64_test.exe

#ignore input file generated with port info for mRest
iss/sims/SIM_*/RUN_*/inputm.py

#ignore shared OBCS auto-gen'd files.
iss/icd/Sensor_Effector.txt
.obcs_timestamp

#ignore output file generated by MBJEOD
mbjeodconfig.out

#ignore file system garbage
.nfs*

#ignore auto-gen'd make file
iss/models/stepahead/SaScalar.mk

busTraffic.build
bin/.cshrc_record_baseline

# QtCreator artifacts
*.files
*.includes
*.config
*.creator.user
*.creator
