Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 29 12:01:24 2019
| Host         : bobac.sice.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sevseg0/q_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.796        0.000                      0                  248        0.186        0.000                      0                  248        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.796        0.000                      0                  248        0.186        0.000                      0                  248        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.202ns (25.543%)  route 3.504ns (74.457%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.979     9.844    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.844    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[21]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    uart0/tx0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.202ns (25.543%)  route 3.504ns (74.457%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.979     9.844    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.844    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[22]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    uart0/tx0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.202ns (25.543%)  route 3.504ns (74.457%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.979     9.844    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.844    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[23]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    uart0/tx0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.202ns (25.543%)  route 3.504ns (74.457%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.979     9.844    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.844    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[24]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    uart0/tx0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.202ns (26.094%)  route 3.404ns (73.906%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.880     9.745    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    uart0/tx0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.202ns (26.094%)  route 3.404ns (73.906%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.880     9.745    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[2]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    uart0/tx0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.202ns (26.094%)  route 3.404ns (73.906%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.880     9.745    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  uart0/tx0/count_reg[3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    uart0/tx0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.202ns (26.094%)  route 3.404ns (73.906%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.880     9.745    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y21         FDSE                                         r  uart0/tx0/count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDSE                                         r  uart0/tx0/count_reg[4]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDSE (Setup_fdse_C_S)       -0.429    14.657    uart0/tx0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.202ns (26.369%)  route 3.356ns (73.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.832     9.697    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    uart0/tx0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.202ns (26.369%)  route 3.356ns (73.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  uart0/tx0/count_reg[16]/Q
                         net (fo=3, routed)           0.708     6.302    uart0/tx0/count_reg_n_0_[16]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.426 f  uart0/tx0/RsTx_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.671     7.097    uart0/tx0/RsTx_OBUF_inst_i_23_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.150     7.247 f  uart0/tx0/RsTx_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.824     8.071    uart0/tx0/RsTx_OBUF_inst_i_16_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.348     8.419 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=6, routed)           0.322     8.741    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  uart0/tx0/count[31]_i_1/O
                         net (fo=32, routed)          0.832     9.697    uart0/tx0/count[31]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    uart0/tx0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart0/tx0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.185%)  route 0.104ns (35.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart0/tx0/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.104     1.711    uart0/tx0/state_0[2]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  uart0/tx0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    uart0/tx0/nextState[0]
    SLICE_X62Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091     1.570    uart0/tx0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart0/rx0/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.247%)  route 0.151ns (51.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.465    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  uart0/rx0/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart0/rx0/data_reg[6]/Q
                         net (fo=3, routed)           0.151     1.757    uart0/rx0/data_reg[6]_0[6]
    SLICE_X64Y24         FDRE                                         r  uart0/rx0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     1.977    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  uart0/rx0/data_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.063     1.541    uart0/rx0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  uart0/tx0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart0/tx0/count_reg[29]/Q
                         net (fo=3, routed)           0.067     1.675    uart0/tx0/count_reg_n_0_[29]
    SLICE_X61Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.799 r  uart0/tx0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.799    uart0/tx0/count0_carry__6_n_6
    SLICE_X61Y28         FDRE                                         r  uart0/tx0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  uart0/tx0/count_reg[30]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    uart0/tx0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.464    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDSE                                         r  uart0/tx0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  uart0/tx0/count_reg[13]/Q
                         net (fo=4, routed)           0.067     1.672    uart0/tx0/count_reg_n_0_[13]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.796 r  uart0/tx0/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.796    uart0/tx0/count0_carry__2_n_6
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.848     1.975    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  uart0/tx0/count_reg[14]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    uart0/tx0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.465    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart0/tx0/count_reg[21]/Q
                         net (fo=4, routed)           0.067     1.673    uart0/tx0/count_reg_n_0_[21]
    SLICE_X61Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.797 r  uart0/tx0/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.797    uart0/tx0/count0_carry__4_n_6
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.849     1.976    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  uart0/tx0/count_reg[22]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    uart0/tx0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart0/rx0/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.212%)  route 0.176ns (51.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.464    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  uart0/rx0/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  uart0/rx0/data_reg[7]/Q
                         net (fo=3, routed)           0.176     1.804    uart0/rx0/data_reg[6]_0[7]
    SLICE_X63Y24         FDRE                                         r  uart0/rx0/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     1.977    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  uart0/rx0/data_reg[6]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.070     1.569    uart0/rx0/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  uart0/rx0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart0/rx0/count_reg[21]/Q
                         net (fo=3, routed)           0.076     1.685    uart0/rx0/count[21]
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.809 r  uart0/rx0/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.809    uart0/rx0/count0[22]
    SLICE_X58Y28         FDRE                                         r  uart0/rx0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  uart0/rx0/count_reg[22]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    uart0/rx0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/tx0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart0/tx0/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.155     1.763    uart0/tx0/state_0[0]
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  uart0/tx0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.808    uart0/tx0/nextState[3]
    SLICE_X63Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  uart0/tx0/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     1.570    uart0/tx0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart0/tx0/count_reg[25]/Q
                         net (fo=4, routed)           0.078     1.686    uart0/tx0/count_reg_n_0_[25]
    SLICE_X61Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.810 r  uart0/tx0/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.810    uart0/tx0/count0_carry__5_n_6
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  uart0/tx0/count_reg[26]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    uart0/tx0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.464    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  uart0/tx0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart0/tx0/count_reg[17]/Q
                         net (fo=3, routed)           0.078     1.683    uart0/tx0/count_reg_n_0_[17]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.807 r  uart0/tx0/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.807    uart0/tx0/count0_carry__3_n_6
    SLICE_X61Y25         FDRE                                         r  uart0/tx0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.848     1.975    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  uart0/tx0/count_reg[18]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    uart0/tx0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   sevseg0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   sevseg0/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   sevseg0/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   sevseg0/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   sevseg0/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   sevseg0/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   sevseg0/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   sevseg0/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   sevseg0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   uart0/rx0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   uart0/rx0/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   uart0/rx0/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   uart0/rx0/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   uart0/rx0/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   uart0/rx0/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   uart0/rx0/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   sevseg0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   sevseg0/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   sevseg0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   sevseg0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   sevseg0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   sevseg0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   sevseg0/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   sevseg0/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   sevseg0/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   sevseg0/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   sevseg0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   sevseg0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   sevseg0/q_reg[3]/C



