# 
# 
# 
# 
# //  Questa Sim-64
# //  Version 10.4d win64 Dec 30 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:10:57 on Apr 01,2022
# vlog -reportprogress 300 -f sim.f 
# -- Compiling package my_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4d/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Compiling module device
# -- Compiling interface device_interface
# -- Compiling package testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package my_package
# -- Compiling module tbench_top
# 
# Top level modules:
# 	tbench_top
# End time: 12:10:58 on Apr 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:10:58 on Apr 01,2022
# vopt -reportprogress 300 tbench_top -o top_optimized "+acc" "+cover=sbfec+device." 
# 
# Top level modules:
# 	tbench_top
# 
# Analyzing design...
# -- Loading module tbench_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface device_interface
# -- Loading module device
# Optimizing 8 design-units (inlining 0/2 module instances, 0/0 UDP instances):
# -- Optimizing interface device_interface(fast__1)
# -- Optimizing module device(fast)
# -- Optimizing module tbench_top(fast)
# -- Optimizing package testbench_sv_unit(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package my_package(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface device_interface(fast)
# Optimized design name is top_optimized
# End time: 12:11:01 on Apr 01,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=device_model_base_test" 
# Start time: 12:11:01 on Apr 01,2022
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.my_package(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tbench_top(fast)
# Loading work.device_interface(fast__1)
# Loading work.device(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.device_interface(fast)
# Loading C:/questasim64_10.4d/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test device_model_base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 device_model_base_test  -     @462 
#   env                        device_model_env        -     @470 
#     dev_agnt                 device_agent            -     @478 
#       driver                 device_driver           -     @524 
#         rsp_port             uvm_analysis_port       -     @541 
#         seq_item_port        uvm_seq_item_pull_port  -     @532 
#       item_collected_port    uvm_analysis_port       -     @673 
#       monitor                device_monitor          -     @503 
#         item_collected_port  uvm_analysis_port       -     @515 
#       sequencer              device_sequencer        -     @550 
#         rsp_export           uvm_analysis_export     -     @558 
#         seq_item_export      uvm_seq_item_pull_imp   -     @664 
#         arbitration_queue    array                   0     -    
#         lock_queue           array                   0     -    
#         num_last_reqs        integral                32    'd1  
#         num_last_rsps        integral                32    'd1  
#     dev_cov                  coverage                -     @494 
#     dev_scb                  device_scoreboard       -     @486 
#       item_collected_import  uvm_analysis_imp        -     @690 
# ----------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 216  Instance: /tbench_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 12:11:22 on Apr 01,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=device_wr_rd_test" 
# Start time: 12:11:22 on Apr 01,2022
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.my_package(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tbench_top(fast)
# Loading work.device_interface(fast__1)
# Loading work.device(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.device_interface(fast)
# Loading C:/questasim64_10.4d/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test device_wr_rd_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 device_wr_rd_test       -     @462 
#   env                        device_model_env        -     @470 
#     dev_agnt                 device_agent            -     @482 
#       driver                 device_driver           -     @528 
#         rsp_port             uvm_analysis_port       -     @545 
#         seq_item_port        uvm_seq_item_pull_port  -     @536 
#       item_collected_port    uvm_analysis_port       -     @677 
#       monitor                device_monitor          -     @507 
#         item_collected_port  uvm_analysis_port       -     @519 
#       sequencer              device_sequencer        -     @554 
#         rsp_export           uvm_analysis_export     -     @562 
#         seq_item_export      uvm_seq_item_pull_imp   -     @668 
#         arbitration_queue    array                   0     -    
#         lock_queue           array                   0     -    
#         num_last_reqs        integral                32    'd1  
#         num_last_rsps        integral                32    'd1  
#     dev_cov                  coverage                -     @498 
#     dev_scb                  device_scoreboard       -     @490 
#       item_collected_import  uvm_analysis_imp        -     @694 
# ----------------------------------------------------------------
# 
# UVM_INFO coverage.sv(35) @ 10: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(45) @ 25: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(47) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Data: 8e
# UVM_INFO scoreboard.sv(48) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 30: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(52) @ 55: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(54) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 95: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [coverage]     2
# [device_scoreboard]     8
# ** Note: $finish    : C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 95 ns  Iteration: 53  Instance: /tbench_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 12:11:38 on Apr 01,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=device_all_wr_rd_test" 
# Start time: 12:11:38 on Apr 01,2022
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.my_package(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tbench_top(fast)
# Loading work.device_interface(fast__1)
# Loading work.device(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.device_interface(fast)
# Loading C:/questasim64_10.4d/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test device_all_wr_rd_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 device_all_wr_rd_test   -     @462 
#   env                        device_model_env        -     @470 
#     dev_agnt                 device_agent            -     @482 
#       driver                 device_driver           -     @528 
#         rsp_port             uvm_analysis_port       -     @545 
#         seq_item_port        uvm_seq_item_pull_port  -     @536 
#       item_collected_port    uvm_analysis_port       -     @677 
#       monitor                device_monitor          -     @507 
#         item_collected_port  uvm_analysis_port       -     @519 
#       sequencer              device_sequencer        -     @554 
#         rsp_export           uvm_analysis_export     -     @562 
#         seq_item_export      uvm_seq_item_pull_imp   -     @668 
#         arbitration_queue    array                   0     -    
#         lock_queue           array                   0     -    
#         num_last_reqs        integral                32    'd1  
#         num_last_rsps        integral                32    'd1  
#     dev_cov                  coverage                -     @498 
#     dev_scb                  device_scoreboard       -     @490 
#       item_collected_import  uvm_analysis_imp        -     @694 
# ----------------------------------------------------------------
# 
# UVM_INFO coverage.sv(35) @ 10: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 0
# UVM_INFO scoreboard.sv(45) @ 25: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 0
# UVM_INFO scoreboard.sv(47) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Data: 59
# UVM_INFO scoreboard.sv(48) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 30: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk a
# UVM_INFO scoreboard.sv(52) @ 55: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Addr: a
# UVM_INFO scoreboard.sv(54) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 60: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk b
# UVM_INFO scoreboard.sv(45) @ 75: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] Addr: b
# UVM_INFO scoreboard.sv(47) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] Data: 22
# UVM_INFO scoreboard.sv(48) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 80: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 5
# UVM_INFO scoreboard.sv(52) @ 105: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 5
# UVM_INFO scoreboard.sv(54) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 110: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk b
# UVM_INFO scoreboard.sv(45) @ 125: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] Addr: b
# UVM_INFO scoreboard.sv(47) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] Data: 17
# UVM_INFO scoreboard.sv(48) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 130: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 5
# UVM_INFO scoreboard.sv(52) @ 155: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 5
# UVM_INFO scoreboard.sv(54) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 160: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(45) @ 175: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(47) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] Data: 7e
# UVM_INFO scoreboard.sv(48) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 180: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(52) @ 205: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(54) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 7e Actual Data: 7e
# UVM_INFO scoreboard.sv(55) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 210: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 6
# UVM_INFO scoreboard.sv(45) @ 225: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 6
# UVM_INFO scoreboard.sv(47) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] Data: 5d
# UVM_INFO scoreboard.sv(48) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 230: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk d
# UVM_INFO scoreboard.sv(52) @ 255: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] Addr: d
# UVM_INFO scoreboard.sv(54) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 260: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 8
# UVM_INFO scoreboard.sv(45) @ 275: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 8
# UVM_INFO scoreboard.sv(47) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] Data: 71
# UVM_INFO scoreboard.sv(48) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 280: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 9
# UVM_INFO scoreboard.sv(52) @ 305: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 9
# UVM_INFO scoreboard.sv(54) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 310: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk a
# UVM_INFO scoreboard.sv(45) @ 325: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] Addr: a
# UVM_INFO scoreboard.sv(47) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] Data: 6c
# UVM_INFO scoreboard.sv(48) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 330: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(52) @ 355: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(54) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 360: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(45) @ 375: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(47) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] Data: 4b
# UVM_INFO scoreboard.sv(48) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 380: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 4
# UVM_INFO scoreboard.sv(52) @ 405: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 4
# UVM_INFO scoreboard.sv(54) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 410: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(45) @ 425: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(47) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] Data: ca
# UVM_INFO scoreboard.sv(48) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 430: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 8
# UVM_INFO scoreboard.sv(52) @ 455: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 8
# UVM_INFO scoreboard.sv(54) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 71 Actual Data: 71
# UVM_INFO scoreboard.sv(55) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 460: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 4
# UVM_INFO scoreboard.sv(45) @ 475: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 4
# UVM_INFO scoreboard.sv(47) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] Data: 46
# UVM_INFO scoreboard.sv(48) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 480: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(52) @ 505: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(54) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 7e Actual Data: 7e
# UVM_INFO scoreboard.sv(55) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 510: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(45) @ 525: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(47) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] Data: a8
# UVM_INFO scoreboard.sv(48) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 530: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(52) @ 555: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(54) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 560: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 2
# UVM_INFO scoreboard.sv(45) @ 575: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 2
# UVM_INFO scoreboard.sv(47) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] Data: 1
# UVM_INFO scoreboard.sv(48) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 580: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 1
# UVM_INFO scoreboard.sv(52) @ 605: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 1
# UVM_INFO scoreboard.sv(54) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 610: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 0
# UVM_INFO scoreboard.sv(45) @ 625: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 0
# UVM_INFO scoreboard.sv(47) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] Data: 49
# UVM_INFO scoreboard.sv(48) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 630: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk a
# UVM_INFO scoreboard.sv(52) @ 655: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] Addr: a
# UVM_INFO scoreboard.sv(54) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 6c Actual Data: 6c
# UVM_INFO scoreboard.sv(55) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 660: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 9
# UVM_INFO scoreboard.sv(45) @ 675: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 9
# UVM_INFO scoreboard.sv(47) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] Data: b4
# UVM_INFO scoreboard.sv(48) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 680: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(52) @ 705: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(54) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 710: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 8
# UVM_INFO scoreboard.sv(45) @ 725: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 8
# UVM_INFO scoreboard.sv(47) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] Data: f4
# UVM_INFO scoreboard.sv(48) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 730: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 4
# UVM_INFO scoreboard.sv(52) @ 755: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 4
# UVM_INFO scoreboard.sv(54) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 46 Actual Data: 46
# UVM_INFO scoreboard.sv(55) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 760: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(45) @ 775: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(47) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] Data: eb
# UVM_INFO scoreboard.sv(48) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 780: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(52) @ 805: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(54) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ff Actual Data: ff
# UVM_INFO scoreboard.sv(55) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 845: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  165
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [coverage]    32
# [device_scoreboard]   128
# ** Note: $finish    : C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 845 ns  Iteration: 53  Instance: /tbench_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 12:11:55 on Apr 01,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=deterministic_all_wr_rd_test" 
# Start time: 12:11:55 on Apr 01,2022
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.my_package(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tbench_top(fast)
# Loading work.device_interface(fast__1)
# Loading work.device(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.device_interface(fast)
# Loading C:/questasim64_10.4d/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test deterministic_all_wr_rd_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------
# Name                         Type                          Size  Value
# ----------------------------------------------------------------------
# uvm_test_top                 deterministic_all_wr_rd_test  -     @462 
#   env                        device_model_env              -     @470 
#     dev_agnt                 device_agent                  -     @482 
#       driver                 device_driver                 -     @528 
#         rsp_port             uvm_analysis_port             -     @545 
#         seq_item_port        uvm_seq_item_pull_port        -     @536 
#       item_collected_port    uvm_analysis_port             -     @677 
#       monitor                device_monitor                -     @507 
#         item_collected_port  uvm_analysis_port             -     @519 
#       sequencer              device_sequencer              -     @554 
#         rsp_export           uvm_analysis_export           -     @562 
#         seq_item_export      uvm_seq_item_pull_imp         -     @668 
#         arbitration_queue    array                         0     -    
#         lock_queue           array                         0     -    
#         num_last_reqs        integral                      32    'd1  
#         num_last_rsps        integral                      32    'd1  
#     dev_cov                  coverage                      -     @498 
#     dev_scb                  device_scoreboard             -     @490 
#       item_collected_import  uvm_analysis_imp              -     @694 
# ----------------------------------------------------------------------
# 
# UVM_INFO coverage.sv(35) @ 10: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 0
# UVM_INFO scoreboard.sv(45) @ 25: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 0
# UVM_INFO scoreboard.sv(47) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] Data: 53
# UVM_INFO scoreboard.sv(48) @ 25: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 30: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 0
# UVM_INFO scoreboard.sv(52) @ 55: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 0
# UVM_INFO scoreboard.sv(54) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 53 Actual Data: 53
# UVM_INFO scoreboard.sv(55) @ 55: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 60: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 1
# UVM_INFO scoreboard.sv(45) @ 75: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 1
# UVM_INFO scoreboard.sv(47) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] Data: 18
# UVM_INFO scoreboard.sv(48) @ 75: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 80: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 1
# UVM_INFO scoreboard.sv(52) @ 105: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 1
# UVM_INFO scoreboard.sv(54) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 18 Actual Data: 18
# UVM_INFO scoreboard.sv(55) @ 105: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 110: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 2
# UVM_INFO scoreboard.sv(45) @ 125: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 2
# UVM_INFO scoreboard.sv(47) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] Data: 11
# UVM_INFO scoreboard.sv(48) @ 125: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 130: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 2
# UVM_INFO scoreboard.sv(52) @ 155: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 2
# UVM_INFO scoreboard.sv(54) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 11 Actual Data: 11
# UVM_INFO scoreboard.sv(55) @ 155: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 160: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(45) @ 175: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(47) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] Data: b5
# UVM_INFO scoreboard.sv(48) @ 175: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 180: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 3
# UVM_INFO scoreboard.sv(52) @ 205: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 3
# UVM_INFO scoreboard.sv(54) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: b5 Actual Data: b5
# UVM_INFO scoreboard.sv(55) @ 205: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 210: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 4
# UVM_INFO scoreboard.sv(45) @ 225: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 4
# UVM_INFO scoreboard.sv(47) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] Data: cb
# UVM_INFO scoreboard.sv(48) @ 225: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 230: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 4
# UVM_INFO scoreboard.sv(52) @ 255: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 4
# UVM_INFO scoreboard.sv(54) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: cb Actual Data: cb
# UVM_INFO scoreboard.sv(55) @ 255: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 260: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 5
# UVM_INFO scoreboard.sv(45) @ 275: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 5
# UVM_INFO scoreboard.sv(47) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] Data: ba
# UVM_INFO scoreboard.sv(48) @ 275: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 280: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 5
# UVM_INFO scoreboard.sv(52) @ 305: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 5
# UVM_INFO scoreboard.sv(54) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: ba Actual Data: ba
# UVM_INFO scoreboard.sv(55) @ 305: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 310: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 6
# UVM_INFO scoreboard.sv(45) @ 325: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 6
# UVM_INFO scoreboard.sv(47) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] Data: 90
# UVM_INFO scoreboard.sv(48) @ 325: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 330: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 6
# UVM_INFO scoreboard.sv(52) @ 355: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 6
# UVM_INFO scoreboard.sv(54) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 90 Actual Data: 90
# UVM_INFO scoreboard.sv(55) @ 355: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 360: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 7
# UVM_INFO scoreboard.sv(45) @ 375: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 7
# UVM_INFO scoreboard.sv(47) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] Data: 5b
# UVM_INFO scoreboard.sv(48) @ 375: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 380: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 7
# UVM_INFO scoreboard.sv(52) @ 405: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 7
# UVM_INFO scoreboard.sv(54) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 5b Actual Data: 5b
# UVM_INFO scoreboard.sv(55) @ 405: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 410: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 8
# UVM_INFO scoreboard.sv(45) @ 425: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 8
# UVM_INFO scoreboard.sv(47) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] Data: a8
# UVM_INFO scoreboard.sv(48) @ 425: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 430: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 8
# UVM_INFO scoreboard.sv(52) @ 455: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 8
# UVM_INFO scoreboard.sv(54) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: a8 Actual Data: a8
# UVM_INFO scoreboard.sv(55) @ 455: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 460: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 9
# UVM_INFO scoreboard.sv(45) @ 475: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 9
# UVM_INFO scoreboard.sv(47) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] Data: 6
# UVM_INFO scoreboard.sv(48) @ 475: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 480: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk 9
# UVM_INFO scoreboard.sv(52) @ 505: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] Addr: 9
# UVM_INFO scoreboard.sv(54) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 6 Actual Data: 6
# UVM_INFO scoreboard.sv(55) @ 505: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 510: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk a
# UVM_INFO scoreboard.sv(45) @ 525: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] Addr: a
# UVM_INFO scoreboard.sv(47) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] Data: 97
# UVM_INFO scoreboard.sv(48) @ 525: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 530: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk a
# UVM_INFO scoreboard.sv(52) @ 555: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] Addr: a
# UVM_INFO scoreboard.sv(54) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 97 Actual Data: 97
# UVM_INFO scoreboard.sv(55) @ 555: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 560: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk b
# UVM_INFO scoreboard.sv(45) @ 575: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] Addr: b
# UVM_INFO scoreboard.sv(47) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] Data: 3
# UVM_INFO scoreboard.sv(48) @ 575: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 580: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk b
# UVM_INFO scoreboard.sv(52) @ 605: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] Addr: b
# UVM_INFO scoreboard.sv(54) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 3 Actual Data: 3
# UVM_INFO scoreboard.sv(55) @ 605: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 610: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk c
# UVM_INFO scoreboard.sv(45) @ 625: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] Addr: c
# UVM_INFO scoreboard.sv(47) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] Data: 89
# UVM_INFO scoreboard.sv(48) @ 625: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 630: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk c
# UVM_INFO scoreboard.sv(52) @ 655: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] Addr: c
# UVM_INFO scoreboard.sv(54) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 89 Actual Data: 89
# UVM_INFO scoreboard.sv(55) @ 655: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 660: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk d
# UVM_INFO scoreboard.sv(45) @ 675: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] Addr: d
# UVM_INFO scoreboard.sv(47) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] Data: 23
# UVM_INFO scoreboard.sv(48) @ 675: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 680: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk d
# UVM_INFO scoreboard.sv(52) @ 705: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] Addr: d
# UVM_INFO scoreboard.sv(54) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 23 Actual Data: 23
# UVM_INFO scoreboard.sv(55) @ 705: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 710: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(45) @ 725: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(47) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] Data: 2e
# UVM_INFO scoreboard.sv(48) @ 725: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 730: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk e
# UVM_INFO scoreboard.sv(52) @ 755: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] Addr: e
# UVM_INFO scoreboard.sv(54) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 2e Actual Data: 2e
# UVM_INFO scoreboard.sv(55) @ 755: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 760: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(45) @ 775: uvm_test_top.env.dev_scb [device_scoreboard]          WRITE TELEGRAM     
# UVM_INFO scoreboard.sv(46) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(47) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] Data: 29
# UVM_INFO scoreboard.sv(48) @ 775: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO coverage.sv(35) @ 780: uvm_test_top.env.dev_cov [coverage] COVERAGE/RUNPHASE/SAMPLING/NEGEDGE vif.clk f
# UVM_INFO scoreboard.sv(52) @ 805: uvm_test_top.env.dev_scb [device_scoreboard]         READ TELEGRAM OK
# UVM_INFO scoreboard.sv(53) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] Addr: f
# UVM_INFO scoreboard.sv(54) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] Expected Data: 29 Actual Data: 29
# UVM_INFO scoreboard.sv(55) @ 805: uvm_test_top.env.dev_scb [device_scoreboard] ------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 845: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  165
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [coverage]    32
# [device_scoreboard]   128
# ** Note: $finish    : C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 845 ns  Iteration: 53  Instance: /tbench_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.4d Coverage Utility 2015.12 Dec 30 2015
# Start time: 12:12:12 on Apr 01,2022
# vcover merge device_model_base_test.ucdb device_wr_rd_test.ucdb device_all_wr_rd_test.ucdb deterministic_all_wr_rd_test.ucdb -out device_overall_coverage.ucdb 
# Merging file device_model_base_test.ucdb
# Merging file device_wr_rd_test.ucdb
# Merging file device_all_wr_rd_test.ucdb
# Merging file deterministic_all_wr_rd_test.ucdb
# Writing merged result to device_overall_coverage.ucdb
# 
# End time: 12:12:12 on Apr 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Start time: 12:12:12 on Apr 01,2022
# QuestaSim-64 vcover 10.4d Coverage Utility 2015.12 Dec 30 2015
# vcover report device_overall_coverage.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /my_package/coverage/mem_zones_cg                100.0%        100    Covered              
#     covered/total bins:                                     2          2                      
#     missing/total bins:                                     0          2                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint mem_zones_cg::address                   100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin adresa_niske_vr                                31          1    Covered              
#         bin adresa_visoke_vr                               35          1    Covered              
#  CLASS coverage
# 
# TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 1
# End time: 12:12:12 on Apr 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:12:48 on Apr 01,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
