// Seed: 3167882564
module module_0 (
    input wand id_0,
    input wire module_0,
    output tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri id_8
);
  assign id_2 = -1;
  wire id_10 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    output wire id_5,
    output wire id_6,
    input supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input wor id_10
);
  logic id_12 = 1'h0;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_0,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
