Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 29 15:19:05 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.939        0.000                      0                  112        0.168        0.000                      0                  112        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.939        0.000                      0                   71        0.168        0.000                      0                   71        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.038        0.000                      0                   41        0.650        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.791ns (44.099%)  route 2.270ns (55.901%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.391 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.391    baud_controller_rx_inst/counter_reg[12]_i_1_n_6
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    15.029    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y62         FDCE (Setup_fdce_C_D)        0.062    15.330    baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.696ns (42.760%)  route 2.270ns (57.240%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.296 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.296    baud_controller_rx_inst/counter_reg[12]_i_1_n_5
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    15.029    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y62         FDCE (Setup_fdce_C_D)        0.062    15.330    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.680ns (42.528%)  route 2.270ns (57.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  baud_controller_rx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.057    baud_controller_rx_inst/counter_reg[8]_i_1_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.280 r  baud_controller_rx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.280    baud_controller_rx_inst/counter_reg[12]_i_1_n_7
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.606    15.029    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y62         FDCE (Setup_fdce_C_D)        0.062    15.330    baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.677ns (42.484%)  route 2.270ns (57.516%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.277 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.277    baud_controller_rx_inst/counter_reg[8]_i_1_n_6
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.607    15.030    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X85Y61         FDCE (Setup_fdce_C_D)        0.062    15.356    baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.656ns (42.177%)  route 2.270ns (57.823%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  baud_controller_rx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.943    baud_controller_rx_inst/counter_reg[4]_i_1_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.256 r  baud_controller_rx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.256    baud_controller_rx_inst/counter_reg[8]_i_1_n_4
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.607    15.030    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X85Y61         FDCE (Setup_fdce_C_D)        0.062    15.356    baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.828ns (24.335%)  route 2.575ns (75.665%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 f  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 f  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.846     8.244    receive_module_inst/counter1
    SLICE_X83Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.368 r  receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.364     8.732    receive_module_inst/counter[5]_i_1_n_0
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[0]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X82Y57         FDSE (Setup_fdse_C_S)       -0.429    14.842    receive_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.828ns (24.335%)  route 2.575ns (75.665%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 f  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 f  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.846     8.244    receive_module_inst/counter1
    SLICE_X83Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.368 r  receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.364     8.732    receive_module_inst/counter[5]_i_1_n_0
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[1]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X82Y57         FDSE (Setup_fdse_C_S)       -0.429    14.842    receive_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.828ns (24.366%)  route 2.570ns (75.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 f  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 f  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.846     8.244    receive_module_inst/counter1
    SLICE_X83Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.368 r  receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.360     8.728    receive_module_inst/counter[5]_i_1_n_0
    SLICE_X83Y57         FDSE                                         r  receive_module_inst/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X83Y57         FDSE                                         r  receive_module_inst/counter_reg[2]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDSE (Setup_fdse_C_S)       -0.429    14.842    receive_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.828ns (24.366%)  route 2.570ns (75.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 f  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 f  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 f  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.846     8.244    receive_module_inst/counter1
    SLICE_X83Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.368 r  receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.360     8.728    receive_module_inst/counter[5]_i_1_n_0
    SLICE_X83Y57         FDRE                                         r  receive_module_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  receive_module_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X83Y57         FDRE (Setup_fdre_C_R)       -0.429    14.842    receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.563ns (40.774%)  route 2.270ns (59.226%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.727     5.330    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.702     6.488    baud_controller_rx_inst/counter_reg[11]
    SLICE_X84Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.612 r  baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.662     7.274    baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  baud_controller_rx_inst/counter[5]_i_5/O
                         net (fo=32, routed)          0.906     8.304    baud_controller_rx_inst/counter1
    SLICE_X85Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  baud_controller_rx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.428    baud_controller_rx_inst/counter[0]_i_2_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.829 r  baud_controller_rx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.829    baud_controller_rx_inst/counter_reg[0]_i_1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.163 r  baud_controller_rx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.163    baud_controller_rx_inst/counter_reg[4]_i_1_n_6
    SLICE_X85Y60         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y60         FDCE                                         r  baud_controller_rx_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y60         FDCE (Setup_fdce_C_D)        0.062    15.332    baud_controller_rx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 receive_module_inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.022%)  route 0.098ns (33.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y57         FDCE                                         r  receive_module_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  receive_module_inst/data_reg[2]/Q
                         net (fo=2, routed)           0.098     1.764    receive_module_inst/p_1_in3_in
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.049     1.813 r  receive_module_inst/Rx_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    receive_module_inst/Rx_DATA[2]_i_1_n_0
    SLICE_X87Y57         FDCE                                         r  receive_module_inst/Rx_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  receive_module_inst/Rx_DATA_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y57         FDCE (Hold_fdce_C_D)         0.107     1.645    receive_module_inst/Rx_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 receive_module_inst/baud_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  receive_module_inst/baud_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  receive_module_inst/baud_enable_reg/Q
                         net (fo=8, routed)           0.137     1.803    receive_module_inst/baud_enable_reg_n_0
    SLICE_X84Y56         LUT5 (Prop_lut5_I0_O)        0.048     1.851 r  receive_module_inst/stage_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    receive_module_inst/p_0_in[3]
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y56         FDCE (Hold_fdce_C_D)         0.131     1.669    receive_module_inst/stage_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 receive_module_inst/baud_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  receive_module_inst/baud_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  receive_module_inst/baud_enable_reg/Q
                         net (fo=8, routed)           0.133     1.799    receive_module_inst/baud_enable_reg_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  receive_module_inst/stage_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    receive_module_inst/p_0_in[0]
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[0]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y56         FDCE (Hold_fdce_C_D)         0.120     1.658    receive_module_inst/stage_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 receive_module_inst/baud_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  receive_module_inst/baud_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  receive_module_inst/baud_enable_reg/Q
                         net (fo=8, routed)           0.137     1.803    receive_module_inst/baud_enable_reg_n_0
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  receive_module_inst/stage_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    receive_module_inst/p_0_in[2]
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y56         FDCE (Hold_fdce_C_D)         0.121     1.659    receive_module_inst/stage_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.605     1.524    receive_module_inst/clk_IBUF_BUFG
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  receive_module_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.119     1.784    receive_module_inst/counter_reg_n_0_[1]
    SLICE_X83Y57         LUT3 (Prop_lut3_I2_O)        0.048     1.832 r  receive_module_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    receive_module_inst/counter0[2]
    SLICE_X83Y57         FDSE                                         r  receive_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    receive_module_inst/clk_IBUF_BUFG
    SLICE_X83Y57         FDSE                                         r  receive_module_inst/counter_reg[2]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y57         FDSE (Hold_fdse_C_D)         0.105     1.642    receive_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.605     1.524    receive_module_inst/clk_IBUF_BUFG
    SLICE_X82Y57         FDSE                                         r  receive_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  receive_module_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.120     1.785    receive_module_inst/counter_reg_n_0_[1]
    SLICE_X83Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  receive_module_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.830    receive_module_inst/counter0[5]
    SLICE_X83Y57         FDRE                                         r  receive_module_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    receive_module_inst/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  receive_module_inst/counter_reg[5]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.092     1.629    receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 receive_module_inst/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y56         FDCE                                         r  receive_module_inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  receive_module_inst/data_reg[3]/Q
                         net (fo=2, routed)           0.147     1.815    receive_module_inst/p_0_in1_in
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.048     1.863 r  receive_module_inst/Rx_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    receive_module_inst/Rx_DATA[3]_i_1_n_0
    SLICE_X87Y57         FDCE                                         r  receive_module_inst/Rx_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  receive_module_inst/Rx_DATA_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y57         FDCE (Hold_fdce_C_D)         0.107     1.648    receive_module_inst/Rx_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 receive_module_inst/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.511%)  route 0.149ns (44.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y58         FDCE                                         r  receive_module_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  receive_module_inst/data_reg[4]/Q
                         net (fo=2, routed)           0.149     1.815    receive_module_inst/p_1_in4_in
    SLICE_X87Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  receive_module_inst/Rx_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    receive_module_inst/Rx_DATA[4]_i_1_n_0
    SLICE_X87Y59         FDCE                                         r  receive_module_inst/Rx_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y59         FDCE                                         r  receive_module_inst/Rx_DATA_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y59         FDCE (Hold_fdce_C_D)         0.091     1.632    receive_module_inst/Rx_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 receive_module_inst/PERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/PERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.605     1.524    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y57         FDCE                                         r  receive_module_inst/PERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  receive_module_inst/PERROR_reg/Q
                         net (fo=3, routed)           0.164     1.852    receive_module_inst/PERROR_reg_n_0
    SLICE_X84Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  receive_module_inst/PERROR_i_1/O
                         net (fo=1, routed)           0.000     1.897    receive_module_inst/PERROR_i_1_n_0
    SLICE_X84Y57         FDCE                                         r  receive_module_inst/PERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y57         FDCE                                         r  receive_module_inst/PERROR_reg/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y57         FDCE (Hold_fdce_C_D)         0.121     1.645    receive_module_inst/PERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 receive_module_inst/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.670%)  route 0.204ns (52.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y56         FDCE                                         r  receive_module_inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  receive_module_inst/data_reg[5]/Q
                         net (fo=2, routed)           0.204     1.872    receive_module_inst/p_0_in0_in
    SLICE_X88Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  receive_module_inst/Rx_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    receive_module_inst/Rx_DATA[5]_i_1_n_0
    SLICE_X88Y59         FDCE                                         r  receive_module_inst/Rx_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y59         FDCE                                         r  receive_module_inst/Rx_DATA_reg[5]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y59         FDCE (Hold_fdce_C_D)         0.120     1.661    receive_module_inst/Rx_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y59    baud_controller_rx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y62    baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y62    baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y62    baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y59    baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y59    baud_controller_rx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y59    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    receive_module_inst/FERROR_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    receive_module_inst/PERROR_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y57    receive_module_inst/Rx_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y57    receive_module_inst/Rx_DATA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y57    receive_module_inst/Rx_DATA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y57    receive_module_inst/Rx_DATA_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    receive_module_inst/FERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    receive_module_inst/PERROR_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    receive_module_inst/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    receive_module_inst/counter_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    receive_module_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    receive_module_inst/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    receive_module_inst/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    receive_module_inst/data_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y59    baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    baud_controller_rx_inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.642ns (25.817%)  route 1.845ns (74.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.171     7.815    receive_module_inst/AR[0]
    SLICE_X86Y56         FDCE                                         f  receive_module_inst/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.612    15.035    receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y56         FDCE                                         r  receive_module_inst/data_reg[5]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.642ns (25.863%)  route 1.840ns (74.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.167     7.811    receive_module_inst/AR[0]
    SLICE_X87Y56         FDCE                                         f  receive_module_inst/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.612    15.035    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y56         FDCE                                         r  receive_module_inst/data_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    receive_module_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/baud_enable_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.642ns (25.992%)  route 1.828ns (74.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.155     7.799    receive_module_inst/AR[0]
    SLICE_X85Y56         FDCE                                         f  receive_module_inst/baud_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  receive_module_inst/baud_enable_reg/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.867    receive_module_inst/baud_enable_reg
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.642ns (25.992%)  route 1.828ns (74.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.155     7.799    receive_module_inst/AR[0]
    SLICE_X84Y56         FDCE                                         f  receive_module_inst/stage_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[3]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDCE (Recov_fdce_C_CLR)     -0.361    14.911    receive_module_inst/stage_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.642ns (26.130%)  route 1.815ns (73.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.142     7.786    receive_module_inst/AR[0]
    SLICE_X88Y57         FDCE                                         f  receive_module_inst/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.611    15.034    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  receive_module_inst/data_reg[6]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.938    receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.642ns (25.992%)  route 1.828ns (74.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.155     7.799    receive_module_inst/AR[0]
    SLICE_X84Y56         FDCE                                         f  receive_module_inst/stage_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[0]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.953    receive_module_inst/stage_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.642ns (25.992%)  route 1.828ns (74.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.155     7.799    receive_module_inst/AR[0]
    SLICE_X84Y56         FDCE                                         f  receive_module_inst/stage_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[1]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.953    receive_module_inst/stage_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.642ns (25.992%)  route 1.828ns (74.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.155     7.799    receive_module_inst/AR[0]
    SLICE_X84Y56         FDCE                                         f  receive_module_inst/stage_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  receive_module_inst/stage_counter_reg[2]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.953    receive_module_inst/stage_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.642ns (27.484%)  route 1.694ns (72.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.021     7.665    receive_module_inst/AR[0]
    SLICE_X86Y57         FDCE                                         f  receive_module_inst/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.611    15.034    receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y57         FDCE                                         r  receive_module_inst/data_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    receive_module_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.642ns (27.535%)  route 1.690ns (72.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.726     5.329    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.520    sync_reest/temp
    SLICE_X84Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.644 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          1.016     7.660    receive_module_inst/AR[0]
    SLICE_X87Y57         FDCE                                         f  receive_module_inst/Rx_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.611    15.034    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  receive_module_inst/Rx_DATA_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    receive_module_inst/Rx_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.621%)  route 0.362ns (63.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.199     2.093    baud_controller_rx_inst/AR[0]
    SLICE_X85Y62         FDCE                                         f  baud_controller_rx_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X85Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.621%)  route 0.362ns (63.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.199     2.093    baud_controller_rx_inst/AR[0]
    SLICE_X85Y62         FDCE                                         f  baud_controller_rx_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X85Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.621%)  route 0.362ns (63.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.199     2.093    baud_controller_rx_inst/AR[0]
    SLICE_X85Y62         FDCE                                         f  baud_controller_rx_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X85Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.231     2.126    baud_controller_rx_inst/AR[0]
    SLICE_X85Y61         FDCE                                         f  baud_controller_rx_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.876     2.041    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    baud_controller_rx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.231     2.126    baud_controller_rx_inst/AR[0]
    SLICE_X85Y61         FDCE                                         f  baud_controller_rx_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.876     2.041    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.231     2.126    baud_controller_rx_inst/AR[0]
    SLICE_X85Y61         FDCE                                         f  baud_controller_rx_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.876     2.041    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    baud_controller_rx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.231     2.126    baud_controller_rx_inst/AR[0]
    SLICE_X85Y61         FDCE                                         f  baud_controller_rx_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.876     2.041    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y61         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.043%)  route 0.443ns (67.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.280     2.175    baud_controller_rx_inst/AR[0]
    SLICE_X85Y59         FDCE                                         f  baud_controller_rx_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y59         FDCE                                         r  baud_controller_rx_inst/counter_reg[0]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X85Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_rx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.043%)  route 0.443ns (67.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.280     2.175    baud_controller_rx_inst/AR[0]
    SLICE_X85Y59         FDCE                                         f  baud_controller_rx_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y59         FDCE                                         r  baud_controller_rx_inst/counter_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X85Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_rx_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.043%)  route 0.443ns (67.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    sync_reest/clk_IBUF_BUFG
    SLICE_X84Y62         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.849    sync_reest/reset_sync
    SLICE_X84Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.894 f  sync_reest/data[7]_i_2/O
                         net (fo=41, routed)          0.280     2.175    baud_controller_rx_inst/AR[0]
    SLICE_X85Y59         FDCE                                         f  baud_controller_rx_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y59         FDCE                                         r  baud_controller_rx_inst/counter_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X85Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    baud_controller_rx_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.726    





