# Verification-Environment-101
The first System Verilog verification environment I made during my autumn practice at AMD.
