# Definitions & Notation

<!---
Include definitions section from the HAS
-->

## Definitions

Table: Definitions

| Term | Description | 
| ---- | --------------------------- | 
|      |                             | 

## Notation 

<<<<<<< HEAD
This document assumes the following notation 
=======
This document assumes the following notation for signal 
>>>>>>> 3a805c5dcfcd5a5437278d1cbd46a8e1422be5bc

Example: 

[!../assets/_template_table_module_signal_list.mmd]

<<<<<<< HEAD
The bit vector `sample_signal_vector` is a packed 3 bits wide vector in a \[2:0\] order.

The array of bit vectors `sample_signal_vector_array` is an unpacked 3 instance array (\[0:2\]) of packed 5 bit wide vectors (\[4:0\]).

The array of interfaces `sample_interface_array` is an unpacked 2 instance array (\[0:1\]) of sample_interface_array interface instances.
=======
The bit vector `sample_signal_entry` is 4 bits wide in a \[3 down to 0\] array

The array of bit vectors `sample_signal_array_entry` is an 3 instance array (\[0 up to 2\]) of 4 bit vectors (\[3 down to 0\]) in 

>>>>>>> 3a805c5dcfcd5a5437278d1cbd46a8e1422be5bc
