/* 

* XHCI for Hi3798mv310

*/
/******************************************************************************/
#define BIT(nr)                     (1UL << (nr))

#define PERI_CTRL                   (0x0008)
#define PERI_USB0                   (0x120)
#define PERI_USB1                   (0x124)
#define PERI_USB2                   (0x128)
#define PERI_USB5                   (0x134)
#define PERI_USB7                   (0x13c)
#define PERI_COMBPHY0               (0x850)

#define GTXTHRCFG                   (0xc108)
#define GRXTHRCFG                   (0xc10c)
#define REG_GCTL                    (0xc110)
#define REG_GUSB2PHYCFG0            (0xC200)
#define REG_GUSB3PIPECTL0           (0xc2c0)

#define USB2_PHY2_SRST_REQ            BIT(6)
#define USB2_PHY3_SRST_REQ            BIT(7)
#define USB2_PHY01_SRST_TREQ0         BIT(8)
#define USB2_PHY01_SRST_TREQ1         BIT(9)
#define USB2_PHY2_SRST_TREQ           BIT(10)
#define USB2_PHY3_SRST_TREQ           BIT(11)

#define USB3_BUS_CKEN                 BIT(0)
#define USB3_REF_CKEN                 BIT(1)
#define USB3_SUSPEND_CKEN             BIT(2)
#define USB3_PIPE_CKEN                BIT(3)
#define USB3_UTMI_CKEN                BIT(4)
#define USB3_BUS_GS_CKEN              BIT(5)
#define USB3_BUS_GM_CKEN              BIT(6)
#define USB3_VCC_SRST_REQ             BIT(12)
#define USB3_BUS_CKEN1                BIT(16)
#define USB3_REF_CKEN1                BIT(17)
#define USB3_SUSPEND_CKEN1            BIT(18)
#define USB3_PIPE_CKEN1               BIT(19)
#define USB3_UTMI_CKEN1               BIT(20)
#define USB3_BUS_GS_CKEN1             BIT(21)
#define USB3_BUS_GM_CKEN1             BIT(22)
#define USB3_VCC_SRST_REQ1            BIT(28)

#define USB3_PORT_DISABLE             BIT(5)

#define COMBPHY0_REF_CKEN             BIT(0)
#define COMBPHY0_REF_SEL0             BIT(2)
#define COMBPHY0_REF_SEL1             BIT(3)
#define COMBPHY0_SRST_REQ             BIT(4)


#define BIT_UTMI_8_16                 BIT(3)
#define BIT_UTMI_ULPI                 BIT(4)

#define PCS_SSP_SOFT_RESET            BIT(31)

#define USB3_DEEMPHASIS0              BIT(1)
#define USB3_DEEMPHASIS1              BIT(2)
#define USB3_TX_MARGIN0               BIT(3)
#define USB3_TX_MARGIN1               BIT(4)
#define USB3_TX_MARGIN2               BIT(5)
#define USB3_SUSPEND_EN               BIT(17)
#define USB3_DEEMPHASIS_MASK          (0x6)
/******************************************************************************/

#define USB3_NANOPHY_REGBASE           (REG_BASE_PERI_CTRL+0x850)
/******************************************************************************/

static void nano_phy_config_0(void)
{
	u32 reg;
	u64 chipid = get_chipid();
	/* write 0x010c0012 to GUSB3PIPECTL0
	* GUSB3PIPECTL0[17] = 0 : disable U3 suspend 
	* GUSB3PIPECTL0[5:3] = 010 : Tx Margin = 900mV , decrease TX voltage
	* GUSB3PIPECTL0[2:1] = 01 : Tx Deemphasis = -3.5dB, refer to spec
	*/
	reg = readl(REG_BASE_XHCI + REG_GUSB3PIPECTL0);
	reg &= ~USB3_SUSPEND_EN;
	reg &= ~USB3_DEEMPHASIS_MASK;
	reg |= USB3_DEEMPHASIS0;
	reg |= USB3_TX_MARGIN1;
	writel(reg, REG_BASE_XHCI + REG_GUSB3PIPECTL0);

	udelay(20);

	if (_HI3798M_V310 == chipid) {	
		writel(0x81b000, USB3_NANOPHY_REGBASE);
		udelay(20);
		writel(0x181b000, USB3_NANOPHY_REGBASE);
		udelay(20);
		writel(0x81b000, USB3_NANOPHY_REGBASE);
		udelay(20);
		writel(0x0, USB3_NANOPHY_REGBASE);	
		udelay(20);
		writel(0x81a000, USB3_NANOPHY_REGBASE);
		udelay(20);	
		writel(0x181a000, USB3_NANOPHY_REGBASE);
		udelay(20);	
		writel(0x81a000, USB3_NANOPHY_REGBASE);
		udelay(20);	
		writel(0x0, USB3_NANOPHY_REGBASE);	
		udelay(20);
	}
}
/******************************************************************************/

static void inno_phy_config_1p(void)
{
	u64 chipid = get_chipid();

	if (_HI3798M_V310 == chipid) {
		/* eye height 450mv */
		writel(0x0c, REG_BASE_USB2_PHY2 + 0x08);
		asm volatile ("dsb");
		mdelay(2);

		/* pre-emphasis */
		writel(0x18, REG_BASE_USB2_PHY2);
		asm volatile ("dsb");
		udelay(20);

		/* disconnects detection trigger 562.5mv */
		writel(0xd7, REG_BASE_USB2_PHY2 + 0x10);
		asm volatile ("dsb");
		udelay(20);

		/* HS driver slew rate tunning */
		writel(0x1e, REG_BASE_USB2_PHY2 + 0x74);
		asm volatile ("dsb");
		udelay(20);

		/* Second handshake */
		writel(0x0e, REG_BASE_USB2_PHY2 + 0x7c);
		asm volatile ("dsb");
		udelay(20);
	}
}
/******************************************************************************/

static int usb_cpu_init(void)
{
	u32 reg;
	
	/* cancel usb2 1p phy POR */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);
	reg &= ~(USB2_PHY2_SRST_REQ);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);
	udelay(200);

	inno_phy_config_1p();

	/* cancel 2p phy utmi reset0 
	* delay 2ms for waiting comp circuit stable
	*/
	reg = readl(REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);
	reg &= ~(USB2_PHY2_SRST_TREQ);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);
	mdelay(2);

	/* select VPLL 25MHz ref clock for COMB0
	* BPLL may be SSC in Hi3798CV200 
	*/
	reg = readl(REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	reg |= (COMBPHY0_REF_SEL1);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	udelay(100);

	/* open combphy0 cken */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	reg |= (COMBPHY0_REF_CKEN);
		writel(reg, REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	udelay(200);

	/* cancel combphy0 POR */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	reg &= ~(COMBPHY0_SRST_REQ);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	mdelay(1);

	/* open u3 ctrl0 bus cken */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	reg |= (USB3_BUS_GM_CKEN
		| USB3_BUS_GS_CKEN
		| USB3_BUS_CKEN);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	udelay(100);

	/* cancel u3 ctrl0 reset */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	reg &= ~(USB3_VCC_SRST_REQ);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	udelay(200);

	/* USB2 PHY chose ulpi 8bit interface */
	reg = readl(REG_BASE_XHCI + REG_GUSB2PHYCFG0);
	reg &= ~BIT_UTMI_ULPI;
	reg &= ~(BIT_UTMI_8_16);
	writel(reg, REG_BASE_XHCI + REG_GUSB2PHYCFG0);

	/* [13:12] 01: Host; 10: Device; 11: OTG */
	reg = readl(REG_BASE_XHCI + REG_GCTL);
	reg &= ~(0x3<<12);
	reg |= (0x1<<12);
	writel(reg, REG_BASE_XHCI + REG_GCTL);

	nano_phy_config_0();

	/* open USB3 cken */
	reg = readl(REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	reg |= (USB3_UTMI_CKEN
		| USB3_PIPE_CKEN
		| USB3_SUSPEND_CKEN
		| USB3_REF_CKEN);
	writel(reg, REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	mdelay(1);

	writel(0x23100000, REG_BASE_XHCI + GTXTHRCFG);
	writel(0x23100000, REG_BASE_XHCI + GRXTHRCFG);

	udelay(200);

	return 0;
}
/******************************************************************************/

static int usb_cpu_stop(void)
{
	u32 reg;

	reg = readl(REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);
	reg |= USB3_VCC_SRST_REQ;
	writel(reg, REG_BASE_CRG + REG_PERI_CRG44_USB3CTRL);

	reg = readl(REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);
	reg |= USB2_PHY01_SRST_TREQ0;
	writel(reg, REG_BASE_CRG + REG_PERI_CRG47_USB2PHY);

	reg = readl(REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);
	reg |= COMBPHY0_SRST_REQ;
	writel(reg, REG_BASE_CRG + REG_PERI_CRG98_COMBPHY);

	return 0;
}
/******************************************************************************/

int usb_xhci_cpu_init(int index, unsigned int *addr)
{
	if (addr)
		*addr = REG_BASE_XHCI;

	return usb_cpu_init();
}
/******************************************************************************/

int usb_xhci_cpu_stop(int index)
{
	return usb_cpu_stop();
}
