
2022_NTUR_FrontBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d2c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008e40  08008e40  00018e40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800929c  0800929c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800929c  0800929c  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800929c  0800929c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800929c  0800929c  0001929c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092a0  080092a0  000192a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080092a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200001f4  08009498  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08009498  000203f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a46  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b06  00000000  00000000  00032c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00035770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  00036a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003764  00000000  00000000  00037ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014d38  00000000  00000000  0003b304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009665f  00000000  00000000  0005003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e669b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006150  00000000  00000000  000e66ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008e24 	.word	0x08008e24

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	08008e24 	.word	0x08008e24

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <APPS1_transfer_function>:
  * @brief  transfer function for the analog APPS1 on ep4
  * @param  reading: the raw ADC 12bit number
  * @retval value: the relative ratio for how much pedal travel is being pressed times 254,
  * 		rounding down
  */
uint8_t APPS1_transfer_function(uint32_t reading){
 8001110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001114:	b087      	sub	sp, #28
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
	 * to scale the number to fit the proportions as well
	 *
	 * Note: 39.5mm corresponds to 0% pedal, and 2.5mm corresponds to 100% pedal travel.
	 * */
	float value;
	float x = (float)reading;
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff fdba 	bl	8000c94 <__aeabi_ui2f>
 8001120:	4603      	mov	r3, r0
 8001122:	617b      	str	r3, [r7, #20]
	float a = max_adc_value;
 8001124:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001128:	613b      	str	r3, [r7, #16]
	value = (9397*a-5497*x)/(9000*(a-x))-sqrt(88303609*a*a-189063818*a*x+115970209*x*x)/(9000*(a-x));
 800112a:	4965      	ldr	r1, [pc, #404]	; (80012c0 <APPS1_transfer_function+0x1b0>)
 800112c:	6938      	ldr	r0, [r7, #16]
 800112e:	f7ff fe09 	bl	8000d44 <__aeabi_fmul>
 8001132:	4603      	mov	r3, r0
 8001134:	461c      	mov	r4, r3
 8001136:	4963      	ldr	r1, [pc, #396]	; (80012c4 <APPS1_transfer_function+0x1b4>)
 8001138:	6978      	ldr	r0, [r7, #20]
 800113a:	f7ff fe03 	bl	8000d44 <__aeabi_fmul>
 800113e:	4603      	mov	r3, r0
 8001140:	4619      	mov	r1, r3
 8001142:	4620      	mov	r0, r4
 8001144:	f7ff fcf4 	bl	8000b30 <__aeabi_fsub>
 8001148:	4603      	mov	r3, r0
 800114a:	461c      	mov	r4, r3
 800114c:	6979      	ldr	r1, [r7, #20]
 800114e:	6938      	ldr	r0, [r7, #16]
 8001150:	f7ff fcee 	bl	8000b30 <__aeabi_fsub>
 8001154:	4603      	mov	r3, r0
 8001156:	495c      	ldr	r1, [pc, #368]	; (80012c8 <APPS1_transfer_function+0x1b8>)
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fdf3 	bl	8000d44 <__aeabi_fmul>
 800115e:	4603      	mov	r3, r0
 8001160:	4619      	mov	r1, r3
 8001162:	4620      	mov	r0, r4
 8001164:	f7ff fea2 	bl	8000eac <__aeabi_fdiv>
 8001168:	4603      	mov	r3, r0
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f95c 	bl	8000428 <__aeabi_f2d>
 8001170:	4604      	mov	r4, r0
 8001172:	460d      	mov	r5, r1
 8001174:	4955      	ldr	r1, [pc, #340]	; (80012cc <APPS1_transfer_function+0x1bc>)
 8001176:	6938      	ldr	r0, [r7, #16]
 8001178:	f7ff fde4 	bl	8000d44 <__aeabi_fmul>
 800117c:	4603      	mov	r3, r0
 800117e:	6939      	ldr	r1, [r7, #16]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fddf 	bl	8000d44 <__aeabi_fmul>
 8001186:	4603      	mov	r3, r0
 8001188:	461e      	mov	r6, r3
 800118a:	4951      	ldr	r1, [pc, #324]	; (80012d0 <APPS1_transfer_function+0x1c0>)
 800118c:	6938      	ldr	r0, [r7, #16]
 800118e:	f7ff fdd9 	bl	8000d44 <__aeabi_fmul>
 8001192:	4603      	mov	r3, r0
 8001194:	6979      	ldr	r1, [r7, #20]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fdd4 	bl	8000d44 <__aeabi_fmul>
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	4630      	mov	r0, r6
 80011a2:	f7ff fcc5 	bl	8000b30 <__aeabi_fsub>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461e      	mov	r6, r3
 80011aa:	494a      	ldr	r1, [pc, #296]	; (80012d4 <APPS1_transfer_function+0x1c4>)
 80011ac:	6978      	ldr	r0, [r7, #20]
 80011ae:	f7ff fdc9 	bl	8000d44 <__aeabi_fmul>
 80011b2:	4603      	mov	r3, r0
 80011b4:	6979      	ldr	r1, [r7, #20]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fdc4 	bl	8000d44 <__aeabi_fmul>
 80011bc:	4603      	mov	r3, r0
 80011be:	4619      	mov	r1, r3
 80011c0:	4630      	mov	r0, r6
 80011c2:	f7ff fcb7 	bl	8000b34 <__addsf3>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f92d 	bl	8000428 <__aeabi_f2d>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	f007 fd51 	bl	8008c7c <sqrt>
 80011da:	4680      	mov	r8, r0
 80011dc:	4689      	mov	r9, r1
 80011de:	6979      	ldr	r1, [r7, #20]
 80011e0:	6938      	ldr	r0, [r7, #16]
 80011e2:	f7ff fca5 	bl	8000b30 <__aeabi_fsub>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4937      	ldr	r1, [pc, #220]	; (80012c8 <APPS1_transfer_function+0x1b8>)
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fdaa 	bl	8000d44 <__aeabi_fmul>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f918 	bl	8000428 <__aeabi_f2d>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4640      	mov	r0, r8
 80011fe:	4649      	mov	r1, r9
 8001200:	f7ff fa94 	bl	800072c <__aeabi_ddiv>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4620      	mov	r0, r4
 800120a:	4629      	mov	r1, r5
 800120c:	f7fe ffac 	bl	8000168 <__aeabi_dsub>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4610      	mov	r0, r2
 8001216:	4619      	mov	r1, r3
 8001218:	f7ff fc36 	bl	8000a88 <__aeabi_d2f>
 800121c:	4603      	mov	r3, r0
 800121e:	60fb      	str	r3, [r7, #12]
	value = (value-(50-39.5)/50) * (50)/(37);
 8001220:	68f8      	ldr	r0, [r7, #12]
 8001222:	f7ff f901 	bl	8000428 <__aeabi_f2d>
 8001226:	a324      	add	r3, pc, #144	; (adr r3, 80012b8 <APPS1_transfer_function+0x1a8>)
 8001228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122c:	f7fe ff9c 	bl	8000168 <__aeabi_dsub>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b26      	ldr	r3, [pc, #152]	; (80012d8 <APPS1_transfer_function+0x1c8>)
 800123e:	f7ff f94b 	bl	80004d8 <__aeabi_dmul>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <APPS1_transfer_function+0x1cc>)
 8001250:	f7ff fa6c 	bl	800072c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fc14 	bl	8000a88 <__aeabi_d2f>
 8001260:	4603      	mov	r3, r0
 8001262:	60fb      	str	r3, [r7, #12]
	value = value*254;
 8001264:	491e      	ldr	r1, [pc, #120]	; (80012e0 <APPS1_transfer_function+0x1d0>)
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	f7ff fd6c 	bl	8000d44 <__aeabi_fmul>
 800126c:	4603      	mov	r3, r0
 800126e:	60fb      	str	r3, [r7, #12]
	/*snapping everything out of bounds to designated values*/
	value+=1;
 8001270:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f7ff fc5d 	bl	8000b34 <__addsf3>
 800127a:	4603      	mov	r3, r0
 800127c:	60fb      	str	r3, [r7, #12]
	if(value<1)			{return 0;}
 800127e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001282:	68f8      	ldr	r0, [r7, #12]
 8001284:	f7ff fefc 	bl	8001080 <__aeabi_fcmplt>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <APPS1_transfer_function+0x182>
 800128e:	2300      	movs	r3, #0
 8001290:	e00d      	b.n	80012ae <APPS1_transfer_function+0x19e>
    else if(value>=255)	{return 255;}
 8001292:	4914      	ldr	r1, [pc, #80]	; (80012e4 <APPS1_transfer_function+0x1d4>)
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff ff07 	bl	80010a8 <__aeabi_fcmpge>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <APPS1_transfer_function+0x194>
 80012a0:	23ff      	movs	r3, #255	; 0xff
 80012a2:	e004      	b.n	80012ae <APPS1_transfer_function+0x19e>
    else 				{return (uint8_t)value;}
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	f7ff ff13 	bl	80010d0 <__aeabi_f2uiz>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b2db      	uxtb	r3, r3
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	371c      	adds	r7, #28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80012b8:	ae147ae1 	.word	0xae147ae1
 80012bc:	3fcae147 	.word	0x3fcae147
 80012c0:	4612d400 	.word	0x4612d400
 80012c4:	45abc800 	.word	0x45abc800
 80012c8:	460ca000 	.word	0x460ca000
 80012cc:	4ca86cff 	.word	0x4ca86cff
 80012d0:	4d344e29 	.word	0x4d344e29
 80012d4:	4cdd3214 	.word	0x4cdd3214
 80012d8:	40490000 	.word	0x40490000
 80012dc:	40428000 	.word	0x40428000
 80012e0:	437e0000 	.word	0x437e0000
 80012e4:	437f0000 	.word	0x437f0000

080012e8 <APPS2_transfer_function>:
  * @brief  transfer function for the analog APPS2 on ep4
  * @param  reading: the raw ADC 12bit number
  * @retval value: the relative ratio for how much pedal travel is being pressed times 254,
  * 		rounding down.
  */
uint8_t APPS2_transfer_function(uint32_t reading){
 80012e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012ec:	b087      	sub	sp, #28
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
	 * to scale the number to fit the proportions as well
	 *
	 * Note: 39.5mm corresponds to 0% pedal, and 2.5mm corresponds to 100% pedal travel.
	 * */
	float value;
	float x = (float)reading;
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fcce 	bl	8000c94 <__aeabi_ui2f>
 80012f8:	4603      	mov	r3, r0
 80012fa:	617b      	str	r3, [r7, #20]
	float a = max_adc_value;
 80012fc:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001300:	613b      	str	r3, [r7, #16]
	value = (919*a - 530*x)/(1020*(a - x)) - sqrt(844561*a*a - 1798820*a*x + 1105580*x*x)/(1020*(a - x));
 8001302:	4965      	ldr	r1, [pc, #404]	; (8001498 <APPS2_transfer_function+0x1b0>)
 8001304:	6938      	ldr	r0, [r7, #16]
 8001306:	f7ff fd1d 	bl	8000d44 <__aeabi_fmul>
 800130a:	4603      	mov	r3, r0
 800130c:	461c      	mov	r4, r3
 800130e:	4963      	ldr	r1, [pc, #396]	; (800149c <APPS2_transfer_function+0x1b4>)
 8001310:	6978      	ldr	r0, [r7, #20]
 8001312:	f7ff fd17 	bl	8000d44 <__aeabi_fmul>
 8001316:	4603      	mov	r3, r0
 8001318:	4619      	mov	r1, r3
 800131a:	4620      	mov	r0, r4
 800131c:	f7ff fc08 	bl	8000b30 <__aeabi_fsub>
 8001320:	4603      	mov	r3, r0
 8001322:	461c      	mov	r4, r3
 8001324:	6979      	ldr	r1, [r7, #20]
 8001326:	6938      	ldr	r0, [r7, #16]
 8001328:	f7ff fc02 	bl	8000b30 <__aeabi_fsub>
 800132c:	4603      	mov	r3, r0
 800132e:	495c      	ldr	r1, [pc, #368]	; (80014a0 <APPS2_transfer_function+0x1b8>)
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fd07 	bl	8000d44 <__aeabi_fmul>
 8001336:	4603      	mov	r3, r0
 8001338:	4619      	mov	r1, r3
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff fdb6 	bl	8000eac <__aeabi_fdiv>
 8001340:	4603      	mov	r3, r0
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f870 	bl	8000428 <__aeabi_f2d>
 8001348:	4604      	mov	r4, r0
 800134a:	460d      	mov	r5, r1
 800134c:	4955      	ldr	r1, [pc, #340]	; (80014a4 <APPS2_transfer_function+0x1bc>)
 800134e:	6938      	ldr	r0, [r7, #16]
 8001350:	f7ff fcf8 	bl	8000d44 <__aeabi_fmul>
 8001354:	4603      	mov	r3, r0
 8001356:	6939      	ldr	r1, [r7, #16]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fcf3 	bl	8000d44 <__aeabi_fmul>
 800135e:	4603      	mov	r3, r0
 8001360:	461e      	mov	r6, r3
 8001362:	4951      	ldr	r1, [pc, #324]	; (80014a8 <APPS2_transfer_function+0x1c0>)
 8001364:	6938      	ldr	r0, [r7, #16]
 8001366:	f7ff fced 	bl	8000d44 <__aeabi_fmul>
 800136a:	4603      	mov	r3, r0
 800136c:	6979      	ldr	r1, [r7, #20]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fce8 	bl	8000d44 <__aeabi_fmul>
 8001374:	4603      	mov	r3, r0
 8001376:	4619      	mov	r1, r3
 8001378:	4630      	mov	r0, r6
 800137a:	f7ff fbd9 	bl	8000b30 <__aeabi_fsub>
 800137e:	4603      	mov	r3, r0
 8001380:	461e      	mov	r6, r3
 8001382:	494a      	ldr	r1, [pc, #296]	; (80014ac <APPS2_transfer_function+0x1c4>)
 8001384:	6978      	ldr	r0, [r7, #20]
 8001386:	f7ff fcdd 	bl	8000d44 <__aeabi_fmul>
 800138a:	4603      	mov	r3, r0
 800138c:	6979      	ldr	r1, [r7, #20]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fcd8 	bl	8000d44 <__aeabi_fmul>
 8001394:	4603      	mov	r3, r0
 8001396:	4619      	mov	r1, r3
 8001398:	4630      	mov	r0, r6
 800139a:	f7ff fbcb 	bl	8000b34 <__addsf3>
 800139e:	4603      	mov	r3, r0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f841 	bl	8000428 <__aeabi_f2d>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	f007 fc65 	bl	8008c7c <sqrt>
 80013b2:	4680      	mov	r8, r0
 80013b4:	4689      	mov	r9, r1
 80013b6:	6979      	ldr	r1, [r7, #20]
 80013b8:	6938      	ldr	r0, [r7, #16]
 80013ba:	f7ff fbb9 	bl	8000b30 <__aeabi_fsub>
 80013be:	4603      	mov	r3, r0
 80013c0:	4937      	ldr	r1, [pc, #220]	; (80014a0 <APPS2_transfer_function+0x1b8>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fcbe 	bl	8000d44 <__aeabi_fmul>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f82c 	bl	8000428 <__aeabi_f2d>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4640      	mov	r0, r8
 80013d6:	4649      	mov	r1, r9
 80013d8:	f7ff f9a8 	bl	800072c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4620      	mov	r0, r4
 80013e2:	4629      	mov	r1, r5
 80013e4:	f7fe fec0 	bl	8000168 <__aeabi_dsub>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4610      	mov	r0, r2
 80013ee:	4619      	mov	r1, r3
 80013f0:	f7ff fb4a 	bl	8000a88 <__aeabi_d2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	60fb      	str	r3, [r7, #12]
	value = (value-(50-39.5)/50) * (50)/(37);
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff f815 	bl	8000428 <__aeabi_f2d>
 80013fe:	a324      	add	r3, pc, #144	; (adr r3, 8001490 <APPS2_transfer_function+0x1a8>)
 8001400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001404:	f7fe feb0 	bl	8000168 <__aeabi_dsub>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <APPS2_transfer_function+0x1c8>)
 8001416:	f7ff f85f 	bl	80004d8 <__aeabi_dmul>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b23      	ldr	r3, [pc, #140]	; (80014b4 <APPS2_transfer_function+0x1cc>)
 8001428:	f7ff f980 	bl	800072c <__aeabi_ddiv>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f7ff fb28 	bl	8000a88 <__aeabi_d2f>
 8001438:	4603      	mov	r3, r0
 800143a:	60fb      	str	r3, [r7, #12]
	value = value*254;
 800143c:	491e      	ldr	r1, [pc, #120]	; (80014b8 <APPS2_transfer_function+0x1d0>)
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff fc80 	bl	8000d44 <__aeabi_fmul>
 8001444:	4603      	mov	r3, r0
 8001446:	60fb      	str	r3, [r7, #12]
	/*snapping everything out of bounds to designated values*/
	value+=1;
 8001448:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	f7ff fb71 	bl	8000b34 <__addsf3>
 8001452:	4603      	mov	r3, r0
 8001454:	60fb      	str	r3, [r7, #12]
	if(value<1)			{return 0;}
 8001456:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800145a:	68f8      	ldr	r0, [r7, #12]
 800145c:	f7ff fe10 	bl	8001080 <__aeabi_fcmplt>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <APPS2_transfer_function+0x182>
 8001466:	2300      	movs	r3, #0
 8001468:	e00d      	b.n	8001486 <APPS2_transfer_function+0x19e>
	else if(value>=255)	{return 255;}
 800146a:	4914      	ldr	r1, [pc, #80]	; (80014bc <APPS2_transfer_function+0x1d4>)
 800146c:	68f8      	ldr	r0, [r7, #12]
 800146e:	f7ff fe1b 	bl	80010a8 <__aeabi_fcmpge>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <APPS2_transfer_function+0x194>
 8001478:	23ff      	movs	r3, #255	; 0xff
 800147a:	e004      	b.n	8001486 <APPS2_transfer_function+0x19e>
	else 				{return (uint8_t)value;}
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f7ff fe27 	bl	80010d0 <__aeabi_f2uiz>
 8001482:	4603      	mov	r3, r0
 8001484:	b2db      	uxtb	r3, r3
}
 8001486:	4618      	mov	r0, r3
 8001488:	371c      	adds	r7, #28
 800148a:	46bd      	mov	sp, r7
 800148c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001490:	ae147ae1 	.word	0xae147ae1
 8001494:	3fcae147 	.word	0x3fcae147
 8001498:	4465c000 	.word	0x4465c000
 800149c:	44048000 	.word	0x44048000
 80014a0:	447f0000 	.word	0x447f0000
 80014a4:	494e3110 	.word	0x494e3110
 80014a8:	49db9520 	.word	0x49db9520
 80014ac:	4986f560 	.word	0x4986f560
 80014b0:	40490000 	.word	0x40490000
 80014b4:	40428000 	.word	0x40428000
 80014b8:	437e0000 	.word	0x437e0000
 80014bc:	437f0000 	.word	0x437f0000

080014c0 <BSE_transfer_function>:
  * @brief  transfer function for the analog BSE on ep4
  * @param  reading: the raw ADC 12bit number
  * @retval value: the relative ratio for how much pedal travel is being pressed times 254,
  * 		rounding down.
  */
uint8_t BSE_transfer_function(uint32_t reading){
 80014c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	 * to scale the number to fit the proportions as well
	 *
	 * Note: 24.5mm corresponds to 0% pedal, and 2.5mm corresponds to 100% pedal travel.
	 * */
	float value;
	float x=(float)reading;
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff fbe3 	bl	8000c94 <__aeabi_ui2f>
 80014ce:	4603      	mov	r3, r0
 80014d0:	617b      	str	r3, [r7, #20]
	float a = max_adc_value;
 80014d2:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 80014d6:	613b      	str	r3, [r7, #16]
	value = (sqrt(7767369*a*a - 10940888*a*x + 7074144*x*x) - 2787*a + 812*x)/(2*(812*x - 812*a));
 80014d8:	4967      	ldr	r1, [pc, #412]	; (8001678 <BSE_transfer_function+0x1b8>)
 80014da:	6938      	ldr	r0, [r7, #16]
 80014dc:	f7ff fc32 	bl	8000d44 <__aeabi_fmul>
 80014e0:	4603      	mov	r3, r0
 80014e2:	6939      	ldr	r1, [r7, #16]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fc2d 	bl	8000d44 <__aeabi_fmul>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461c      	mov	r4, r3
 80014ee:	4963      	ldr	r1, [pc, #396]	; (800167c <BSE_transfer_function+0x1bc>)
 80014f0:	6938      	ldr	r0, [r7, #16]
 80014f2:	f7ff fc27 	bl	8000d44 <__aeabi_fmul>
 80014f6:	4603      	mov	r3, r0
 80014f8:	6979      	ldr	r1, [r7, #20]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fc22 	bl	8000d44 <__aeabi_fmul>
 8001500:	4603      	mov	r3, r0
 8001502:	4619      	mov	r1, r3
 8001504:	4620      	mov	r0, r4
 8001506:	f7ff fb13 	bl	8000b30 <__aeabi_fsub>
 800150a:	4603      	mov	r3, r0
 800150c:	461c      	mov	r4, r3
 800150e:	495c      	ldr	r1, [pc, #368]	; (8001680 <BSE_transfer_function+0x1c0>)
 8001510:	6978      	ldr	r0, [r7, #20]
 8001512:	f7ff fc17 	bl	8000d44 <__aeabi_fmul>
 8001516:	4603      	mov	r3, r0
 8001518:	6979      	ldr	r1, [r7, #20]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fc12 	bl	8000d44 <__aeabi_fmul>
 8001520:	4603      	mov	r3, r0
 8001522:	4619      	mov	r1, r3
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff fb05 	bl	8000b34 <__addsf3>
 800152a:	4603      	mov	r3, r0
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ff7b 	bl	8000428 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f007 fb9f 	bl	8008c7c <sqrt>
 800153e:	4604      	mov	r4, r0
 8001540:	460d      	mov	r5, r1
 8001542:	4950      	ldr	r1, [pc, #320]	; (8001684 <BSE_transfer_function+0x1c4>)
 8001544:	6938      	ldr	r0, [r7, #16]
 8001546:	f7ff fbfd 	bl	8000d44 <__aeabi_fmul>
 800154a:	4603      	mov	r3, r0
 800154c:	4618      	mov	r0, r3
 800154e:	f7fe ff6b 	bl	8000428 <__aeabi_f2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4620      	mov	r0, r4
 8001558:	4629      	mov	r1, r5
 800155a:	f7fe fe05 	bl	8000168 <__aeabi_dsub>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4614      	mov	r4, r2
 8001564:	461d      	mov	r5, r3
 8001566:	4948      	ldr	r1, [pc, #288]	; (8001688 <BSE_transfer_function+0x1c8>)
 8001568:	6978      	ldr	r0, [r7, #20]
 800156a:	f7ff fbeb 	bl	8000d44 <__aeabi_fmul>
 800156e:	4603      	mov	r3, r0
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ff59 	bl	8000428 <__aeabi_f2d>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	4620      	mov	r0, r4
 800157c:	4629      	mov	r1, r5
 800157e:	f7fe fdf5 	bl	800016c <__adddf3>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4614      	mov	r4, r2
 8001588:	461d      	mov	r5, r3
 800158a:	493f      	ldr	r1, [pc, #252]	; (8001688 <BSE_transfer_function+0x1c8>)
 800158c:	6978      	ldr	r0, [r7, #20]
 800158e:	f7ff fbd9 	bl	8000d44 <__aeabi_fmul>
 8001592:	4603      	mov	r3, r0
 8001594:	461e      	mov	r6, r3
 8001596:	493c      	ldr	r1, [pc, #240]	; (8001688 <BSE_transfer_function+0x1c8>)
 8001598:	6938      	ldr	r0, [r7, #16]
 800159a:	f7ff fbd3 	bl	8000d44 <__aeabi_fmul>
 800159e:	4603      	mov	r3, r0
 80015a0:	4619      	mov	r1, r3
 80015a2:	4630      	mov	r0, r6
 80015a4:	f7ff fac4 	bl	8000b30 <__aeabi_fsub>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4619      	mov	r1, r3
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fac1 	bl	8000b34 <__addsf3>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ff37 	bl	8000428 <__aeabi_f2d>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4620      	mov	r0, r4
 80015c0:	4629      	mov	r1, r5
 80015c2:	f7ff f8b3 	bl	800072c <__aeabi_ddiv>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff fa5b 	bl	8000a88 <__aeabi_d2f>
 80015d2:	4603      	mov	r3, r0
 80015d4:	60fb      	str	r3, [r7, #12]
	value = (value-(50-24.5)/25) * (25)/(24.5-2.5);
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f7fe ff26 	bl	8000428 <__aeabi_f2d>
 80015dc:	a324      	add	r3, pc, #144	; (adr r3, 8001670 <BSE_transfer_function+0x1b0>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7fe fdc1 	bl	8000168 <__aeabi_dsub>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	4b26      	ldr	r3, [pc, #152]	; (800168c <BSE_transfer_function+0x1cc>)
 80015f4:	f7fe ff70 	bl	80004d8 <__aeabi_dmul>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4610      	mov	r0, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4b22      	ldr	r3, [pc, #136]	; (8001690 <BSE_transfer_function+0x1d0>)
 8001606:	f7ff f891 	bl	800072c <__aeabi_ddiv>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4610      	mov	r0, r2
 8001610:	4619      	mov	r1, r3
 8001612:	f7ff fa39 	bl	8000a88 <__aeabi_d2f>
 8001616:	4603      	mov	r3, r0
 8001618:	60fb      	str	r3, [r7, #12]
	value *= 254;
 800161a:	491e      	ldr	r1, [pc, #120]	; (8001694 <BSE_transfer_function+0x1d4>)
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f7ff fb91 	bl	8000d44 <__aeabi_fmul>
 8001622:	4603      	mov	r3, r0
 8001624:	60fb      	str	r3, [r7, #12]
	/*snapping everything out of bounds to designated values*/
	value+=1;
 8001626:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f7ff fa82 	bl	8000b34 <__addsf3>
 8001630:	4603      	mov	r3, r0
 8001632:	60fb      	str	r3, [r7, #12]
	if(value<1)			{return 0;}
 8001634:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f7ff fd21 	bl	8001080 <__aeabi_fcmplt>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <BSE_transfer_function+0x188>
 8001644:	2300      	movs	r3, #0
 8001646:	e00d      	b.n	8001664 <BSE_transfer_function+0x1a4>
	else if(value>=255)	{return 255;}
 8001648:	4913      	ldr	r1, [pc, #76]	; (8001698 <BSE_transfer_function+0x1d8>)
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff fd2c 	bl	80010a8 <__aeabi_fcmpge>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <BSE_transfer_function+0x19a>
 8001656:	23ff      	movs	r3, #255	; 0xff
 8001658:	e004      	b.n	8001664 <BSE_transfer_function+0x1a4>
	else 				{return (uint8_t)value;}
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd38 	bl	80010d0 <__aeabi_f2uiz>
 8001660:	4603      	mov	r3, r0
 8001662:	b2db      	uxtb	r3, r3
}
 8001664:	4618      	mov	r0, r3
 8001666:	371c      	adds	r7, #28
 8001668:	46bd      	mov	sp, r7
 800166a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800166c:	f3af 8000 	nop.w
 8001670:	851eb852 	.word	0x851eb852
 8001674:	3ff051eb 	.word	0x3ff051eb
 8001678:	4aed0a92 	.word	0x4aed0a92
 800167c:	4b26f1d8 	.word	0x4b26f1d8
 8001680:	4ad7e2c0 	.word	0x4ad7e2c0
 8001684:	452e3000 	.word	0x452e3000
 8001688:	444b0000 	.word	0x444b0000
 800168c:	40390000 	.word	0x40390000
 8001690:	40360000 	.word	0x40360000
 8001694:	437e0000 	.word	0x437e0000
 8001698:	437f0000 	.word	0x437f0000

0800169c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016a0:	f000 ff18 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a4:	f000 f811 	bl	80016ca <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a8:	f000 f9e6 	bl	8001a78 <MX_GPIO_Init>
  MX_DMA_Init();
 80016ac:	f000 f9ce 	bl	8001a4c <MX_DMA_Init>
  MX_ADC1_Init();
 80016b0:	f000 f868 	bl	8001784 <MX_ADC1_Init>
  MX_CAN_Init();
 80016b4:	f000 f8ec 	bl	8001890 <MX_CAN_Init>
  MX_I2C1_Init();
 80016b8:	f000 f922 	bl	8001900 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80016bc:	f000 f99c 	bl	80019f8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80016c0:	f000 f94c 	bl	800195c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  user_main();
 80016c4:	f000 fd9a 	bl	80021fc <user_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <main+0x2c>

080016ca <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b094      	sub	sp, #80	; 0x50
 80016ce:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d4:	2228      	movs	r2, #40	; 0x28
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 fd2d 	bl	8006138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016fa:	2301      	movs	r3, #1
 80016fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001702:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001708:	2301      	movs	r3, #1
 800170a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170c:	2302      	movs	r3, #2
 800170e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001714:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001716:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001720:	4618      	mov	r0, r3
 8001722:	f002 ff3d 	bl	80045a0 <HAL_RCC_OscConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800172c:	f000 fa46 	bl	8001bbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001730:	230f      	movs	r3, #15
 8001732:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001734:	2302      	movs	r3, #2
 8001736:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800173c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001740:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001746:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2102      	movs	r1, #2
 800174e:	4618      	mov	r0, r3
 8001750:	f003 f9a8 	bl	8004aa4 <HAL_RCC_ClockConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0x94>
  {
    Error_Handler();
 800175a:	f000 fa2f 	bl	8001bbc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800175e:	2302      	movs	r3, #2
 8001760:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001762:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001766:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4618      	mov	r0, r3
 800176c:	f003 fb32 	bl	8004dd4 <HAL_RCCEx_PeriphCLKConfig>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001776:	f000 fa21 	bl	8001bbc <Error_Handler>
  }
}
 800177a:	bf00      	nop
 800177c:	3750      	adds	r7, #80	; 0x50
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001794:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <MX_ADC1_Init+0x104>)
 8001796:	4a3d      	ldr	r2, [pc, #244]	; (800188c <MX_ADC1_Init+0x108>)
 8001798:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800179a:	4b3b      	ldr	r3, [pc, #236]	; (8001888 <MX_ADC1_Init+0x104>)
 800179c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017a2:	4b39      	ldr	r3, [pc, #228]	; (8001888 <MX_ADC1_Init+0x104>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017a8:	4b37      	ldr	r3, [pc, #220]	; (8001888 <MX_ADC1_Init+0x104>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ae:	4b36      	ldr	r3, [pc, #216]	; (8001888 <MX_ADC1_Init+0x104>)
 80017b0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017b6:	4b34      	ldr	r3, [pc, #208]	; (8001888 <MX_ADC1_Init+0x104>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 80017bc:	4b32      	ldr	r3, [pc, #200]	; (8001888 <MX_ADC1_Init+0x104>)
 80017be:	2206      	movs	r2, #6
 80017c0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017c2:	4831      	ldr	r0, [pc, #196]	; (8001888 <MX_ADC1_Init+0x104>)
 80017c4:	f000 ff0c 	bl	80025e0 <HAL_ADC_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80017ce:	f000 f9f5 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80017d2:	2306      	movs	r3, #6
 80017d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017d6:	2301      	movs	r3, #1
 80017d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80017da:	2304      	movs	r3, #4
 80017dc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4829      	ldr	r0, [pc, #164]	; (8001888 <MX_ADC1_Init+0x104>)
 80017e4:	f001 f8ce 	bl	8002984 <HAL_ADC_ConfigChannel>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80017ee:	f000 f9e5 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80017f2:	2309      	movs	r3, #9
 80017f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80017f6:	2302      	movs	r3, #2
 80017f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	4619      	mov	r1, r3
 80017fe:	4822      	ldr	r0, [pc, #136]	; (8001888 <MX_ADC1_Init+0x104>)
 8001800:	f001 f8c0 	bl	8002984 <HAL_ADC_ConfigChannel>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800180a:	f000 f9d7 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800180e:	2308      	movs	r3, #8
 8001810:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001812:	2303      	movs	r3, #3
 8001814:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	4619      	mov	r1, r3
 800181a:	481b      	ldr	r0, [pc, #108]	; (8001888 <MX_ADC1_Init+0x104>)
 800181c:	f001 f8b2 	bl	8002984 <HAL_ADC_ConfigChannel>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001826:	f000 f9c9 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800182a:	2302      	movs	r3, #2
 800182c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800182e:	2304      	movs	r3, #4
 8001830:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	4619      	mov	r1, r3
 8001836:	4814      	ldr	r0, [pc, #80]	; (8001888 <MX_ADC1_Init+0x104>)
 8001838:	f001 f8a4 	bl	8002984 <HAL_ADC_ConfigChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001842:	f000 f9bb 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001846:	2303      	movs	r3, #3
 8001848:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800184a:	2305      	movs	r3, #5
 800184c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	4619      	mov	r1, r3
 8001852:	480d      	ldr	r0, [pc, #52]	; (8001888 <MX_ADC1_Init+0x104>)
 8001854:	f001 f896 	bl	8002984 <HAL_ADC_ConfigChannel>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800185e:	f000 f9ad 	bl	8001bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001862:	2304      	movs	r3, #4
 8001864:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001866:	2306      	movs	r3, #6
 8001868:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	4619      	mov	r1, r3
 800186e:	4806      	ldr	r0, [pc, #24]	; (8001888 <MX_ADC1_Init+0x104>)
 8001870:	f001 f888 	bl	8002984 <HAL_ADC_ConfigChannel>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800187a:	f000 f99f 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000210 	.word	0x20000210
 800188c:	40012400 	.word	0x40012400

08001890 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001894:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <MX_CAN_Init+0x68>)
 8001896:	4a19      	ldr	r2, [pc, #100]	; (80018fc <MX_CAN_Init+0x6c>)
 8001898:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 800189a:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <MX_CAN_Init+0x68>)
 800189c:	2208      	movs	r2, #8
 800189e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80018a0:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_CAN_Init+0x68>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80018a6:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <MX_CAN_Init+0x68>)
 80018a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018ac:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <MX_CAN_Init+0x68>)
 80018b0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80018b4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <MX_CAN_Init+0x68>)
 80018b8:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80018bc:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_CAN_Init+0x68>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <MX_CAN_Init+0x68>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <MX_CAN_Init+0x68>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80018d0:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <MX_CAN_Init+0x68>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80018d6:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <MX_CAN_Init+0x68>)
 80018d8:	2200      	movs	r2, #0
 80018da:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80018dc:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <MX_CAN_Init+0x68>)
 80018de:	2200      	movs	r2, #0
 80018e0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80018e2:	4805      	ldr	r0, [pc, #20]	; (80018f8 <MX_CAN_Init+0x68>)
 80018e4:	f001 fa47 	bl	8002d76 <HAL_CAN_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80018ee:	f000 f965 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000284 	.word	0x20000284
 80018fc:	40006400 	.word	0x40006400

08001900 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <MX_I2C1_Init+0x50>)
 8001906:	4a13      	ldr	r2, [pc, #76]	; (8001954 <MX_I2C1_Init+0x54>)
 8001908:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_I2C1_Init+0x50>)
 800190c:	4a12      	ldr	r2, [pc, #72]	; (8001958 <MX_I2C1_Init+0x58>)
 800190e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <MX_I2C1_Init+0x50>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <MX_I2C1_Init+0x50>)
 8001918:	2200      	movs	r2, #0
 800191a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <MX_I2C1_Init+0x50>)
 800191e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001922:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <MX_I2C1_Init+0x50>)
 8001926:	2200      	movs	r2, #0
 8001928:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <MX_I2C1_Init+0x50>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001930:	4b07      	ldr	r3, [pc, #28]	; (8001950 <MX_I2C1_Init+0x50>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001936:	4b06      	ldr	r3, [pc, #24]	; (8001950 <MX_I2C1_Init+0x50>)
 8001938:	2200      	movs	r2, #0
 800193a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800193c:	4804      	ldr	r0, [pc, #16]	; (8001950 <MX_I2C1_Init+0x50>)
 800193e:	f002 fceb 	bl	8004318 <HAL_I2C_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001948:	f000 f938 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200002ac 	.word	0x200002ac
 8001954:	40005400 	.word	0x40005400
 8001958:	000186a0 	.word	0x000186a0

0800195c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	463b      	mov	r3, r7
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001978:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <MX_TIM3_Init+0x94>)
 800197a:	4a1e      	ldr	r2, [pc, #120]	; (80019f4 <MX_TIM3_Init+0x98>)
 800197c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <MX_TIM3_Init+0x94>)
 8001980:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001984:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <MX_TIM3_Init+0x94>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9000-1;
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_TIM3_Init+0x94>)
 800198e:	f242 3227 	movw	r2, #8999	; 0x2327
 8001992:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <MX_TIM3_Init+0x94>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <MX_TIM3_Init+0x94>)
 800199c:	2280      	movs	r2, #128	; 0x80
 800199e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019a0:	4813      	ldr	r0, [pc, #76]	; (80019f0 <MX_TIM3_Init+0x94>)
 80019a2:	f003 facd 	bl	8004f40 <HAL_TIM_Base_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80019ac:	f000 f906 	bl	8001bbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019b6:	f107 0308 	add.w	r3, r7, #8
 80019ba:	4619      	mov	r1, r3
 80019bc:	480c      	ldr	r0, [pc, #48]	; (80019f0 <MX_TIM3_Init+0x94>)
 80019be:	f003 fc69 	bl	8005294 <HAL_TIM_ConfigClockSource>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80019c8:	f000 f8f8 	bl	8001bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019d4:	463b      	mov	r3, r7
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_TIM3_Init+0x94>)
 80019da:	f003 fe3b 	bl	8005654 <HAL_TIMEx_MasterConfigSynchronization>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80019e4:	f000 f8ea 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000300 	.word	0x20000300
 80019f4:	40000400 	.word	0x40000400

080019f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <MX_USART1_UART_Init+0x50>)
 8001a00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a1e:	220c      	movs	r2, #12
 8001a20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a2e:	4805      	ldr	r0, [pc, #20]	; (8001a44 <MX_USART1_UART_Init+0x4c>)
 8001a30:	f003 fe80 	bl	8005734 <HAL_UART_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a3a:	f000 f8bf 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000348 	.word	0x20000348
 8001a48:	40013800 	.word	0x40013800

08001a4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <MX_DMA_Init+0x28>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a07      	ldr	r2, [pc, #28]	; (8001a74 <MX_DMA_Init+0x28>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6153      	str	r3, [r2, #20]
 8001a5e:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <MX_DMA_Init+0x28>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]

}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	40021000 	.word	0x40021000

08001a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	f107 0310 	add.w	r3, r7, #16
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8c:	4b46      	ldr	r3, [pc, #280]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a45      	ldr	r2, [pc, #276]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001a92:	f043 0310 	orr.w	r3, r3, #16
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b43      	ldr	r3, [pc, #268]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa4:	4b40      	ldr	r3, [pc, #256]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a3f      	ldr	r2, [pc, #252]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001aaa:	f043 0320 	orr.w	r3, r3, #32
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b3d      	ldr	r3, [pc, #244]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0320 	and.w	r3, r3, #32
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b3a      	ldr	r3, [pc, #232]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a39      	ldr	r2, [pc, #228]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b37      	ldr	r3, [pc, #220]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad4:	4b34      	ldr	r3, [pc, #208]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a33      	ldr	r2, [pc, #204]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001ada:	f043 0308 	orr.w	r3, r3, #8
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b31      	ldr	r3, [pc, #196]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aec:	2200      	movs	r2, #0
 8001aee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af2:	482e      	ldr	r0, [pc, #184]	; (8001bac <MX_GPIO_Init+0x134>)
 8001af4:	f002 fbc7 	bl	8004286 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001af8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4826      	ldr	r0, [pc, #152]	; (8001bac <MX_GPIO_Init+0x134>)
 8001b12:	f002 fa1d 	bl	8003f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b1c:	4b24      	ldr	r3, [pc, #144]	; (8001bb0 <MX_GPIO_Init+0x138>)
 8001b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b20:	2301      	movs	r3, #1
 8001b22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4820      	ldr	r0, [pc, #128]	; (8001bac <MX_GPIO_Init+0x134>)
 8001b2c:	f002 fa10 	bl	8003f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 8001b30:	2383      	movs	r3, #131	; 0x83
 8001b32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b34:	4b1e      	ldr	r3, [pc, #120]	; (8001bb0 <MX_GPIO_Init+0x138>)
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	4619      	mov	r1, r3
 8001b42:	481c      	ldr	r0, [pc, #112]	; (8001bb4 <MX_GPIO_Init+0x13c>)
 8001b44:	f002 fa04 	bl	8003f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b4c:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <MX_GPIO_Init+0x138>)
 8001b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b50:	2301      	movs	r3, #1
 8001b52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4817      	ldr	r0, [pc, #92]	; (8001bb8 <MX_GPIO_Init+0x140>)
 8001b5c:	f002 f9f8 	bl	8003f50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2100      	movs	r1, #0
 8001b64:	2006      	movs	r0, #6
 8001b66:	f002 f824 	bl	8003bb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b6a:	2006      	movs	r0, #6
 8001b6c:	f002 f83d 	bl	8003bea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001b70:	2200      	movs	r2, #0
 8001b72:	2100      	movs	r1, #0
 8001b74:	2007      	movs	r0, #7
 8001b76:	f002 f81c 	bl	8003bb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001b7a:	2007      	movs	r0, #7
 8001b7c:	f002 f835 	bl	8003bea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2100      	movs	r1, #0
 8001b84:	2017      	movs	r0, #23
 8001b86:	f002 f814 	bl	8003bb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b8a:	2017      	movs	r0, #23
 8001b8c:	f002 f82d 	bl	8003bea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b90:	2200      	movs	r2, #0
 8001b92:	2100      	movs	r1, #0
 8001b94:	2028      	movs	r0, #40	; 0x28
 8001b96:	f002 f80c 	bl	8003bb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b9a:	2028      	movs	r0, #40	; 0x28
 8001b9c:	f002 f825 	bl	8003bea <HAL_NVIC_EnableIRQ>

}
 8001ba0:	bf00      	nop
 8001ba2:	3720      	adds	r7, #32
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40011000 	.word	0x40011000
 8001bb0:	10210000 	.word	0x10210000
 8001bb4:	40010800 	.word	0x40010800
 8001bb8:	40010c00 	.word	0x40010c00

08001bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc0:	b672      	cpsid	i
}
 8001bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_Delay(200);
 8001bc4:	20c8      	movs	r0, #200	; 0xc8
 8001bc6:	f000 fce7 	bl	8002598 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8001bca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bce:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <Error_Handler+0x1c>)
 8001bd0:	f002 fb71 	bl	80042b6 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8001bd4:	e7f6      	b.n	8001bc4 <Error_Handler+0x8>
 8001bd6:	bf00      	nop
 8001bd8:	40011000 	.word	0x40011000

08001bdc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001be4:	1d39      	adds	r1, r7, #4
 8001be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bea:	2201      	movs	r2, #1
 8001bec:	4803      	ldr	r0, [pc, #12]	; (8001bfc <__io_putchar+0x20>)
 8001bee:	f003 fdee 	bl	80057ce <HAL_UART_Transmit>
	return ch;
 8001bf2:	687b      	ldr	r3, [r7, #4]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000348 	.word	0x20000348

08001c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6193      	str	r3, [r2, #24]
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c28:	61d3      	str	r3, [r2, #28]
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <HAL_MspInit+0x5c>)
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c36:	4b0a      	ldr	r3, [pc, #40]	; (8001c60 <HAL_MspInit+0x60>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <HAL_MspInit+0x60>)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010000 	.word	0x40010000

08001c64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0318 	add.w	r3, r7, #24
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a33      	ldr	r2, [pc, #204]	; (8001d4c <HAL_ADC_MspInit+0xe8>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d15f      	bne.n	8001d44 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c84:	4b32      	ldr	r3, [pc, #200]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a31      	ldr	r2, [pc, #196]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b2f      	ldr	r3, [pc, #188]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9c:	4b2c      	ldr	r3, [pc, #176]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	4a2b      	ldr	r2, [pc, #172]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001ca2:	f043 0304 	orr.w	r3, r3, #4
 8001ca6:	6193      	str	r3, [r2, #24]
 8001ca8:	4b29      	ldr	r3, [pc, #164]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb4:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a25      	ldr	r2, [pc, #148]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001cba:	f043 0308 	orr.w	r3, r3, #8
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <HAL_ADC_MspInit+0xec>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0308 	and.w	r3, r3, #8
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8001ccc:	235c      	movs	r3, #92	; 0x5c
 8001cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd4:	f107 0318 	add.w	r3, r7, #24
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481e      	ldr	r0, [pc, #120]	; (8001d54 <HAL_ADC_MspInit+0xf0>)
 8001cdc:	f002 f938 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	f107 0318 	add.w	r3, r7, #24
 8001cec:	4619      	mov	r1, r3
 8001cee:	481a      	ldr	r0, [pc, #104]	; (8001d58 <HAL_ADC_MspInit+0xf4>)
 8001cf0:	f002 f92e 	bl	8003f50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001cf4:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001cf6:	4a1a      	ldr	r2, [pc, #104]	; (8001d60 <HAL_ADC_MspInit+0xfc>)
 8001cf8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d00:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d08:	2280      	movs	r2, #128	; 0x80
 8001d0a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d0c:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d12:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d1a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d1e:	2220      	movs	r2, #32
 8001d20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d28:	480c      	ldr	r0, [pc, #48]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d2a:	f001 ff79 	bl	8003c20 <HAL_DMA_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001d34:	f7ff ff42 	bl	8001bbc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d3c:	621a      	str	r2, [r3, #32]
 8001d3e:	4a07      	ldr	r2, [pc, #28]	; (8001d5c <HAL_ADC_MspInit+0xf8>)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d44:	bf00      	nop
 8001d46:	3728      	adds	r7, #40	; 0x28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40012400 	.word	0x40012400
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010800 	.word	0x40010800
 8001d58:	40010c00 	.word	0x40010c00
 8001d5c:	20000240 	.word	0x20000240
 8001d60:	40020008 	.word	0x40020008

08001d64 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a29      	ldr	r2, [pc, #164]	; (8001e24 <HAL_CAN_MspInit+0xc0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d14b      	bne.n	8001e1c <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d84:	4b28      	ldr	r3, [pc, #160]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	4a27      	ldr	r2, [pc, #156]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001d8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d8e:	61d3      	str	r3, [r2, #28]
 8001d90:	4b25      	ldr	r3, [pc, #148]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9c:	4b22      	ldr	r3, [pc, #136]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a21      	ldr	r2, [pc, #132]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001da2:	f043 0308 	orr.w	r3, r3, #8
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b1f      	ldr	r3, [pc, #124]	; (8001e28 <HAL_CAN_MspInit+0xc4>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001db4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4818      	ldr	r0, [pc, #96]	; (8001e2c <HAL_CAN_MspInit+0xc8>)
 8001dca:	f002 f8c1 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4619      	mov	r1, r3
 8001de2:	4812      	ldr	r0, [pc, #72]	; (8001e2c <HAL_CAN_MspInit+0xc8>)
 8001de4:	f002 f8b4 	bl	8003f50 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <HAL_CAN_MspInit+0xcc>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e04:	627b      	str	r3, [r7, #36]	; 0x24
 8001e06:	4a0a      	ldr	r2, [pc, #40]	; (8001e30 <HAL_CAN_MspInit+0xcc>)
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	2014      	movs	r0, #20
 8001e12:	f001 fece 	bl	8003bb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001e16:	2014      	movs	r0, #20
 8001e18:	f001 fee7 	bl	8003bea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001e1c:	bf00      	nop
 8001e1e:	3728      	adds	r7, #40	; 0x28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40006400 	.word	0x40006400
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40010c00 	.word	0x40010c00
 8001e30:	40010000 	.word	0x40010000

08001e34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a15      	ldr	r2, [pc, #84]	; (8001ea4 <HAL_I2C_MspInit+0x70>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d123      	bne.n	8001e9c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e54:	4b14      	ldr	r3, [pc, #80]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a13      	ldr	r2, [pc, #76]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e5a:	f043 0308 	orr.w	r3, r3, #8
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0308 	and.w	r3, r3, #8
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e6c:	23c0      	movs	r3, #192	; 0xc0
 8001e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e70:	2312      	movs	r3, #18
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480b      	ldr	r0, [pc, #44]	; (8001eac <HAL_I2C_MspInit+0x78>)
 8001e80:	f002 f866 	bl	8003f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e84:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e8e:	61d3      	str	r3, [r2, #28]
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <HAL_I2C_MspInit+0x74>)
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40005400 	.word	0x40005400
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010c00 	.word	0x40010c00

08001eb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0d      	ldr	r2, [pc, #52]	; (8001ef4 <HAL_TIM_Base_MspInit+0x44>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d113      	bne.n	8001eea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_TIM_Base_MspInit+0x48>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	; (8001ef8 <HAL_TIM_Base_MspInit+0x48>)
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	61d3      	str	r3, [r2, #28]
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_TIM_Base_MspInit+0x48>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	201d      	movs	r0, #29
 8001ee0:	f001 fe67 	bl	8003bb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ee4:	201d      	movs	r0, #29
 8001ee6:	f001 fe80 	bl	8003bea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40000400 	.word	0x40000400
 8001ef8:	40021000 	.word	0x40021000

08001efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a20      	ldr	r2, [pc, #128]	; (8001f98 <HAL_UART_MspInit+0x9c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d139      	bne.n	8001f90 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a1e      	ldr	r2, [pc, #120]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f34:	4b19      	ldr	r3, [pc, #100]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	6193      	str	r3, [r2, #24]
 8001f40:	4b16      	ldr	r3, [pc, #88]	; (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5a:	f107 0310 	add.w	r3, r7, #16
 8001f5e:	4619      	mov	r1, r3
 8001f60:	480f      	ldr	r0, [pc, #60]	; (8001fa0 <HAL_UART_MspInit+0xa4>)
 8001f62:	f001 fff5 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f74:	f107 0310 	add.w	r3, r7, #16
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4809      	ldr	r0, [pc, #36]	; (8001fa0 <HAL_UART_MspInit+0xa4>)
 8001f7c:	f001 ffe8 	bl	8003f50 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	2025      	movs	r0, #37	; 0x25
 8001f86:	f001 fe14 	bl	8003bb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f8a:	2025      	movs	r0, #37	; 0x25
 8001f8c:	f001 fe2d 	bl	8003bea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f90:	bf00      	nop
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40013800 	.word	0x40013800
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010800 	.word	0x40010800

08001fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa8:	e7fe      	b.n	8001fa8 <NMI_Handler+0x4>

08001faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fae:	e7fe      	b.n	8001fae <HardFault_Handler+0x4>

08001fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb4:	e7fe      	b.n	8001fb4 <MemManage_Handler+0x4>

08001fb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fba:	e7fe      	b.n	8001fba <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	e7fe      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fea:	f000 fab9 	bl	8002560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001ff6:	2001      	movs	r0, #1
 8001ff8:	f002 f976 	bl	80042e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002004:	2002      	movs	r0, #2
 8002006:	f002 f96f 	bl	80042e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002014:	4802      	ldr	r0, [pc, #8]	; (8002020 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002016:	f001 fac6 	bl	80035a6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000284 	.word	0x20000284

08002024 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002028:	2020      	movs	r0, #32
 800202a:	f002 f95d 	bl	80042e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800202e:	2080      	movs	r0, #128	; 0x80
 8002030:	f002 f95a 	bl	80042e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}

08002038 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800203c:	4802      	ldr	r0, [pc, #8]	; (8002048 <TIM3_IRQHandler+0x10>)
 800203e:	f003 f821 	bl	8005084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000300 	.word	0x20000300

0800204c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002050:	4802      	ldr	r0, [pc, #8]	; (800205c <USART1_IRQHandler+0x10>)
 8002052:	f003 fc4f 	bl	80058f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000348 	.word	0x20000348

08002060 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002064:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002068:	f002 f93e 	bl	80042e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}

08002070 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
	return 1;
 8002074:	2301      	movs	r3, #1
}
 8002076:	4618      	mov	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <_kill>:

int _kill(int pid, int sig)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002088:	f004 f82c 	bl	80060e4 <__errno>
 800208c:	4603      	mov	r3, r0
 800208e:	2216      	movs	r2, #22
 8002090:	601a      	str	r2, [r3, #0]
	return -1;
 8002092:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002096:	4618      	mov	r0, r3
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <_exit>:

void _exit (int status)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020a6:	f04f 31ff 	mov.w	r1, #4294967295
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ffe7 	bl	800207e <_kill>
	while (1) {}		/* Make sure we hang here */
 80020b0:	e7fe      	b.n	80020b0 <_exit+0x12>

080020b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b086      	sub	sp, #24
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	60f8      	str	r0, [r7, #12]
 80020ba:	60b9      	str	r1, [r7, #8]
 80020bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	e00a      	b.n	80020da <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020c4:	f3af 8000 	nop.w
 80020c8:	4601      	mov	r1, r0
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	60ba      	str	r2, [r7, #8]
 80020d0:	b2ca      	uxtb	r2, r1
 80020d2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	3301      	adds	r3, #1
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	429a      	cmp	r2, r3
 80020e0:	dbf0      	blt.n	80020c4 <_read+0x12>
	}

return len;
 80020e2:	687b      	ldr	r3, [r7, #4]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	e009      	b.n	8002112 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	60ba      	str	r2, [r7, #8]
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fd68 	bl	8001bdc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	3301      	adds	r3, #1
 8002110:	617b      	str	r3, [r7, #20]
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	429a      	cmp	r2, r3
 8002118:	dbf1      	blt.n	80020fe <_write+0x12>
	}
	return len;
 800211a:	687b      	ldr	r3, [r7, #4]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <_close>:

int _close(int file)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
	return -1;
 800212c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
 8002142:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800214a:	605a      	str	r2, [r3, #4]
	return 0;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <_isatty>:

int _isatty(int file)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	return 1;
 8002160:	2301      	movs	r3, #1
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr

0800216c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
	return 0;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800218c:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <_sbrk+0x5c>)
 800218e:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <_sbrk+0x60>)
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002198:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <_sbrk+0x64>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d102      	bne.n	80021a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <_sbrk+0x64>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	; (80021ec <_sbrk+0x68>)
 80021a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d207      	bcs.n	80021c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021b4:	f003 ff96 	bl	80060e4 <__errno>
 80021b8:	4603      	mov	r3, r0
 80021ba:	220c      	movs	r2, #12
 80021bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e009      	b.n	80021d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	4a05      	ldr	r2, [pc, #20]	; (80021e8 <_sbrk+0x64>)
 80021d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20005000 	.word	0x20005000
 80021e4:	00000400 	.word	0x00000400
 80021e8:	2000038c 	.word	0x2000038c
 80021ec:	200003f8 	.word	0x200003f8

080021f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <user_main>:
  * 		including the super loop.
  * 		Should be called once after all auto-gererated init functions in main()
  * @param  None
  * @retval None
  */
void user_main(){
 80021fc:	b5b0      	push	{r4, r5, r7, lr}
 80021fe:	b090      	sub	sp, #64	; 0x40
 8002200:	af00      	add	r7, sp, #0
	 /*ADC1 DMA mode Start*/
	 HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_value,6);
 8002202:	2206      	movs	r2, #6
 8002204:	493e      	ldr	r1, [pc, #248]	; (8002300 <user_main+0x104>)
 8002206:	483f      	ldr	r0, [pc, #252]	; (8002304 <user_main+0x108>)
 8002208:	f000 fac2 	bl	8002790 <HAL_ADC_Start_DMA>

	 /*timer3 interrupt mode start, used in hall sensors calculations*/
	 HAL_TIM_Base_Start_IT(&htim3);
 800220c:	483e      	ldr	r0, [pc, #248]	; (8002308 <user_main+0x10c>)
 800220e:	f002 fee7 	bl	8004fe0 <HAL_TIM_Base_Start_IT>

	/*CAN receive filter configuration*/
	  CAN_FilterTypeDef canfilterconfig = {
 8002212:	4b3e      	ldr	r3, [pc, #248]	; (800230c <user_main+0x110>)
 8002214:	1d3c      	adds	r4, r7, #4
 8002216:	461d      	mov	r5, r3
 8002218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800221c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002220:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002224:	e884 0003 	stmia.w	r4, {r0, r1}
			  .FilterIdHigh = 0x333<<5,
			  .FilterIdLow = 0,
			  .FilterMaskIdHigh = 0x333<<5,
			  .FilterMaskIdLow = 0x0000
	  };
	  if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig)!=HAL_OK){
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	4619      	mov	r1, r3
 800222c:	4838      	ldr	r0, [pc, #224]	; (8002310 <user_main+0x114>)
 800222e:	f000 fe9d 	bl	8002f6c <HAL_CAN_ConfigFilter>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <user_main+0x40>
		  Error_Handler();
 8002238:	f7ff fcc0 	bl	8001bbc <Error_Handler>
	  }
	 /*turn on receiving interrupt, then starts the CAN module*/
	  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 800223c:	2102      	movs	r1, #2
 800223e:	4834      	ldr	r0, [pc, #208]	; (8002310 <user_main+0x114>)
 8002240:	f001 f98c 	bl	800355c <HAL_CAN_ActivateNotification>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <user_main+0x52>
		  Error_Handler();
 800224a:	f7ff fcb7 	bl	8001bbc <Error_Handler>
	  }
	  HAL_CAN_Start(&hcan);
 800224e:	4830      	ldr	r0, [pc, #192]	; (8002310 <user_main+0x114>)
 8002250:	f000 ff55 	bl	80030fe <HAL_CAN_Start>

	  /*super loop*/
	  while(1){
		  /*APPS and BSE raw value obtaining and test output */
		  uint32_t APPS1test = ADC_value[ADC_DMA_ARRAY_RANK_APPS1];
 8002254:	4b2a      	ldr	r3, [pc, #168]	; (8002300 <user_main+0x104>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	63fb      	str	r3, [r7, #60]	; 0x3c
		  uint32_t APPS2test = ADC_value[ADC_DMA_ARRAY_RANK_APPS2];
 800225a:	4b29      	ldr	r3, [pc, #164]	; (8002300 <user_main+0x104>)
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	63bb      	str	r3, [r7, #56]	; 0x38
		  uint32_t BSEtest = ADC_value[ADC_DMA_ARRAY_RANK_BSE];
 8002260:	4b27      	ldr	r3, [pc, #156]	; (8002300 <user_main+0x104>)
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	637b      	str	r3, [r7, #52]	; 0x34
		  /*the pinsare connected to NO pin on the switch, which is connected to Gnd, and the switch is pressed when
		   *the pedals are at the fully extended state. So, The boolean state of the pin matches whether the pedal
		   *is pressed or not.*/
		  uint8_t APPSmicro = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1);
 8002266:	2102      	movs	r1, #2
 8002268:	482a      	ldr	r0, [pc, #168]	; (8002314 <user_main+0x118>)
 800226a:	f001 fff5 	bl	8004258 <HAL_GPIO_ReadPin>
 800226e:	4603      	mov	r3, r0
 8002270:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		  uint8_t BSEmicro = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0);
 8002274:	2101      	movs	r1, #1
 8002276:	4827      	ldr	r0, [pc, #156]	; (8002314 <user_main+0x118>)
 8002278:	f001 ffee 	bl	8004258 <HAL_GPIO_ReadPin>
 800227c:	4603      	mov	r3, r0
 800227e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		  /*APPS&BSE value preprocessing*/
		  uint8_t APPS1Value=APPS1_transfer_function(APPS1test);
 8002282:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002284:	f7fe ff44 	bl	8001110 <APPS1_transfer_function>
 8002288:	4603      	mov	r3, r0
 800228a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		  uint8_t APPS2Value=APPS2_transfer_function(APPS2test);
 800228e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002290:	f7ff f82a 	bl	80012e8 <APPS2_transfer_function>
 8002294:	4603      	mov	r3, r0
 8002296:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		  uint8_t BSEValue=BSE_transfer_function(BSEtest);
 800229a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800229c:	f7ff f910 	bl	80014c0 <BSE_transfer_function>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		 // printf("%.2f C \r\n",MLX90614_ReadReg(0x5A,0x07,0)*0.02-273.15);
		 // printf("%.2f C \r\n",MLX90614_ReadReg(0x5A,0x08,0)*0.02-273.15);
		 // printf("%x\r\n",MLX90614_ReadReg(0x5A,0x08,0));

		  /*loading data into message array*/
		  CAN_TxData[0]=BSEValue;
 80022a6:	4a1c      	ldr	r2, [pc, #112]	; (8002318 <user_main+0x11c>)
 80022a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022ac:	7013      	strb	r3, [r2, #0]
		  CAN_TxData[1]=APPS1Value;
 80022ae:	4a1a      	ldr	r2, [pc, #104]	; (8002318 <user_main+0x11c>)
 80022b0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80022b4:	7053      	strb	r3, [r2, #1]
		  CAN_TxData[2]=APPS2Value;
 80022b6:	4a18      	ldr	r2, [pc, #96]	; (8002318 <user_main+0x11c>)
 80022b8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80022bc:	7093      	strb	r3, [r2, #2]
		  CAN_TxData[7]=(APPSmicro|(BSEmicro<<1)); //bit0 contains APPS switch data, bit1 contains BSE switch data
 80022be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	b25a      	sxtb	r2, r3
 80022c6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b25b      	sxtb	r3, r3
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <user_main+0x11c>)
 80022d2:	71da      	strb	r2, [r3, #7]
		  /*the CAN transmit HAL API*/
		  HAL_CAN_AddTxMessage(&hcan,&TxHeader2,CAN_TxData,&TxMailbox);
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <user_main+0x120>)
 80022d6:	4a10      	ldr	r2, [pc, #64]	; (8002318 <user_main+0x11c>)
 80022d8:	4911      	ldr	r1, [pc, #68]	; (8002320 <user_main+0x124>)
 80022da:	480d      	ldr	r0, [pc, #52]	; (8002310 <user_main+0x114>)
 80022dc:	f000 ff53 	bl	8003186 <HAL_CAN_AddTxMessage>

		  if(HAL_CAN_GetError(&hcan)==HAL_CAN_ERROR_BOF){
 80022e0:	480b      	ldr	r0, [pc, #44]	; (8002310 <user_main+0x114>)
 80022e2:	f001 fb83 	bl	80039ec <HAL_CAN_GetError>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b04      	cmp	r3, #4
 80022ea:	d104      	bne.n	80022f6 <user_main+0xfa>
			  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80022ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022f0:	480c      	ldr	r0, [pc, #48]	; (8002324 <user_main+0x128>)
 80022f2:	f001 ffe0 	bl	80042b6 <HAL_GPIO_TogglePin>
		  printf("BSE: %d\n",BSEValue);
		  printf("left wheel speed is %d rpm\n",wheel_speedL);
		  printf("right wheel speed is %d rpm\n",wheel_speedR);
#endif
		  /*superloop execution interval*/
		  HAL_Delay(20);
 80022f6:	2014      	movs	r0, #20
 80022f8:	f000 f94e 	bl	8002598 <HAL_Delay>
	  while(1){
 80022fc:	e7aa      	b.n	8002254 <user_main+0x58>
 80022fe:	bf00      	nop
 8002300:	20000390 	.word	0x20000390
 8002304:	20000210 	.word	0x20000210
 8002308:	20000300 	.word	0x20000300
 800230c:	08008e40 	.word	0x08008e40
 8002310:	20000284 	.word	0x20000284
 8002314:	40010800 	.word	0x40010800
 8002318:	200003b8 	.word	0x200003b8
 800231c:	200003c0 	.word	0x200003c0
 8002320:	20000004 	.word	0x20000004
 8002324:	40011000 	.word	0x40011000

08002328 <HAL_GPIO_EXTI_Callback>:
  * @brief  User defined EXTI interrupt callback function, namely EXTI ISR.
  * 		Shall only be called by HAL interrupt handlers
  * @param  GPIO_PIN: the GPIO pin that generated the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_PIN){
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002338:	d02f      	beq.n	800239a <HAL_GPIO_EXTI_Callback+0x72>
 800233a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800233e:	dc30      	bgt.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
 8002340:	2b80      	cmp	r3, #128	; 0x80
 8002342:	d016      	beq.n	8002372 <HAL_GPIO_EXTI_Callback+0x4a>
 8002344:	2b80      	cmp	r3, #128	; 0x80
 8002346:	dc2c      	bgt.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
 8002348:	2b20      	cmp	r3, #32
 800234a:	d006      	beq.n	800235a <HAL_GPIO_EXTI_Callback+0x32>
 800234c:	2b20      	cmp	r3, #32
 800234e:	dc28      	bgt.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
 8002350:	2b01      	cmp	r3, #1
 8002352:	d01a      	beq.n	800238a <HAL_GPIO_EXTI_Callback+0x62>
 8002354:	2b02      	cmp	r3, #2
 8002356:	d01c      	beq.n	8002392 <HAL_GPIO_EXTI_Callback+0x6a>
 8002358:	e023      	b.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
		case GPIO_PIN_5: /*right wheel hall sensor*/
			hall_counter[1]++;
 800235a:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	3301      	adds	r3, #1
 8002360:	4a14      	ldr	r2, [pc, #80]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002362:	6053      	str	r3, [r2, #4]
			printf("EXTI5:%d\n",hall_counter[1]);
 8002364:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	4619      	mov	r1, r3
 800236a:	4813      	ldr	r0, [pc, #76]	; (80023b8 <HAL_GPIO_EXTI_Callback+0x90>)
 800236c:	f004 fb4c 	bl	8006a08 <iprintf>
			break;
 8002370:	e017      	b.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
		case GPIO_PIN_7: /*left wheel hall sensor*/
			hall_counter[0]++;
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	3301      	adds	r3, #1
 8002378:	4a0e      	ldr	r2, [pc, #56]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 800237a:	6013      	str	r3, [r2, #0]
			printf("EXTI7:%d\n",hall_counter[0]);
 800237c:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x8c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4619      	mov	r1, r3
 8002382:	480e      	ldr	r0, [pc, #56]	; (80023bc <HAL_GPIO_EXTI_Callback+0x94>)
 8002384:	f004 fb40 	bl	8006a08 <iprintf>
			break;
 8002388:	e00b      	b.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
		case GPIO_PIN_0:
			printf("EXTI0\n");
 800238a:	480d      	ldr	r0, [pc, #52]	; (80023c0 <HAL_GPIO_EXTI_Callback+0x98>)
 800238c:	f004 fbc2 	bl	8006b14 <puts>
			break;
 8002390:	e007      	b.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
		case GPIO_PIN_1:
			printf("EXTI1\n");
 8002392:	480c      	ldr	r0, [pc, #48]	; (80023c4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002394:	f004 fbbe 	bl	8006b14 <puts>
			break;
 8002398:	e003      	b.n	80023a2 <HAL_GPIO_EXTI_Callback+0x7a>
		case GPIO_PIN_15:
			printf("EXTI15\n");
 800239a:	480b      	ldr	r0, [pc, #44]	; (80023c8 <HAL_GPIO_EXTI_Callback+0xa0>)
 800239c:	f004 fbba 	bl	8006b14 <puts>
			break;
 80023a0:	bf00      	nop
	}
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80023a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023a6:	4809      	ldr	r0, [pc, #36]	; (80023cc <HAL_GPIO_EXTI_Callback+0xa4>)
 80023a8:	f001 ff85 	bl	80042b6 <HAL_GPIO_TogglePin>
	return;
 80023ac:	bf00      	nop
}
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	200003a8 	.word	0x200003a8
 80023b8:	08008e68 	.word	0x08008e68
 80023bc:	08008e74 	.word	0x08008e74
 80023c0:	08008e80 	.word	0x08008e80
 80023c4:	08008e88 	.word	0x08008e88
 80023c8:	08008e90 	.word	0x08008e90
 80023cc:	40011000 	.word	0x40011000

080023d0 <HAL_TIM_PeriodElapsedCallback>:
  * @note 	For timer3, which should update in a fixed interval defined in CubeMX, we grab
  * 		the current hall sensor counts, then reset it.
  * @param  htim: the timer that generated the interrupt.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	if(htim==&htim3){
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a10      	ldr	r2, [pc, #64]	; (800241c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d118      	bne.n	8002412 <HAL_TIM_PeriodElapsedCallback+0x42>
		int i=0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	e00f      	b.n	800240a <HAL_TIM_PeriodElapsedCallback+0x3a>
			hall_counter_result[i]=hall_counter[i];
 80023ea:	4a0d      	ldr	r2, [pc, #52]	; (8002420 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023f2:	490c      	ldr	r1, [pc, #48]	; (8002424 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			hall_counter[i]=0;
 80023fa:	4a09      	ldr	r2, [pc, #36]	; (8002420 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2100      	movs	r1, #0
 8002400:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	3301      	adds	r3, #1
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d9ec      	bls.n	80023ea <HAL_TIM_PeriodElapsedCallback+0x1a>
		}
	}
	return;
 8002410:	bf00      	nop
 8002412:	bf00      	nop
}
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr
 800241c:	20000300 	.word	0x20000300
 8002420:	200003a8 	.word	0x200003a8
 8002424:	200003b0 	.word	0x200003b0

08002428 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * 		Shall only be called by HAL interrupt handlers
  * @param  hcan: the can handle structure that received the message.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, CAN_RxData) != HAL_OK){
 8002430:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002432:	4a13      	ldr	r2, [pc, #76]	; (8002480 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002434:	2100      	movs	r1, #0
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 ff7f 	bl	800333a <HAL_CAN_GetRxMessage>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
    Error_Handler();
 8002442:	f7ff fbbb 	bl	8001bbc <Error_Handler>
  }
   if (CAN_RxData[0]==0x01&&CAN_RxData[1]==0x02&&CAN_RxData[2]==0x03&&CAN_RxData[3]==0x04){
 8002446:	4b0d      	ldr	r3, [pc, #52]	; (800247c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d111      	bne.n	8002472 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002450:	785b      	ldrb	r3, [r3, #1]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d10d      	bne.n	8002472 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8002456:	4b09      	ldr	r3, [pc, #36]	; (800247c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002458:	789b      	ldrb	r3, [r3, #2]
 800245a:	2b03      	cmp	r3, #3
 800245c:	d109      	bne.n	8002472 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002460:	78db      	ldrb	r3, [r3, #3]
 8002462:	2b04      	cmp	r3, #4
 8002464:	d105      	bne.n	8002472 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8002466:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800246a:	4806      	ldr	r0, [pc, #24]	; (8002484 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800246c:	f001 ff23 	bl	80042b6 <HAL_GPIO_TogglePin>
  }

   return;
 8002470:	bf00      	nop
 8002472:	bf00      	nop
}
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200003e0 	.word	0x200003e0
 8002480:	200003c4 	.word	0x200003c4
 8002484:	40011000 	.word	0x40011000

08002488 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002488:	480c      	ldr	r0, [pc, #48]	; (80024bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800248a:	490d      	ldr	r1, [pc, #52]	; (80024c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800248c:	4a0d      	ldr	r2, [pc, #52]	; (80024c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002490:	e002      	b.n	8002498 <LoopCopyDataInit>

08002492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002496:	3304      	adds	r3, #4

08002498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800249c:	d3f9      	bcc.n	8002492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249e:	4a0a      	ldr	r2, [pc, #40]	; (80024c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024a0:	4c0a      	ldr	r4, [pc, #40]	; (80024cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a4:	e001      	b.n	80024aa <LoopFillZerobss>

080024a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a8:	3204      	adds	r2, #4

080024aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ac:	d3fb      	bcc.n	80024a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024ae:	f7ff fe9f 	bl	80021f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024b2:	f003 fe1d 	bl	80060f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024b6:	f7ff f8f1 	bl	800169c <main>
  bx lr
 80024ba:	4770      	bx	lr
  ldr r0, =_sdata
 80024bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80024c4:	080092a4 	.word	0x080092a4
  ldr r2, =_sbss
 80024c8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80024cc:	200003f8 	.word	0x200003f8

080024d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC1_2_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <HAL_Init+0x28>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a07      	ldr	r2, [pc, #28]	; (80024fc <HAL_Init+0x28>)
 80024de:	f043 0310 	orr.w	r3, r3, #16
 80024e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e4:	2003      	movs	r0, #3
 80024e6:	f001 fb59 	bl	8003b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ea:	200f      	movs	r0, #15
 80024ec:	f000 f808 	bl	8002500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f0:	f7ff fb86 	bl	8001c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40022000 	.word	0x40022000

08002500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002508:	4b12      	ldr	r3, [pc, #72]	; (8002554 <HAL_InitTick+0x54>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <HAL_InitTick+0x58>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002516:	fbb3 f3f1 	udiv	r3, r3, r1
 800251a:	fbb2 f3f3 	udiv	r3, r2, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f001 fb71 	bl	8003c06 <HAL_SYSTICK_Config>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e00e      	b.n	800254c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b0f      	cmp	r3, #15
 8002532:	d80a      	bhi.n	800254a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002534:	2200      	movs	r2, #0
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f001 fb39 	bl	8003bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002540:	4a06      	ldr	r2, [pc, #24]	; (800255c <HAL_InitTick+0x5c>)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	e000      	b.n	800254c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
}
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000000 	.word	0x20000000
 8002558:	20000020 	.word	0x20000020
 800255c:	2000001c 	.word	0x2000001c

08002560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002564:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_IncTick+0x1c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	461a      	mov	r2, r3
 800256a:	4b05      	ldr	r3, [pc, #20]	; (8002580 <HAL_IncTick+0x20>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4413      	add	r3, r2
 8002570:	4a03      	ldr	r2, [pc, #12]	; (8002580 <HAL_IncTick+0x20>)
 8002572:	6013      	str	r3, [r2, #0]
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	20000020 	.word	0x20000020
 8002580:	200003e4 	.word	0x200003e4

08002584 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return uwTick;
 8002588:	4b02      	ldr	r3, [pc, #8]	; (8002594 <HAL_GetTick+0x10>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	200003e4 	.word	0x200003e4

08002598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025a0:	f7ff fff0 	bl	8002584 <HAL_GetTick>
 80025a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b0:	d005      	beq.n	80025be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <HAL_Delay+0x44>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4413      	add	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025be:	bf00      	nop
 80025c0:	f7ff ffe0 	bl	8002584 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d8f7      	bhi.n	80025c0 <HAL_Delay+0x28>
  {
  }
}
 80025d0:	bf00      	nop
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000020 	.word	0x20000020

080025e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e0be      	b.n	8002780 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260c:	2b00      	cmp	r3, #0
 800260e:	d109      	bne.n	8002624 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff fb20 	bl	8001c64 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f000 faff 	bl	8002c28 <ADC_ConversionStop_Disable>
 800262a:	4603      	mov	r3, r0
 800262c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	2b00      	cmp	r3, #0
 8002638:	f040 8099 	bne.w	800276e <HAL_ADC_Init+0x18e>
 800263c:	7dfb      	ldrb	r3, [r7, #23]
 800263e:	2b00      	cmp	r3, #0
 8002640:	f040 8095 	bne.w	800276e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002648:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800264c:	f023 0302 	bic.w	r3, r3, #2
 8002650:	f043 0202 	orr.w	r2, r3, #2
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002660:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	7b1b      	ldrb	r3, [r3, #12]
 8002666:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002668:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	4313      	orrs	r3, r2
 800266e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002678:	d003      	beq.n	8002682 <HAL_ADC_Init+0xa2>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d102      	bne.n	8002688 <HAL_ADC_Init+0xa8>
 8002682:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002686:	e000      	b.n	800268a <HAL_ADC_Init+0xaa>
 8002688:	2300      	movs	r3, #0
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7d1b      	ldrb	r3, [r3, #20]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d119      	bne.n	80026cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	7b1b      	ldrb	r3, [r3, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	3b01      	subs	r3, #1
 80026a6:	035a      	lsls	r2, r3, #13
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	e00b      	b.n	80026cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	430a      	orrs	r2, r1
 80026de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_ADC_Init+0x1a8>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	6812      	ldr	r2, [r2, #0]
 80026ee:	68b9      	ldr	r1, [r7, #8]
 80026f0:	430b      	orrs	r3, r1
 80026f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026fc:	d003      	beq.n	8002706 <HAL_ADC_Init+0x126>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d104      	bne.n	8002710 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	3b01      	subs	r3, #1
 800270c:	051b      	lsls	r3, r3, #20
 800270e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002716:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	430a      	orrs	r2, r1
 8002722:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	4b18      	ldr	r3, [pc, #96]	; (800278c <HAL_ADC_Init+0x1ac>)
 800272c:	4013      	ands	r3, r2
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	429a      	cmp	r2, r3
 8002732:	d10b      	bne.n	800274c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	f043 0201 	orr.w	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800274a:	e018      	b.n	800277e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002750:	f023 0312 	bic.w	r3, r3, #18
 8002754:	f043 0210 	orr.w	r2, r3, #16
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	f043 0201 	orr.w	r2, r3, #1
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800276c:	e007      	b.n	800277e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002772:	f043 0210 	orr.w	r2, r3, #16
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800277e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	ffe1f7fd 	.word	0xffe1f7fd
 800278c:	ff1f0efe 	.word	0xff1f0efe

08002790 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a64      	ldr	r2, [pc, #400]	; (8002938 <HAL_ADC_Start_DMA+0x1a8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d004      	beq.n	80027b4 <HAL_ADC_Start_DMA+0x24>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a63      	ldr	r2, [pc, #396]	; (800293c <HAL_ADC_Start_DMA+0x1ac>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d106      	bne.n	80027c2 <HAL_ADC_Start_DMA+0x32>
 80027b4:	4b60      	ldr	r3, [pc, #384]	; (8002938 <HAL_ADC_Start_DMA+0x1a8>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f040 80b3 	bne.w	8002928 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_ADC_Start_DMA+0x40>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e0ae      	b.n	800292e <HAL_ADC_Start_DMA+0x19e>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f9cb 	bl	8002b74 <ADC_Enable>
 80027de:	4603      	mov	r3, r0
 80027e0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027e2:	7dfb      	ldrb	r3, [r7, #23]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	f040 809a 	bne.w	800291e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027f2:	f023 0301 	bic.w	r3, r3, #1
 80027f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a4e      	ldr	r2, [pc, #312]	; (800293c <HAL_ADC_Start_DMA+0x1ac>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d105      	bne.n	8002814 <HAL_ADC_Start_DMA+0x84>
 8002808:	4b4b      	ldr	r3, [pc, #300]	; (8002938 <HAL_ADC_Start_DMA+0x1a8>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d115      	bne.n	8002840 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002818:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282a:	2b00      	cmp	r3, #0
 800282c:	d026      	beq.n	800287c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002832:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002836:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800283e:	e01d      	b.n	800287c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a39      	ldr	r2, [pc, #228]	; (8002938 <HAL_ADC_Start_DMA+0x1a8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d004      	beq.n	8002860 <HAL_ADC_Start_DMA+0xd0>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a38      	ldr	r2, [pc, #224]	; (800293c <HAL_ADC_Start_DMA+0x1ac>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d10d      	bne.n	800287c <HAL_ADC_Start_DMA+0xec>
 8002860:	4b35      	ldr	r3, [pc, #212]	; (8002938 <HAL_ADC_Start_DMA+0x1a8>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002868:	2b00      	cmp	r3, #0
 800286a:	d007      	beq.n	800287c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002874:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002880:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	f023 0206 	bic.w	r2, r3, #6
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	62da      	str	r2, [r3, #44]	; 0x2c
 8002894:	e002      	b.n	800289c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4a25      	ldr	r2, [pc, #148]	; (8002940 <HAL_ADC_Start_DMA+0x1b0>)
 80028aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	4a24      	ldr	r2, [pc, #144]	; (8002944 <HAL_ADC_Start_DMA+0x1b4>)
 80028b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	4a23      	ldr	r2, [pc, #140]	; (8002948 <HAL_ADC_Start_DMA+0x1b8>)
 80028ba:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0202 	mvn.w	r2, #2
 80028c4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028d4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a18      	ldr	r0, [r3, #32]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	334c      	adds	r3, #76	; 0x4c
 80028e0:	4619      	mov	r1, r3
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f001 f9f5 	bl	8003cd4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80028f4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80028f8:	d108      	bne.n	800290c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002908:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800290a:	e00f      	b.n	800292c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800291a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800291c:	e006      	b.n	800292c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002926:	e001      	b.n	800292c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800292c:	7dfb      	ldrb	r3, [r7, #23]
}
 800292e:	4618      	mov	r0, r3
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40012400 	.word	0x40012400
 800293c:	40012800 	.word	0x40012800
 8002940:	08002cab 	.word	0x08002cab
 8002944:	08002d27 	.word	0x08002d27
 8002948:	08002d43 	.word	0x08002d43

0800294c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr

0800295e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr
	...

08002984 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x20>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e0dc      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1da>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b06      	cmp	r3, #6
 80029b2:	d81c      	bhi.n	80029ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	3b05      	subs	r3, #5
 80029c6:	221f      	movs	r2, #31
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	4019      	ands	r1, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	6818      	ldr	r0, [r3, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	3b05      	subs	r3, #5
 80029e0:	fa00 f203 	lsl.w	r2, r0, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	635a      	str	r2, [r3, #52]	; 0x34
 80029ec:	e03c      	b.n	8002a68 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b0c      	cmp	r3, #12
 80029f4:	d81c      	bhi.n	8002a30 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	3b23      	subs	r3, #35	; 0x23
 8002a08:	221f      	movs	r2, #31
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	4019      	ands	r1, r3
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	3b23      	subs	r3, #35	; 0x23
 8002a22:	fa00 f203 	lsl.w	r2, r0, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	631a      	str	r2, [r3, #48]	; 0x30
 8002a2e:	e01b      	b.n	8002a68 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	3b41      	subs	r3, #65	; 0x41
 8002a42:	221f      	movs	r2, #31
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	4019      	ands	r1, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	3b41      	subs	r3, #65	; 0x41
 8002a5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b09      	cmp	r3, #9
 8002a6e:	d91c      	bls.n	8002aaa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68d9      	ldr	r1, [r3, #12]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4413      	add	r3, r2
 8002a80:	3b1e      	subs	r3, #30
 8002a82:	2207      	movs	r2, #7
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	4019      	ands	r1, r3
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	6898      	ldr	r0, [r3, #8]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	3b1e      	subs	r3, #30
 8002a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	60da      	str	r2, [r3, #12]
 8002aa8:	e019      	b.n	8002ade <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6919      	ldr	r1, [r3, #16]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	4413      	add	r3, r2
 8002aba:	2207      	movs	r2, #7
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	4019      	ands	r1, r3
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	6898      	ldr	r0, [r3, #8]
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4613      	mov	r3, r2
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4413      	add	r3, r2
 8002ad2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b10      	cmp	r3, #16
 8002ae4:	d003      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002aea:	2b11      	cmp	r3, #17
 8002aec:	d132      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a1d      	ldr	r2, [pc, #116]	; (8002b68 <HAL_ADC_ConfigChannel+0x1e4>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d125      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d126      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b14:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b10      	cmp	r3, #16
 8002b1c:	d11a      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b1e:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <HAL_ADC_ConfigChannel+0x1e8>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a13      	ldr	r2, [pc, #76]	; (8002b70 <HAL_ADC_ConfigChannel+0x1ec>)
 8002b24:	fba2 2303 	umull	r2, r3, r2, r3
 8002b28:	0c9a      	lsrs	r2, r3, #18
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b34:	e002      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f9      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x1b2>
 8002b42:	e007      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	f043 0220 	orr.w	r2, r3, #32
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	40012400 	.word	0x40012400
 8002b6c:	20000000 	.word	0x20000000
 8002b70:	431bde83 	.word	0x431bde83

08002b74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d040      	beq.n	8002c14 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f042 0201 	orr.w	r2, r2, #1
 8002ba0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ba2:	4b1f      	ldr	r3, [pc, #124]	; (8002c20 <ADC_Enable+0xac>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a1f      	ldr	r2, [pc, #124]	; (8002c24 <ADC_Enable+0xb0>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	0c9b      	lsrs	r3, r3, #18
 8002bae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bb0:	e002      	b.n	8002bb8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f9      	bne.n	8002bb2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bbe:	f7ff fce1 	bl	8002584 <HAL_GetTick>
 8002bc2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bc4:	e01f      	b.n	8002c06 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bc6:	f7ff fcdd 	bl	8002584 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d918      	bls.n	8002c06 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d011      	beq.n	8002c06 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be6:	f043 0210 	orr.w	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf2:	f043 0201 	orr.w	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e007      	b.n	8002c16 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d1d8      	bne.n	8002bc6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000000 	.word	0x20000000
 8002c24:	431bde83 	.word	0x431bde83

08002c28 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d12e      	bne.n	8002ca0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0201 	bic.w	r2, r2, #1
 8002c50:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c52:	f7ff fc97 	bl	8002584 <HAL_GetTick>
 8002c56:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c58:	e01b      	b.n	8002c92 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c5a:	f7ff fc93 	bl	8002584 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d914      	bls.n	8002c92 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d10d      	bne.n	8002c92 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7a:	f043 0210 	orr.w	r2, r3, #16
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c86:	f043 0201 	orr.w	r2, r3, #1
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e007      	b.n	8002ca2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d0dc      	beq.n	8002c5a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d127      	bne.n	8002d14 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cda:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cde:	d115      	bne.n	8002d0c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d111      	bne.n	8002d0c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d105      	bne.n	8002d0c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	f043 0201 	orr.w	r2, r3, #1
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f7ff fe1d 	bl	800294c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d12:	e004      	b.n	8002d1e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	4798      	blx	r3
}
 8002d1e:	bf00      	nop
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b084      	sub	sp, #16
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f7ff fe12 	bl	800295e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d60:	f043 0204 	orr.w	r2, r3, #4
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f7ff fe01 	bl	8002970 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d6e:	bf00      	nop
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b084      	sub	sp, #16
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0ed      	b.n	8002f64 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d102      	bne.n	8002d9a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7fe ffe5 	bl	8001d64 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 0201 	orr.w	r2, r2, #1
 8002da8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002daa:	f7ff fbeb 	bl	8002584 <HAL_GetTick>
 8002dae:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002db0:	e012      	b.n	8002dd8 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002db2:	f7ff fbe7 	bl	8002584 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b0a      	cmp	r3, #10
 8002dbe:	d90b      	bls.n	8002dd8 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2205      	movs	r2, #5
 8002dd0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e0c5      	b.n	8002f64 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0e5      	beq.n	8002db2 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0202 	bic.w	r2, r2, #2
 8002df4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df6:	f7ff fbc5 	bl	8002584 <HAL_GetTick>
 8002dfa:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dfc:	e012      	b.n	8002e24 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002dfe:	f7ff fbc1 	bl	8002584 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b0a      	cmp	r3, #10
 8002e0a:	d90b      	bls.n	8002e24 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2205      	movs	r2, #5
 8002e1c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e09f      	b.n	8002f64 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1e5      	bne.n	8002dfe <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	7e1b      	ldrb	r3, [r3, #24]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d108      	bne.n	8002e4c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	e007      	b.n	8002e5c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	7e5b      	ldrb	r3, [r3, #25]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d108      	bne.n	8002e76 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	e007      	b.n	8002e86 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7e9b      	ldrb	r3, [r3, #26]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d108      	bne.n	8002ea0 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0220 	orr.w	r2, r2, #32
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	e007      	b.n	8002eb0 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0220 	bic.w	r2, r2, #32
 8002eae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	7edb      	ldrb	r3, [r3, #27]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d108      	bne.n	8002eca <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0210 	bic.w	r2, r2, #16
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	e007      	b.n	8002eda <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0210 	orr.w	r2, r2, #16
 8002ed8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	7f1b      	ldrb	r3, [r3, #28]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d108      	bne.n	8002ef4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f042 0208 	orr.w	r2, r2, #8
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	e007      	b.n	8002f04 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0208 	bic.w	r2, r2, #8
 8002f02:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7f5b      	ldrb	r3, [r3, #29]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d108      	bne.n	8002f1e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0204 	orr.w	r2, r2, #4
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	e007      	b.n	8002f2e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 0204 	bic.w	r2, r2, #4
 8002f2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689a      	ldr	r2, [r3, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	ea42 0103 	orr.w	r1, r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	1e5a      	subs	r2, r3, #1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b087      	sub	sp, #28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f82:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d003      	beq.n	8002f92 <HAL_CAN_ConfigFilter+0x26>
 8002f8a:	7cfb      	ldrb	r3, [r7, #19]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	f040 80aa 	bne.w	80030e6 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f98:	f043 0201 	orr.w	r2, r3, #1
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	2201      	movs	r2, #1
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	401a      	ands	r2, r3
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d123      	bne.n	8003014 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	3248      	adds	r2, #72	; 0x48
 8002ff4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003008:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800300a:	6979      	ldr	r1, [r7, #20]
 800300c:	3348      	adds	r3, #72	; 0x48
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	440b      	add	r3, r1
 8003012:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d122      	bne.n	8003062 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	431a      	orrs	r2, r3
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800303c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	3248      	adds	r2, #72	; 0x48
 8003042:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003056:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003058:	6979      	ldr	r1, [r7, #20]
 800305a:	3348      	adds	r3, #72	; 0x48
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	440b      	add	r3, r1
 8003060:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	43db      	mvns	r3, r3
 8003074:	401a      	ands	r2, r3
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800307c:	e007      	b.n	800308e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	431a      	orrs	r2, r3
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d109      	bne.n	80030aa <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	43db      	mvns	r3, r3
 80030a0:	401a      	ands	r2, r3
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80030a8:	e007      	b.n	80030ba <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d107      	bne.n	80030d2 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030d8:	f023 0201 	bic.w	r2, r3, #1
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e006      	b.n	80030f4 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
  }
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	371c      	adds	r7, #28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 3020 	ldrb.w	r3, [r3, #32]
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d12e      	bne.n	8003170 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2202      	movs	r2, #2
 8003116:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0201 	bic.w	r2, r2, #1
 8003128:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800312a:	f7ff fa2b 	bl	8002584 <HAL_GetTick>
 800312e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003130:	e012      	b.n	8003158 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003132:	f7ff fa27 	bl	8002584 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b0a      	cmp	r3, #10
 800313e:	d90b      	bls.n	8003158 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2205      	movs	r2, #5
 8003150:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e012      	b.n	800317e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e5      	bne.n	8003132 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	e006      	b.n	800317e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003186:	b480      	push	{r7}
 8003188:	b089      	sub	sp, #36	; 0x24
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800319a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80031a4:	7ffb      	ldrb	r3, [r7, #31]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d003      	beq.n	80031b2 <HAL_CAN_AddTxMessage+0x2c>
 80031aa:	7ffb      	ldrb	r3, [r7, #31]
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	f040 80b8 	bne.w	8003322 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d105      	bne.n	80031d2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80a0 	beq.w	8003312 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	0e1b      	lsrs	r3, r3, #24
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d907      	bls.n	80031f2 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e09e      	b.n	8003330 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80031f2:	2201      	movs	r2, #1
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	409a      	lsls	r2, r3
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10d      	bne.n	8003220 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800320e:	68f9      	ldr	r1, [r7, #12]
 8003210:	6809      	ldr	r1, [r1, #0]
 8003212:	431a      	orrs	r2, r3
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	3318      	adds	r3, #24
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	440b      	add	r3, r1
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	e00f      	b.n	8003240 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800322a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003230:	68f9      	ldr	r1, [r7, #12]
 8003232:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003234:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	3318      	adds	r3, #24
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	440b      	add	r3, r1
 800323e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6819      	ldr	r1, [r3, #0]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3318      	adds	r3, #24
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	440b      	add	r3, r1
 8003250:	3304      	adds	r3, #4
 8003252:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	7d1b      	ldrb	r3, [r3, #20]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d111      	bne.n	8003280 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	3318      	adds	r3, #24
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	4413      	add	r3, r2
 8003268:	3304      	adds	r3, #4
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	6811      	ldr	r1, [r2, #0]
 8003270:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	3318      	adds	r3, #24
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	440b      	add	r3, r1
 800327c:	3304      	adds	r3, #4
 800327e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3307      	adds	r3, #7
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	061a      	lsls	r2, r3, #24
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3306      	adds	r3, #6
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	041b      	lsls	r3, r3, #16
 8003290:	431a      	orrs	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3305      	adds	r3, #5
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	4313      	orrs	r3, r2
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	3204      	adds	r2, #4
 80032a0:	7812      	ldrb	r2, [r2, #0]
 80032a2:	4610      	mov	r0, r2
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	6811      	ldr	r1, [r2, #0]
 80032a8:	ea43 0200 	orr.w	r2, r3, r0
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	011b      	lsls	r3, r3, #4
 80032b0:	440b      	add	r3, r1
 80032b2:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80032b6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3303      	adds	r3, #3
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	061a      	lsls	r2, r3, #24
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3302      	adds	r3, #2
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	041b      	lsls	r3, r3, #16
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3301      	adds	r3, #1
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	021b      	lsls	r3, r3, #8
 80032d2:	4313      	orrs	r3, r2
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	7812      	ldrb	r2, [r2, #0]
 80032d8:	4610      	mov	r0, r2
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	6811      	ldr	r1, [r2, #0]
 80032de:	ea43 0200 	orr.w	r2, r3, r0
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	440b      	add	r3, r1
 80032e8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80032ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3318      	adds	r3, #24
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	4413      	add	r3, r2
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	6811      	ldr	r1, [r2, #0]
 8003300:	f043 0201 	orr.w	r2, r3, #1
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	3318      	adds	r3, #24
 8003308:	011b      	lsls	r3, r3, #4
 800330a:	440b      	add	r3, r1
 800330c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	e00e      	b.n	8003330 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e006      	b.n	8003330 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
  }
}
 8003330:	4618      	mov	r0, r3
 8003332:	3724      	adds	r7, #36	; 0x24
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr

0800333a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800333a:	b480      	push	{r7}
 800333c:	b087      	sub	sp, #28
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800334e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003350:	7dfb      	ldrb	r3, [r7, #23]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d003      	beq.n	800335e <HAL_CAN_GetRxMessage+0x24>
 8003356:	7dfb      	ldrb	r3, [r7, #23]
 8003358:	2b02      	cmp	r3, #2
 800335a:	f040 80f3 	bne.w	8003544 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10e      	bne.n	8003382 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d116      	bne.n	80033a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e0e7      	b.n	8003552 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	f003 0303 	and.w	r3, r3, #3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d107      	bne.n	80033a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0d8      	b.n	8003552 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	331b      	adds	r3, #27
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	4413      	add	r3, r2
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0204 	and.w	r2, r3, #4
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10c      	bne.n	80033d8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	331b      	adds	r3, #27
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	4413      	add	r3, r2
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	0d5b      	lsrs	r3, r3, #21
 80033ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e00b      	b.n	80033f0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	331b      	adds	r3, #27
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	4413      	add	r3, r2
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	08db      	lsrs	r3, r3, #3
 80033e8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	331b      	adds	r3, #27
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	4413      	add	r3, r2
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0202 	and.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	331b      	adds	r3, #27
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	4413      	add	r3, r2
 8003412:	3304      	adds	r3, #4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 020f 	and.w	r2, r3, #15
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	331b      	adds	r3, #27
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	4413      	add	r3, r2
 800342a:	3304      	adds	r3, #4
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	0a1b      	lsrs	r3, r3, #8
 8003430:	b2da      	uxtb	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	331b      	adds	r3, #27
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	4413      	add	r3, r2
 8003442:	3304      	adds	r3, #4
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	b29a      	uxth	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	4413      	add	r3, r2
 8003458:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	4413      	add	r3, r2
 800346e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	0a1a      	lsrs	r2, r3, #8
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	3301      	adds	r3, #1
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	4413      	add	r3, r2
 8003488:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	0c1a      	lsrs	r2, r3, #16
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	3302      	adds	r3, #2
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	4413      	add	r3, r2
 80034a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	0e1a      	lsrs	r2, r3, #24
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	3303      	adds	r3, #3
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	3304      	adds	r3, #4
 80034c6:	b2d2      	uxtb	r2, r2
 80034c8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	0a1a      	lsrs	r2, r3, #8
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	3305      	adds	r3, #5
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	4413      	add	r3, r2
 80034ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	0c1a      	lsrs	r2, r3, #16
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	3306      	adds	r3, #6
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	011b      	lsls	r3, r3, #4
 8003506:	4413      	add	r3, r2
 8003508:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	0e1a      	lsrs	r2, r3, #24
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	3307      	adds	r3, #7
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d108      	bne.n	8003530 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0220 	orr.w	r2, r2, #32
 800352c:	60da      	str	r2, [r3, #12]
 800352e:	e007      	b.n	8003540 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0220 	orr.w	r2, r2, #32
 800353e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003540:	2300      	movs	r3, #0
 8003542:	e006      	b.n	8003552 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
  }
}
 8003552:	4618      	mov	r0, r3
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800356c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d002      	beq.n	800357a <HAL_CAN_ActivateNotification+0x1e>
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	2b02      	cmp	r3, #2
 8003578:	d109      	bne.n	800358e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6959      	ldr	r1, [r3, #20]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e006      	b.n	800359c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
  }
}
 800359c:	4618      	mov	r0, r3
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr

080035a6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b08a      	sub	sp, #40	; 0x28
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80035ae:	2300      	movs	r3, #0
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d07c      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d023      	beq.n	800363e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2201      	movs	r2, #1
 80035fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d003      	beq.n	8003610 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f983 	bl	8003914 <HAL_CAN_TxMailbox0CompleteCallback>
 800360e:	e016      	b.n	800363e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	f003 0304 	and.w	r3, r3, #4
 8003616:	2b00      	cmp	r3, #0
 8003618:	d004      	beq.n	8003624 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
 8003622:	e00c      	b.n	800363e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d004      	beq.n	8003638 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003634:	627b      	str	r3, [r7, #36]	; 0x24
 8003636:	e002      	b.n	800363e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f986 	bl	800394a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003644:	2b00      	cmp	r3, #0
 8003646:	d024      	beq.n	8003692 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003650:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f000 f962 	bl	8003926 <HAL_CAN_TxMailbox1CompleteCallback>
 8003662:	e016      	b.n	8003692 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800366a:	2b00      	cmp	r3, #0
 800366c:	d004      	beq.n	8003678 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
 8003676:	e00c      	b.n	8003692 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800367e:	2b00      	cmp	r3, #0
 8003680:	d004      	beq.n	800368c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
 800368a:	e002      	b.n	8003692 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 f965 	bl	800395c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d024      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80036a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f941 	bl	8003938 <HAL_CAN_TxMailbox2CompleteCallback>
 80036b6:	e016      	b.n	80036e6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d004      	beq.n	80036cc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036c8:	627b      	str	r3, [r7, #36]	; 0x24
 80036ca:	e00c      	b.n	80036e6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d004      	beq.n	80036e0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
 80036de:	e002      	b.n	80036e6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f944 	bl	800396e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00c      	beq.n	800370a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f003 0310 	and.w	r3, r3, #16
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80036fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003700:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2210      	movs	r2, #16
 8003708:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d006      	beq.n	800372c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2208      	movs	r2, #8
 8003724:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 f92a 	bl	8003980 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7fe fe6f 	bl	8002428 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00c      	beq.n	800376e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003764:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2210      	movs	r2, #16
 800376c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	f003 0320 	and.w	r3, r3, #32
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00b      	beq.n	8003790 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d006      	beq.n	8003790 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2208      	movs	r2, #8
 8003788:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f90a 	bl	80039a4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	f003 0310 	and.w	r3, r3, #16
 8003796:	2b00      	cmp	r3, #0
 8003798:	d009      	beq.n	80037ae <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	f003 0303 	and.w	r3, r3, #3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 f8f2 	bl	8003992 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80037ae:	6a3b      	ldr	r3, [r7, #32]
 80037b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00b      	beq.n	80037d0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d006      	beq.n	80037d0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2210      	movs	r2, #16
 80037c8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f8f3 	bl	80039b6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00b      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d006      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2208      	movs	r2, #8
 80037ea:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f8eb 	bl	80039c8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d07b      	beq.n	80038f4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b00      	cmp	r3, #0
 8003804:	d072      	beq.n	80038ec <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	f043 0302 	orr.w	r3, r3, #2
 800383c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800383e:	6a3b      	ldr	r3, [r7, #32]
 8003840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003844:	2b00      	cmp	r3, #0
 8003846:	d008      	beq.n	800385a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003854:	f043 0304 	orr.w	r3, r3, #4
 8003858:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800385a:	6a3b      	ldr	r3, [r7, #32]
 800385c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003860:	2b00      	cmp	r3, #0
 8003862:	d043      	beq.n	80038ec <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800386a:	2b00      	cmp	r3, #0
 800386c:	d03e      	beq.n	80038ec <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003874:	2b60      	cmp	r3, #96	; 0x60
 8003876:	d02b      	beq.n	80038d0 <HAL_CAN_IRQHandler+0x32a>
 8003878:	2b60      	cmp	r3, #96	; 0x60
 800387a:	d82e      	bhi.n	80038da <HAL_CAN_IRQHandler+0x334>
 800387c:	2b50      	cmp	r3, #80	; 0x50
 800387e:	d022      	beq.n	80038c6 <HAL_CAN_IRQHandler+0x320>
 8003880:	2b50      	cmp	r3, #80	; 0x50
 8003882:	d82a      	bhi.n	80038da <HAL_CAN_IRQHandler+0x334>
 8003884:	2b40      	cmp	r3, #64	; 0x40
 8003886:	d019      	beq.n	80038bc <HAL_CAN_IRQHandler+0x316>
 8003888:	2b40      	cmp	r3, #64	; 0x40
 800388a:	d826      	bhi.n	80038da <HAL_CAN_IRQHandler+0x334>
 800388c:	2b30      	cmp	r3, #48	; 0x30
 800388e:	d010      	beq.n	80038b2 <HAL_CAN_IRQHandler+0x30c>
 8003890:	2b30      	cmp	r3, #48	; 0x30
 8003892:	d822      	bhi.n	80038da <HAL_CAN_IRQHandler+0x334>
 8003894:	2b10      	cmp	r3, #16
 8003896:	d002      	beq.n	800389e <HAL_CAN_IRQHandler+0x2f8>
 8003898:	2b20      	cmp	r3, #32
 800389a:	d005      	beq.n	80038a8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800389c:	e01d      	b.n	80038da <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	f043 0308 	orr.w	r3, r3, #8
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038a6:	e019      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	f043 0310 	orr.w	r3, r3, #16
 80038ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038b0:	e014      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80038b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b4:	f043 0320 	orr.w	r3, r3, #32
 80038b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038ba:	e00f      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038c4:	e00a      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038ce:	e005      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80038d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80038d8:	e000      	b.n	80038dc <HAL_CAN_IRQHandler+0x336>
            break;
 80038da:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699a      	ldr	r2, [r3, #24]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038ea:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2204      	movs	r2, #4
 80038f2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80038f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d008      	beq.n	800390c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f867 	bl	80039da <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800390c:	bf00      	nop
 800390e:	3728      	adds	r7, #40	; 0x28
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr

0800394a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	bc80      	pop	{r7}
 800396c:	4770      	bx	lr

0800396e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr

08003980 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr

08003992 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003992:	b480      	push	{r7}
 8003994:	b083      	sub	sp, #12
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr

080039a4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr

080039b6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b083      	sub	sp, #12
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80039be:	bf00      	nop
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bc80      	pop	{r7}
 80039c6:	4770      	bx	lr

080039c8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr

080039da <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bc80      	pop	{r7}
 80039ea:	4770      	bx	lr

080039ec <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr
	...

08003a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <__NVIC_SetPriorityGrouping+0x44>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a20:	4013      	ands	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a36:	4a04      	ldr	r2, [pc, #16]	; (8003a48 <__NVIC_SetPriorityGrouping+0x44>)
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	60d3      	str	r3, [r2, #12]
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	e000ed00 	.word	0xe000ed00

08003a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a50:	4b04      	ldr	r3, [pc, #16]	; (8003a64 <__NVIC_GetPriorityGrouping+0x18>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	0a1b      	lsrs	r3, r3, #8
 8003a56:	f003 0307 	and.w	r3, r3, #7
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	4603      	mov	r3, r0
 8003a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	db0b      	blt.n	8003a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	f003 021f 	and.w	r2, r3, #31
 8003a80:	4906      	ldr	r1, [pc, #24]	; (8003a9c <__NVIC_EnableIRQ+0x34>)
 8003a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a86:	095b      	lsrs	r3, r3, #5
 8003a88:	2001      	movs	r0, #1
 8003a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr
 8003a9c:	e000e100 	.word	0xe000e100

08003aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	6039      	str	r1, [r7, #0]
 8003aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	db0a      	blt.n	8003aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	490c      	ldr	r1, [pc, #48]	; (8003aec <__NVIC_SetPriority+0x4c>)
 8003aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abe:	0112      	lsls	r2, r2, #4
 8003ac0:	b2d2      	uxtb	r2, r2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ac8:	e00a      	b.n	8003ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	4908      	ldr	r1, [pc, #32]	; (8003af0 <__NVIC_SetPriority+0x50>)
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	3b04      	subs	r3, #4
 8003ad8:	0112      	lsls	r2, r2, #4
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	440b      	add	r3, r1
 8003ade:	761a      	strb	r2, [r3, #24]
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	e000e100 	.word	0xe000e100
 8003af0:	e000ed00 	.word	0xe000ed00

08003af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b089      	sub	sp, #36	; 0x24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f1c3 0307 	rsb	r3, r3, #7
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	bf28      	it	cs
 8003b12:	2304      	movcs	r3, #4
 8003b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	2b06      	cmp	r3, #6
 8003b1c:	d902      	bls.n	8003b24 <NVIC_EncodePriority+0x30>
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	3b03      	subs	r3, #3
 8003b22:	e000      	b.n	8003b26 <NVIC_EncodePriority+0x32>
 8003b24:	2300      	movs	r3, #0
 8003b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	f04f 32ff 	mov.w	r2, #4294967295
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43da      	mvns	r2, r3
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	401a      	ands	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	fa01 f303 	lsl.w	r3, r1, r3
 8003b46:	43d9      	mvns	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b4c:	4313      	orrs	r3, r2
         );
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3724      	adds	r7, #36	; 0x24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr

08003b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3b01      	subs	r3, #1
 8003b64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b68:	d301      	bcc.n	8003b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e00f      	b.n	8003b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b6e:	4a0a      	ldr	r2, [pc, #40]	; (8003b98 <SysTick_Config+0x40>)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3b01      	subs	r3, #1
 8003b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b76:	210f      	movs	r1, #15
 8003b78:	f04f 30ff 	mov.w	r0, #4294967295
 8003b7c:	f7ff ff90 	bl	8003aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b80:	4b05      	ldr	r3, [pc, #20]	; (8003b98 <SysTick_Config+0x40>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b86:	4b04      	ldr	r3, [pc, #16]	; (8003b98 <SysTick_Config+0x40>)
 8003b88:	2207      	movs	r2, #7
 8003b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	e000e010 	.word	0xe000e010

08003b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f7ff ff2d 	bl	8003a04 <__NVIC_SetPriorityGrouping>
}
 8003baa:	bf00      	nop
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b086      	sub	sp, #24
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	4603      	mov	r3, r0
 8003bba:	60b9      	str	r1, [r7, #8]
 8003bbc:	607a      	str	r2, [r7, #4]
 8003bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bc4:	f7ff ff42 	bl	8003a4c <__NVIC_GetPriorityGrouping>
 8003bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	68b9      	ldr	r1, [r7, #8]
 8003bce:	6978      	ldr	r0, [r7, #20]
 8003bd0:	f7ff ff90 	bl	8003af4 <NVIC_EncodePriority>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bda:	4611      	mov	r1, r2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff ff5f 	bl	8003aa0 <__NVIC_SetPriority>
}
 8003be2:	bf00      	nop
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff ff35 	bl	8003a68 <__NVIC_EnableIRQ>
}
 8003bfe:	bf00      	nop
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff ffa2 	bl	8003b58 <SysTick_Config>
 8003c14:	4603      	mov	r3, r0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e043      	b.n	8003cbe <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4b22      	ldr	r3, [pc, #136]	; (8003cc8 <HAL_DMA_Init+0xa8>)
 8003c3e:	4413      	add	r3, r2
 8003c40:	4a22      	ldr	r2, [pc, #136]	; (8003ccc <HAL_DMA_Init+0xac>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	091b      	lsrs	r3, r3, #4
 8003c48:	009a      	lsls	r2, r3, #2
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a1f      	ldr	r2, [pc, #124]	; (8003cd0 <HAL_DMA_Init+0xb0>)
 8003c52:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c6a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr
 8003cc8:	bffdfff8 	.word	0xbffdfff8
 8003ccc:	cccccccd 	.word	0xcccccccd
 8003cd0:	40020000 	.word	0x40020000

08003cd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <HAL_DMA_Start_IT+0x20>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	e04a      	b.n	8003d8a <HAL_DMA_Start_IT+0xb6>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d13a      	bne.n	8003d7c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2202      	movs	r2, #2
 8003d0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f022 0201 	bic.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	68b9      	ldr	r1, [r7, #8]
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 f8e2 	bl	8003ef4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d008      	beq.n	8003d4a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 020e 	orr.w	r2, r2, #14
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	e00f      	b.n	8003d6a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0204 	bic.w	r2, r2, #4
 8003d58:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 020a 	orr.w	r2, r2, #10
 8003d68:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	e005      	b.n	8003d88 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d84:	2302      	movs	r3, #2
 8003d86:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3718      	adds	r7, #24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b085      	sub	sp, #20
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d008      	beq.n	8003dba <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2204      	movs	r2, #4
 8003dac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e020      	b.n	8003dfc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 020e 	bic.w	r2, r2, #14
 8003dc8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 0201 	bic.w	r2, r2, #1
 8003dd8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de2:	2101      	movs	r1, #1
 8003de4:	fa01 f202 	lsl.w	r2, r1, r2
 8003de8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr
	...

08003e08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d005      	beq.n	8003e2a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2204      	movs	r2, #4
 8003e22:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	73fb      	strb	r3, [r7, #15]
 8003e28:	e051      	b.n	8003ece <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 020e 	bic.w	r2, r2, #14
 8003e38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0201 	bic.w	r2, r2, #1
 8003e48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a22      	ldr	r2, [pc, #136]	; (8003ed8 <HAL_DMA_Abort_IT+0xd0>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d029      	beq.n	8003ea8 <HAL_DMA_Abort_IT+0xa0>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a20      	ldr	r2, [pc, #128]	; (8003edc <HAL_DMA_Abort_IT+0xd4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d022      	beq.n	8003ea4 <HAL_DMA_Abort_IT+0x9c>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1f      	ldr	r2, [pc, #124]	; (8003ee0 <HAL_DMA_Abort_IT+0xd8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d01a      	beq.n	8003e9e <HAL_DMA_Abort_IT+0x96>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a1d      	ldr	r2, [pc, #116]	; (8003ee4 <HAL_DMA_Abort_IT+0xdc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d012      	beq.n	8003e98 <HAL_DMA_Abort_IT+0x90>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a1c      	ldr	r2, [pc, #112]	; (8003ee8 <HAL_DMA_Abort_IT+0xe0>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d00a      	beq.n	8003e92 <HAL_DMA_Abort_IT+0x8a>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1a      	ldr	r2, [pc, #104]	; (8003eec <HAL_DMA_Abort_IT+0xe4>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d102      	bne.n	8003e8c <HAL_DMA_Abort_IT+0x84>
 8003e86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e8a:	e00e      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003e8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e90:	e00b      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003e92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e96:	e008      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003e98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e9c:	e005      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003e9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ea2:	e002      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	e000      	b.n	8003eaa <HAL_DMA_Abort_IT+0xa2>
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	4a11      	ldr	r2, [pc, #68]	; (8003ef0 <HAL_DMA_Abort_IT+0xe8>)
 8003eac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	4798      	blx	r3
    } 
  }
  return status;
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40020008 	.word	0x40020008
 8003edc:	4002001c 	.word	0x4002001c
 8003ee0:	40020030 	.word	0x40020030
 8003ee4:	40020044 	.word	0x40020044
 8003ee8:	40020058 	.word	0x40020058
 8003eec:	4002006c 	.word	0x4002006c
 8003ef0:	40020000 	.word	0x40020000

08003ef4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b10      	cmp	r3, #16
 8003f20:	d108      	bne.n	8003f34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f32:	e007      	b.n	8003f44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	60da      	str	r2, [r3, #12]
}
 8003f44:	bf00      	nop
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
	...

08003f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b08b      	sub	sp, #44	; 0x2c
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f62:	e169      	b.n	8004238 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003f64:	2201      	movs	r2, #1
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69fa      	ldr	r2, [r7, #28]
 8003f74:	4013      	ands	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	f040 8158 	bne.w	8004232 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	4a9a      	ldr	r2, [pc, #616]	; (80041f0 <HAL_GPIO_Init+0x2a0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d05e      	beq.n	800404a <HAL_GPIO_Init+0xfa>
 8003f8c:	4a98      	ldr	r2, [pc, #608]	; (80041f0 <HAL_GPIO_Init+0x2a0>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d875      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003f92:	4a98      	ldr	r2, [pc, #608]	; (80041f4 <HAL_GPIO_Init+0x2a4>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d058      	beq.n	800404a <HAL_GPIO_Init+0xfa>
 8003f98:	4a96      	ldr	r2, [pc, #600]	; (80041f4 <HAL_GPIO_Init+0x2a4>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d86f      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003f9e:	4a96      	ldr	r2, [pc, #600]	; (80041f8 <HAL_GPIO_Init+0x2a8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d052      	beq.n	800404a <HAL_GPIO_Init+0xfa>
 8003fa4:	4a94      	ldr	r2, [pc, #592]	; (80041f8 <HAL_GPIO_Init+0x2a8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d869      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003faa:	4a94      	ldr	r2, [pc, #592]	; (80041fc <HAL_GPIO_Init+0x2ac>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d04c      	beq.n	800404a <HAL_GPIO_Init+0xfa>
 8003fb0:	4a92      	ldr	r2, [pc, #584]	; (80041fc <HAL_GPIO_Init+0x2ac>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d863      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003fb6:	4a92      	ldr	r2, [pc, #584]	; (8004200 <HAL_GPIO_Init+0x2b0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d046      	beq.n	800404a <HAL_GPIO_Init+0xfa>
 8003fbc:	4a90      	ldr	r2, [pc, #576]	; (8004200 <HAL_GPIO_Init+0x2b0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d85d      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003fc2:	2b12      	cmp	r3, #18
 8003fc4:	d82a      	bhi.n	800401c <HAL_GPIO_Init+0xcc>
 8003fc6:	2b12      	cmp	r3, #18
 8003fc8:	d859      	bhi.n	800407e <HAL_GPIO_Init+0x12e>
 8003fca:	a201      	add	r2, pc, #4	; (adr r2, 8003fd0 <HAL_GPIO_Init+0x80>)
 8003fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd0:	0800404b 	.word	0x0800404b
 8003fd4:	08004025 	.word	0x08004025
 8003fd8:	08004037 	.word	0x08004037
 8003fdc:	08004079 	.word	0x08004079
 8003fe0:	0800407f 	.word	0x0800407f
 8003fe4:	0800407f 	.word	0x0800407f
 8003fe8:	0800407f 	.word	0x0800407f
 8003fec:	0800407f 	.word	0x0800407f
 8003ff0:	0800407f 	.word	0x0800407f
 8003ff4:	0800407f 	.word	0x0800407f
 8003ff8:	0800407f 	.word	0x0800407f
 8003ffc:	0800407f 	.word	0x0800407f
 8004000:	0800407f 	.word	0x0800407f
 8004004:	0800407f 	.word	0x0800407f
 8004008:	0800407f 	.word	0x0800407f
 800400c:	0800407f 	.word	0x0800407f
 8004010:	0800407f 	.word	0x0800407f
 8004014:	0800402d 	.word	0x0800402d
 8004018:	08004041 	.word	0x08004041
 800401c:	4a79      	ldr	r2, [pc, #484]	; (8004204 <HAL_GPIO_Init+0x2b4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d013      	beq.n	800404a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004022:	e02c      	b.n	800407e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	623b      	str	r3, [r7, #32]
          break;
 800402a:	e029      	b.n	8004080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	3304      	adds	r3, #4
 8004032:	623b      	str	r3, [r7, #32]
          break;
 8004034:	e024      	b.n	8004080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	3308      	adds	r3, #8
 800403c:	623b      	str	r3, [r7, #32]
          break;
 800403e:	e01f      	b.n	8004080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	330c      	adds	r3, #12
 8004046:	623b      	str	r3, [r7, #32]
          break;
 8004048:	e01a      	b.n	8004080 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d102      	bne.n	8004058 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004052:	2304      	movs	r3, #4
 8004054:	623b      	str	r3, [r7, #32]
          break;
 8004056:	e013      	b.n	8004080 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d105      	bne.n	800406c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004060:	2308      	movs	r3, #8
 8004062:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	69fa      	ldr	r2, [r7, #28]
 8004068:	611a      	str	r2, [r3, #16]
          break;
 800406a:	e009      	b.n	8004080 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800406c:	2308      	movs	r3, #8
 800406e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69fa      	ldr	r2, [r7, #28]
 8004074:	615a      	str	r2, [r3, #20]
          break;
 8004076:	e003      	b.n	8004080 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004078:	2300      	movs	r3, #0
 800407a:	623b      	str	r3, [r7, #32]
          break;
 800407c:	e000      	b.n	8004080 <HAL_GPIO_Init+0x130>
          break;
 800407e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2bff      	cmp	r3, #255	; 0xff
 8004084:	d801      	bhi.n	800408a <HAL_GPIO_Init+0x13a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	e001      	b.n	800408e <HAL_GPIO_Init+0x13e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	3304      	adds	r3, #4
 800408e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	2bff      	cmp	r3, #255	; 0xff
 8004094:	d802      	bhi.n	800409c <HAL_GPIO_Init+0x14c>
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	e002      	b.n	80040a2 <HAL_GPIO_Init+0x152>
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409e:	3b08      	subs	r3, #8
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	210f      	movs	r1, #15
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	fa01 f303 	lsl.w	r3, r1, r3
 80040b0:	43db      	mvns	r3, r3
 80040b2:	401a      	ands	r2, r3
 80040b4:	6a39      	ldr	r1, [r7, #32]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	fa01 f303 	lsl.w	r3, r1, r3
 80040bc:	431a      	orrs	r2, r3
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80b1 	beq.w	8004232 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80040d0:	4b4d      	ldr	r3, [pc, #308]	; (8004208 <HAL_GPIO_Init+0x2b8>)
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	4a4c      	ldr	r2, [pc, #304]	; (8004208 <HAL_GPIO_Init+0x2b8>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6193      	str	r3, [r2, #24]
 80040dc:	4b4a      	ldr	r3, [pc, #296]	; (8004208 <HAL_GPIO_Init+0x2b8>)
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80040e8:	4a48      	ldr	r2, [pc, #288]	; (800420c <HAL_GPIO_Init+0x2bc>)
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	089b      	lsrs	r3, r3, #2
 80040ee:	3302      	adds	r3, #2
 80040f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	220f      	movs	r2, #15
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	4013      	ands	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a40      	ldr	r2, [pc, #256]	; (8004210 <HAL_GPIO_Init+0x2c0>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d013      	beq.n	800413c <HAL_GPIO_Init+0x1ec>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a3f      	ldr	r2, [pc, #252]	; (8004214 <HAL_GPIO_Init+0x2c4>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d00d      	beq.n	8004138 <HAL_GPIO_Init+0x1e8>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a3e      	ldr	r2, [pc, #248]	; (8004218 <HAL_GPIO_Init+0x2c8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d007      	beq.n	8004134 <HAL_GPIO_Init+0x1e4>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a3d      	ldr	r2, [pc, #244]	; (800421c <HAL_GPIO_Init+0x2cc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d101      	bne.n	8004130 <HAL_GPIO_Init+0x1e0>
 800412c:	2303      	movs	r3, #3
 800412e:	e006      	b.n	800413e <HAL_GPIO_Init+0x1ee>
 8004130:	2304      	movs	r3, #4
 8004132:	e004      	b.n	800413e <HAL_GPIO_Init+0x1ee>
 8004134:	2302      	movs	r3, #2
 8004136:	e002      	b.n	800413e <HAL_GPIO_Init+0x1ee>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <HAL_GPIO_Init+0x1ee>
 800413c:	2300      	movs	r3, #0
 800413e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004140:	f002 0203 	and.w	r2, r2, #3
 8004144:	0092      	lsls	r2, r2, #2
 8004146:	4093      	lsls	r3, r2
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	4313      	orrs	r3, r2
 800414c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800414e:	492f      	ldr	r1, [pc, #188]	; (800420c <HAL_GPIO_Init+0x2bc>)
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	089b      	lsrs	r3, r3, #2
 8004154:	3302      	adds	r3, #2
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d006      	beq.n	8004176 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004168:	4b2d      	ldr	r3, [pc, #180]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	492c      	ldr	r1, [pc, #176]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]
 8004174:	e006      	b.n	8004184 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004176:	4b2a      	ldr	r3, [pc, #168]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	43db      	mvns	r3, r3
 800417e:	4928      	ldr	r1, [pc, #160]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 8004180:	4013      	ands	r3, r2
 8004182:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d006      	beq.n	800419e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004190:	4b23      	ldr	r3, [pc, #140]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	4922      	ldr	r1, [pc, #136]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	4313      	orrs	r3, r2
 800419a:	604b      	str	r3, [r1, #4]
 800419c:	e006      	b.n	80041ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800419e:	4b20      	ldr	r3, [pc, #128]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	43db      	mvns	r3, r3
 80041a6:	491e      	ldr	r1, [pc, #120]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d006      	beq.n	80041c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80041b8:	4b19      	ldr	r3, [pc, #100]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	4918      	ldr	r1, [pc, #96]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	608b      	str	r3, [r1, #8]
 80041c4:	e006      	b.n	80041d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80041c6:	4b16      	ldr	r3, [pc, #88]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	4914      	ldr	r1, [pc, #80]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041d0:	4013      	ands	r3, r2
 80041d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d021      	beq.n	8004224 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80041e0:	4b0f      	ldr	r3, [pc, #60]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	490e      	ldr	r1, [pc, #56]	; (8004220 <HAL_GPIO_Init+0x2d0>)
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60cb      	str	r3, [r1, #12]
 80041ec:	e021      	b.n	8004232 <HAL_GPIO_Init+0x2e2>
 80041ee:	bf00      	nop
 80041f0:	10320000 	.word	0x10320000
 80041f4:	10310000 	.word	0x10310000
 80041f8:	10220000 	.word	0x10220000
 80041fc:	10210000 	.word	0x10210000
 8004200:	10120000 	.word	0x10120000
 8004204:	10110000 	.word	0x10110000
 8004208:	40021000 	.word	0x40021000
 800420c:	40010000 	.word	0x40010000
 8004210:	40010800 	.word	0x40010800
 8004214:	40010c00 	.word	0x40010c00
 8004218:	40011000 	.word	0x40011000
 800421c:	40011400 	.word	0x40011400
 8004220:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004224:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <HAL_GPIO_Init+0x304>)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	43db      	mvns	r3, r3
 800422c:	4909      	ldr	r1, [pc, #36]	; (8004254 <HAL_GPIO_Init+0x304>)
 800422e:	4013      	ands	r3, r2
 8004230:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	3301      	adds	r3, #1
 8004236:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423e:	fa22 f303 	lsr.w	r3, r2, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	f47f ae8e 	bne.w	8003f64 <HAL_GPIO_Init+0x14>
  }
}
 8004248:	bf00      	nop
 800424a:	bf00      	nop
 800424c:	372c      	adds	r7, #44	; 0x2c
 800424e:	46bd      	mov	sp, r7
 8004250:	bc80      	pop	{r7}
 8004252:	4770      	bx	lr
 8004254:	40010400 	.word	0x40010400

08004258 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004258:	b480      	push	{r7}
 800425a:	b085      	sub	sp, #20
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	460b      	mov	r3, r1
 8004262:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	887b      	ldrh	r3, [r7, #2]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004270:	2301      	movs	r3, #1
 8004272:	73fb      	strb	r3, [r7, #15]
 8004274:	e001      	b.n	800427a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004276:	2300      	movs	r3, #0
 8004278:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800427a:	7bfb      	ldrb	r3, [r7, #15]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr

08004286 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	460b      	mov	r3, r1
 8004290:	807b      	strh	r3, [r7, #2]
 8004292:	4613      	mov	r3, r2
 8004294:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004296:	787b      	ldrb	r3, [r7, #1]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800429c:	887a      	ldrh	r2, [r7, #2]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042a2:	e003      	b.n	80042ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042a4:	887b      	ldrh	r3, [r7, #2]
 80042a6:	041a      	lsls	r2, r3, #16
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	611a      	str	r2, [r3, #16]
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr

080042b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b085      	sub	sp, #20
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
 80042be:	460b      	mov	r3, r1
 80042c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042c8:	887a      	ldrh	r2, [r7, #2]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4013      	ands	r3, r2
 80042ce:	041a      	lsls	r2, r3, #16
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	43d9      	mvns	r1, r3
 80042d4:	887b      	ldrh	r3, [r7, #2]
 80042d6:	400b      	ands	r3, r1
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	611a      	str	r2, [r3, #16]
}
 80042de:	bf00      	nop
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042f2:	4b08      	ldr	r3, [pc, #32]	; (8004314 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042f4:	695a      	ldr	r2, [r3, #20]
 80042f6:	88fb      	ldrh	r3, [r7, #6]
 80042f8:	4013      	ands	r3, r2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d006      	beq.n	800430c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042fe:	4a05      	ldr	r2, [pc, #20]	; (8004314 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004300:	88fb      	ldrh	r3, [r7, #6]
 8004302:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004304:	88fb      	ldrh	r3, [r7, #6]
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe f80e 	bl	8002328 <HAL_GPIO_EXTI_Callback>
  }
}
 800430c:	bf00      	nop
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40010400 	.word	0x40010400

08004318 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e12b      	b.n	8004582 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d106      	bne.n	8004344 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fd fd78 	bl	8001e34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2224      	movs	r2, #36	; 0x24
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f022 0201 	bic.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800436a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800437a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800437c:	f000 fce4 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 8004380:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	4a81      	ldr	r2, [pc, #516]	; (800458c <HAL_I2C_Init+0x274>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d807      	bhi.n	800439c <HAL_I2C_Init+0x84>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4a80      	ldr	r2, [pc, #512]	; (8004590 <HAL_I2C_Init+0x278>)
 8004390:	4293      	cmp	r3, r2
 8004392:	bf94      	ite	ls
 8004394:	2301      	movls	r3, #1
 8004396:	2300      	movhi	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	e006      	b.n	80043aa <HAL_I2C_Init+0x92>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4a7d      	ldr	r2, [pc, #500]	; (8004594 <HAL_I2C_Init+0x27c>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	bf94      	ite	ls
 80043a4:	2301      	movls	r3, #1
 80043a6:	2300      	movhi	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e0e7      	b.n	8004582 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4a78      	ldr	r2, [pc, #480]	; (8004598 <HAL_I2C_Init+0x280>)
 80043b6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ba:	0c9b      	lsrs	r3, r3, #18
 80043bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4a6a      	ldr	r2, [pc, #424]	; (800458c <HAL_I2C_Init+0x274>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d802      	bhi.n	80043ec <HAL_I2C_Init+0xd4>
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	3301      	adds	r3, #1
 80043ea:	e009      	b.n	8004400 <HAL_I2C_Init+0xe8>
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	4a69      	ldr	r2, [pc, #420]	; (800459c <HAL_I2C_Init+0x284>)
 80043f8:	fba2 2303 	umull	r2, r3, r2, r3
 80043fc:	099b      	lsrs	r3, r3, #6
 80043fe:	3301      	adds	r3, #1
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	430b      	orrs	r3, r1
 8004406:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004412:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	495c      	ldr	r1, [pc, #368]	; (800458c <HAL_I2C_Init+0x274>)
 800441c:	428b      	cmp	r3, r1
 800441e:	d819      	bhi.n	8004454 <HAL_I2C_Init+0x13c>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	1e59      	subs	r1, r3, #1
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	fbb1 f3f3 	udiv	r3, r1, r3
 800442e:	1c59      	adds	r1, r3, #1
 8004430:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004434:	400b      	ands	r3, r1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_I2C_Init+0x138>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	1e59      	subs	r1, r3, #1
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	fbb1 f3f3 	udiv	r3, r1, r3
 8004448:	3301      	adds	r3, #1
 800444a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800444e:	e051      	b.n	80044f4 <HAL_I2C_Init+0x1dc>
 8004450:	2304      	movs	r3, #4
 8004452:	e04f      	b.n	80044f4 <HAL_I2C_Init+0x1dc>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d111      	bne.n	8004480 <HAL_I2C_Init+0x168>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	1e58      	subs	r0, r3, #1
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6859      	ldr	r1, [r3, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	440b      	add	r3, r1
 800446a:	fbb0 f3f3 	udiv	r3, r0, r3
 800446e:	3301      	adds	r3, #1
 8004470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004474:	2b00      	cmp	r3, #0
 8004476:	bf0c      	ite	eq
 8004478:	2301      	moveq	r3, #1
 800447a:	2300      	movne	r3, #0
 800447c:	b2db      	uxtb	r3, r3
 800447e:	e012      	b.n	80044a6 <HAL_I2C_Init+0x18e>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	1e58      	subs	r0, r3, #1
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6859      	ldr	r1, [r3, #4]
 8004488:	460b      	mov	r3, r1
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	0099      	lsls	r1, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	fbb0 f3f3 	udiv	r3, r0, r3
 8004496:	3301      	adds	r3, #1
 8004498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800449c:	2b00      	cmp	r3, #0
 800449e:	bf0c      	ite	eq
 80044a0:	2301      	moveq	r3, #1
 80044a2:	2300      	movne	r3, #0
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <HAL_I2C_Init+0x196>
 80044aa:	2301      	movs	r3, #1
 80044ac:	e022      	b.n	80044f4 <HAL_I2C_Init+0x1dc>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10e      	bne.n	80044d4 <HAL_I2C_Init+0x1bc>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1e58      	subs	r0, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6859      	ldr	r1, [r3, #4]
 80044be:	460b      	mov	r3, r1
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	440b      	add	r3, r1
 80044c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80044c8:	3301      	adds	r3, #1
 80044ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044d2:	e00f      	b.n	80044f4 <HAL_I2C_Init+0x1dc>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	1e58      	subs	r0, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6859      	ldr	r1, [r3, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	0099      	lsls	r1, r3, #2
 80044e4:	440b      	add	r3, r1
 80044e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044ea:	3301      	adds	r3, #1
 80044ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044f4:	6879      	ldr	r1, [r7, #4]
 80044f6:	6809      	ldr	r1, [r1, #0]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69da      	ldr	r2, [r3, #28]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004522:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6911      	ldr	r1, [r2, #16]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	68d2      	ldr	r2, [r2, #12]
 800452e:	4311      	orrs	r1, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	430b      	orrs	r3, r1
 8004536:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0201 	orr.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2220      	movs	r2, #32
 800456e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	000186a0 	.word	0x000186a0
 8004590:	001e847f 	.word	0x001e847f
 8004594:	003d08ff 	.word	0x003d08ff
 8004598:	431bde83 	.word	0x431bde83
 800459c:	10624dd3 	.word	0x10624dd3

080045a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e272      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 8087 	beq.w	80046ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045c0:	4b92      	ldr	r3, [pc, #584]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f003 030c 	and.w	r3, r3, #12
 80045c8:	2b04      	cmp	r3, #4
 80045ca:	d00c      	beq.n	80045e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045cc:	4b8f      	ldr	r3, [pc, #572]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f003 030c 	and.w	r3, r3, #12
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d112      	bne.n	80045fe <HAL_RCC_OscConfig+0x5e>
 80045d8:	4b8c      	ldr	r3, [pc, #560]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e4:	d10b      	bne.n	80045fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e6:	4b89      	ldr	r3, [pc, #548]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d06c      	beq.n	80046cc <HAL_RCC_OscConfig+0x12c>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d168      	bne.n	80046cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e24c      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004606:	d106      	bne.n	8004616 <HAL_RCC_OscConfig+0x76>
 8004608:	4b80      	ldr	r3, [pc, #512]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a7f      	ldr	r2, [pc, #508]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800460e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004612:	6013      	str	r3, [r2, #0]
 8004614:	e02e      	b.n	8004674 <HAL_RCC_OscConfig+0xd4>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10c      	bne.n	8004638 <HAL_RCC_OscConfig+0x98>
 800461e:	4b7b      	ldr	r3, [pc, #492]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a7a      	ldr	r2, [pc, #488]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	4b78      	ldr	r3, [pc, #480]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a77      	ldr	r2, [pc, #476]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004630:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	e01d      	b.n	8004674 <HAL_RCC_OscConfig+0xd4>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004640:	d10c      	bne.n	800465c <HAL_RCC_OscConfig+0xbc>
 8004642:	4b72      	ldr	r3, [pc, #456]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a71      	ldr	r2, [pc, #452]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	4b6f      	ldr	r3, [pc, #444]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a6e      	ldr	r2, [pc, #440]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	e00b      	b.n	8004674 <HAL_RCC_OscConfig+0xd4>
 800465c:	4b6b      	ldr	r3, [pc, #428]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a6a      	ldr	r2, [pc, #424]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	4b68      	ldr	r3, [pc, #416]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a67      	ldr	r2, [pc, #412]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 800466e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004672:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d013      	beq.n	80046a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467c:	f7fd ff82 	bl	8002584 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	e008      	b.n	8004696 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004684:	f7fd ff7e 	bl	8002584 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b64      	cmp	r3, #100	; 0x64
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e200      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004696:	4b5d      	ldr	r3, [pc, #372]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d0f0      	beq.n	8004684 <HAL_RCC_OscConfig+0xe4>
 80046a2:	e014      	b.n	80046ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a4:	f7fd ff6e 	bl	8002584 <HAL_GetTick>
 80046a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046aa:	e008      	b.n	80046be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046ac:	f7fd ff6a 	bl	8002584 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b64      	cmp	r3, #100	; 0x64
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e1ec      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046be:	4b53      	ldr	r3, [pc, #332]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1f0      	bne.n	80046ac <HAL_RCC_OscConfig+0x10c>
 80046ca:	e000      	b.n	80046ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d063      	beq.n	80047a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046da:	4b4c      	ldr	r3, [pc, #304]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 030c 	and.w	r3, r3, #12
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046e6:	4b49      	ldr	r3, [pc, #292]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d11c      	bne.n	800472c <HAL_RCC_OscConfig+0x18c>
 80046f2:	4b46      	ldr	r3, [pc, #280]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d116      	bne.n	800472c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046fe:	4b43      	ldr	r3, [pc, #268]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d005      	beq.n	8004716 <HAL_RCC_OscConfig+0x176>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d001      	beq.n	8004716 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e1c0      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004716:	4b3d      	ldr	r3, [pc, #244]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4939      	ldr	r1, [pc, #228]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004726:	4313      	orrs	r3, r2
 8004728:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800472a:	e03a      	b.n	80047a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004734:	4b36      	ldr	r3, [pc, #216]	; (8004810 <HAL_RCC_OscConfig+0x270>)
 8004736:	2201      	movs	r2, #1
 8004738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473a:	f7fd ff23 	bl	8002584 <HAL_GetTick>
 800473e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004742:	f7fd ff1f 	bl	8002584 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e1a1      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004754:	4b2d      	ldr	r3, [pc, #180]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0f0      	beq.n	8004742 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004760:	4b2a      	ldr	r3, [pc, #168]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	4927      	ldr	r1, [pc, #156]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004770:	4313      	orrs	r3, r2
 8004772:	600b      	str	r3, [r1, #0]
 8004774:	e015      	b.n	80047a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004776:	4b26      	ldr	r3, [pc, #152]	; (8004810 <HAL_RCC_OscConfig+0x270>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fd ff02 	bl	8002584 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004784:	f7fd fefe 	bl	8002584 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e180      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004796:	4b1d      	ldr	r3, [pc, #116]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d03a      	beq.n	8004824 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d019      	beq.n	80047ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047b6:	4b17      	ldr	r3, [pc, #92]	; (8004814 <HAL_RCC_OscConfig+0x274>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047bc:	f7fd fee2 	bl	8002584 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fd fede 	bl	8002584 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e160      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047d6:	4b0d      	ldr	r3, [pc, #52]	; (800480c <HAL_RCC_OscConfig+0x26c>)
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0f0      	beq.n	80047c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047e2:	2001      	movs	r0, #1
 80047e4:	f000 fad8 	bl	8004d98 <RCC_Delay>
 80047e8:	e01c      	b.n	8004824 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047ea:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <HAL_RCC_OscConfig+0x274>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047f0:	f7fd fec8 	bl	8002584 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f6:	e00f      	b.n	8004818 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f8:	f7fd fec4 	bl	8002584 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d908      	bls.n	8004818 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e146      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
 800480a:	bf00      	nop
 800480c:	40021000 	.word	0x40021000
 8004810:	42420000 	.word	0x42420000
 8004814:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004818:	4b92      	ldr	r3, [pc, #584]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 800481a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1e9      	bne.n	80047f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80a6 	beq.w	800497e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004832:	2300      	movs	r3, #0
 8004834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004836:	4b8b      	ldr	r3, [pc, #556]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10d      	bne.n	800485e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004842:	4b88      	ldr	r3, [pc, #544]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	4a87      	ldr	r2, [pc, #540]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800484c:	61d3      	str	r3, [r2, #28]
 800484e:	4b85      	ldr	r3, [pc, #532]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004856:	60bb      	str	r3, [r7, #8]
 8004858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800485a:	2301      	movs	r3, #1
 800485c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485e:	4b82      	ldr	r3, [pc, #520]	; (8004a68 <HAL_RCC_OscConfig+0x4c8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004866:	2b00      	cmp	r3, #0
 8004868:	d118      	bne.n	800489c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800486a:	4b7f      	ldr	r3, [pc, #508]	; (8004a68 <HAL_RCC_OscConfig+0x4c8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a7e      	ldr	r2, [pc, #504]	; (8004a68 <HAL_RCC_OscConfig+0x4c8>)
 8004870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004876:	f7fd fe85 	bl	8002584 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487c:	e008      	b.n	8004890 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800487e:	f7fd fe81 	bl	8002584 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b64      	cmp	r3, #100	; 0x64
 800488a:	d901      	bls.n	8004890 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e103      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004890:	4b75      	ldr	r3, [pc, #468]	; (8004a68 <HAL_RCC_OscConfig+0x4c8>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f0      	beq.n	800487e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d106      	bne.n	80048b2 <HAL_RCC_OscConfig+0x312>
 80048a4:	4b6f      	ldr	r3, [pc, #444]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	4a6e      	ldr	r2, [pc, #440]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048aa:	f043 0301 	orr.w	r3, r3, #1
 80048ae:	6213      	str	r3, [r2, #32]
 80048b0:	e02d      	b.n	800490e <HAL_RCC_OscConfig+0x36e>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10c      	bne.n	80048d4 <HAL_RCC_OscConfig+0x334>
 80048ba:	4b6a      	ldr	r3, [pc, #424]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	4a69      	ldr	r2, [pc, #420]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048c0:	f023 0301 	bic.w	r3, r3, #1
 80048c4:	6213      	str	r3, [r2, #32]
 80048c6:	4b67      	ldr	r3, [pc, #412]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	4a66      	ldr	r2, [pc, #408]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048cc:	f023 0304 	bic.w	r3, r3, #4
 80048d0:	6213      	str	r3, [r2, #32]
 80048d2:	e01c      	b.n	800490e <HAL_RCC_OscConfig+0x36e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	2b05      	cmp	r3, #5
 80048da:	d10c      	bne.n	80048f6 <HAL_RCC_OscConfig+0x356>
 80048dc:	4b61      	ldr	r3, [pc, #388]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	4a60      	ldr	r2, [pc, #384]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048e2:	f043 0304 	orr.w	r3, r3, #4
 80048e6:	6213      	str	r3, [r2, #32]
 80048e8:	4b5e      	ldr	r3, [pc, #376]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	4a5d      	ldr	r2, [pc, #372]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048ee:	f043 0301 	orr.w	r3, r3, #1
 80048f2:	6213      	str	r3, [r2, #32]
 80048f4:	e00b      	b.n	800490e <HAL_RCC_OscConfig+0x36e>
 80048f6:	4b5b      	ldr	r3, [pc, #364]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	4a5a      	ldr	r2, [pc, #360]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80048fc:	f023 0301 	bic.w	r3, r3, #1
 8004900:	6213      	str	r3, [r2, #32]
 8004902:	4b58      	ldr	r3, [pc, #352]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	4a57      	ldr	r2, [pc, #348]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004908:	f023 0304 	bic.w	r3, r3, #4
 800490c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d015      	beq.n	8004942 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004916:	f7fd fe35 	bl	8002584 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800491c:	e00a      	b.n	8004934 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800491e:	f7fd fe31 	bl	8002584 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	f241 3288 	movw	r2, #5000	; 0x1388
 800492c:	4293      	cmp	r3, r2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e0b1      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004934:	4b4b      	ldr	r3, [pc, #300]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0ee      	beq.n	800491e <HAL_RCC_OscConfig+0x37e>
 8004940:	e014      	b.n	800496c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004942:	f7fd fe1f 	bl	8002584 <HAL_GetTick>
 8004946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004948:	e00a      	b.n	8004960 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494a:	f7fd fe1b 	bl	8002584 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	f241 3288 	movw	r2, #5000	; 0x1388
 8004958:	4293      	cmp	r3, r2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e09b      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004960:	4b40      	ldr	r3, [pc, #256]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1ee      	bne.n	800494a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800496c:	7dfb      	ldrb	r3, [r7, #23]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d105      	bne.n	800497e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004972:	4b3c      	ldr	r3, [pc, #240]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	4a3b      	ldr	r2, [pc, #236]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004978:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800497c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 8087 	beq.w	8004a96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004988:	4b36      	ldr	r3, [pc, #216]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 030c 	and.w	r3, r3, #12
 8004990:	2b08      	cmp	r3, #8
 8004992:	d061      	beq.n	8004a58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	2b02      	cmp	r3, #2
 800499a:	d146      	bne.n	8004a2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800499c:	4b33      	ldr	r3, [pc, #204]	; (8004a6c <HAL_RCC_OscConfig+0x4cc>)
 800499e:	2200      	movs	r2, #0
 80049a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a2:	f7fd fdef 	bl	8002584 <HAL_GetTick>
 80049a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049a8:	e008      	b.n	80049bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049aa:	f7fd fdeb 	bl	8002584 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d901      	bls.n	80049bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e06d      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049bc:	4b29      	ldr	r3, [pc, #164]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d1f0      	bne.n	80049aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
 80049cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d0:	d108      	bne.n	80049e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049d2:	4b24      	ldr	r3, [pc, #144]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	4921      	ldr	r1, [pc, #132]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049e4:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a19      	ldr	r1, [r3, #32]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	430b      	orrs	r3, r1
 80049f6:	491b      	ldr	r1, [pc, #108]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049fc:	4b1b      	ldr	r3, [pc, #108]	; (8004a6c <HAL_RCC_OscConfig+0x4cc>)
 80049fe:	2201      	movs	r2, #1
 8004a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a02:	f7fd fdbf 	bl	8002584 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a08:	e008      	b.n	8004a1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a0a:	f7fd fdbb 	bl	8002584 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e03d      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a1c:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d0f0      	beq.n	8004a0a <HAL_RCC_OscConfig+0x46a>
 8004a28:	e035      	b.n	8004a96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a2a:	4b10      	ldr	r3, [pc, #64]	; (8004a6c <HAL_RCC_OscConfig+0x4cc>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a30:	f7fd fda8 	bl	8002584 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a38:	f7fd fda4 	bl	8002584 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e026      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a4a:	4b06      	ldr	r3, [pc, #24]	; (8004a64 <HAL_RCC_OscConfig+0x4c4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x498>
 8004a56:	e01e      	b.n	8004a96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d107      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e019      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
 8004a64:	40021000 	.word	0x40021000
 8004a68:	40007000 	.word	0x40007000
 8004a6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <HAL_RCC_OscConfig+0x500>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d106      	bne.n	8004a92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e000      	b.n	8004a98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3718      	adds	r7, #24
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000

08004aa4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0d0      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b6a      	ldr	r3, [pc, #424]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d910      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b67      	ldr	r3, [pc, #412]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 0207 	bic.w	r2, r3, #7
 8004ace:	4965      	ldr	r1, [pc, #404]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b63      	ldr	r3, [pc, #396]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0b8      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d020      	beq.n	8004b36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d005      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b00:	4b59      	ldr	r3, [pc, #356]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	4a58      	ldr	r2, [pc, #352]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004b0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d005      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b18:	4b53      	ldr	r3, [pc, #332]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	4a52      	ldr	r2, [pc, #328]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b24:	4b50      	ldr	r3, [pc, #320]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	494d      	ldr	r1, [pc, #308]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d040      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d107      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4a:	4b47      	ldr	r3, [pc, #284]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d115      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e07f      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d107      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b62:	4b41      	ldr	r3, [pc, #260]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d109      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e073      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b72:	4b3d      	ldr	r3, [pc, #244]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e06b      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b82:	4b39      	ldr	r3, [pc, #228]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f023 0203 	bic.w	r2, r3, #3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4936      	ldr	r1, [pc, #216]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b94:	f7fd fcf6 	bl	8002584 <HAL_GetTick>
 8004b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fd fcf2 	bl	8002584 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e053      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	4b2d      	ldr	r3, [pc, #180]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 020c 	and.w	r2, r3, #12
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d1eb      	bne.n	8004b9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc4:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0307 	and.w	r3, r3, #7
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d210      	bcs.n	8004bf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd2:	4b24      	ldr	r3, [pc, #144]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f023 0207 	bic.w	r2, r3, #7
 8004bda:	4922      	ldr	r1, [pc, #136]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b20      	ldr	r3, [pc, #128]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e032      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c00:	4b19      	ldr	r3, [pc, #100]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	4916      	ldr	r1, [pc, #88]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d009      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c1e:	4b12      	ldr	r3, [pc, #72]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	490e      	ldr	r1, [pc, #56]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c32:	f000 f821 	bl	8004c78 <HAL_RCC_GetSysClockFreq>
 8004c36:	4602      	mov	r2, r0
 8004c38:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	490a      	ldr	r1, [pc, #40]	; (8004c6c <HAL_RCC_ClockConfig+0x1c8>)
 8004c44:	5ccb      	ldrb	r3, [r1, r3]
 8004c46:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4a:	4a09      	ldr	r2, [pc, #36]	; (8004c70 <HAL_RCC_ClockConfig+0x1cc>)
 8004c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c4e:	4b09      	ldr	r3, [pc, #36]	; (8004c74 <HAL_RCC_ClockConfig+0x1d0>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fd fc54 	bl	8002500 <HAL_InitTick>

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40022000 	.word	0x40022000
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	08008ea8 	.word	0x08008ea8
 8004c70:	20000000 	.word	0x20000000
 8004c74:	2000001c 	.word	0x2000001c

08004c78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c78:	b490      	push	{r4, r7}
 8004c7a:	b08a      	sub	sp, #40	; 0x28
 8004c7c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c7e:	4b29      	ldr	r3, [pc, #164]	; (8004d24 <HAL_RCC_GetSysClockFreq+0xac>)
 8004c80:	1d3c      	adds	r4, r7, #4
 8004c82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004c88:	f240 2301 	movw	r3, #513	; 0x201
 8004c8c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	61fb      	str	r3, [r7, #28]
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
 8004c96:	2300      	movs	r3, #0
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ca2:	4b21      	ldr	r3, [pc, #132]	; (8004d28 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	f003 030c 	and.w	r3, r3, #12
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d002      	beq.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	d003      	beq.n	8004cbe <HAL_RCC_GetSysClockFreq+0x46>
 8004cb6:	e02b      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cb8:	4b1c      	ldr	r3, [pc, #112]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cba:	623b      	str	r3, [r7, #32]
      break;
 8004cbc:	e02b      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	0c9b      	lsrs	r3, r3, #18
 8004cc2:	f003 030f 	and.w	r3, r3, #15
 8004cc6:	3328      	adds	r3, #40	; 0x28
 8004cc8:	443b      	add	r3, r7
 8004cca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004cce:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d012      	beq.n	8004d00 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cda:	4b13      	ldr	r3, [pc, #76]	; (8004d28 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	0c5b      	lsrs	r3, r3, #17
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	3328      	adds	r3, #40	; 0x28
 8004ce6:	443b      	add	r3, r7
 8004ce8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	4a0e      	ldr	r2, [pc, #56]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cf2:	fb03 f202 	mul.w	r2, r3, r2
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfe:	e004      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	4a0b      	ldr	r2, [pc, #44]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d04:	fb02 f303 	mul.w	r3, r2, r3
 8004d08:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0c:	623b      	str	r3, [r7, #32]
      break;
 8004d0e:	e002      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d10:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d12:	623b      	str	r3, [r7, #32]
      break;
 8004d14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d16:	6a3b      	ldr	r3, [r7, #32]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3728      	adds	r7, #40	; 0x28
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc90      	pop	{r4, r7}
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	08008e98 	.word	0x08008e98
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	007a1200 	.word	0x007a1200
 8004d30:	003d0900 	.word	0x003d0900

08004d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d38:	4b02      	ldr	r3, [pc, #8]	; (8004d44 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bc80      	pop	{r7}
 8004d42:	4770      	bx	lr
 8004d44:	20000000 	.word	0x20000000

08004d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d4c:	f7ff fff2 	bl	8004d34 <HAL_RCC_GetHCLKFreq>
 8004d50:	4602      	mov	r2, r0
 8004d52:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	0a1b      	lsrs	r3, r3, #8
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	4903      	ldr	r1, [pc, #12]	; (8004d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d5e:	5ccb      	ldrb	r3, [r1, r3]
 8004d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	08008eb8 	.word	0x08008eb8

08004d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d74:	f7ff ffde 	bl	8004d34 <HAL_RCC_GetHCLKFreq>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	0adb      	lsrs	r3, r3, #11
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	4903      	ldr	r1, [pc, #12]	; (8004d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d86:	5ccb      	ldrb	r3, [r1, r3]
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40021000 	.word	0x40021000
 8004d94:	08008eb8 	.word	0x08008eb8

08004d98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004da0:	4b0a      	ldr	r3, [pc, #40]	; (8004dcc <RCC_Delay+0x34>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <RCC_Delay+0x38>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	0a5b      	lsrs	r3, r3, #9
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	fb02 f303 	mul.w	r3, r2, r3
 8004db2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004db4:	bf00      	nop
  }
  while (Delay --);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	1e5a      	subs	r2, r3, #1
 8004dba:	60fa      	str	r2, [r7, #12]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f9      	bne.n	8004db4 <RCC_Delay+0x1c>
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bc80      	pop	{r7}
 8004dca:	4770      	bx	lr
 8004dcc:	20000000 	.word	0x20000000
 8004dd0:	10624dd3 	.word	0x10624dd3

08004dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	2300      	movs	r3, #0
 8004de2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d07d      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004df0:	2300      	movs	r3, #0
 8004df2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004df4:	4b4f      	ldr	r3, [pc, #316]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10d      	bne.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e00:	4b4c      	ldr	r3, [pc, #304]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	4a4b      	ldr	r2, [pc, #300]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e0a:	61d3      	str	r3, [r2, #28]
 8004e0c:	4b49      	ldr	r3, [pc, #292]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e14:	60bb      	str	r3, [r7, #8]
 8004e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e1c:	4b46      	ldr	r3, [pc, #280]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d118      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e28:	4b43      	ldr	r3, [pc, #268]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a42      	ldr	r2, [pc, #264]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e34:	f7fd fba6 	bl	8002584 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3a:	e008      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3c:	f7fd fba2 	bl	8002584 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	; 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e06d      	b.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4e:	4b3a      	ldr	r3, [pc, #232]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e5a:	4b36      	ldr	r3, [pc, #216]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d02e      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d027      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e78:	4b2e      	ldr	r3, [pc, #184]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e82:	4b2e      	ldr	r3, [pc, #184]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e84:	2201      	movs	r2, #1
 8004e86:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e88:	4b2c      	ldr	r3, [pc, #176]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e8e:	4a29      	ldr	r2, [pc, #164]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d014      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9e:	f7fd fb71 	bl	8002584 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea4:	e00a      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ea6:	f7fd fb6d 	bl	8002584 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d901      	bls.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e036      	b.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0ee      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec8:	4b1a      	ldr	r3, [pc, #104]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	4917      	ldr	r1, [pc, #92]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004eda:	7dfb      	ldrb	r3, [r7, #23]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d105      	bne.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ee0:	4b14      	ldr	r3, [pc, #80]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	4a13      	ldr	r2, [pc, #76]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d008      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ef8:	4b0e      	ldr	r3, [pc, #56]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	490b      	ldr	r1, [pc, #44]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0310 	and.w	r3, r3, #16
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d008      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f16:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	4904      	ldr	r1, [pc, #16]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3718      	adds	r7, #24
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	40021000 	.word	0x40021000
 8004f38:	40007000 	.word	0x40007000
 8004f3c:	42420440 	.word	0x42420440

08004f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e041      	b.n	8004fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fc ffa2 	bl	8001eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	4610      	mov	r0, r2
 8004f80:	f000 fa70 	bl	8005464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d001      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e03a      	b.n	800506e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0201 	orr.w	r2, r2, #1
 800500e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a18      	ldr	r2, [pc, #96]	; (8005078 <HAL_TIM_Base_Start_IT+0x98>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d00e      	beq.n	8005038 <HAL_TIM_Base_Start_IT+0x58>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005022:	d009      	beq.n	8005038 <HAL_TIM_Base_Start_IT+0x58>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a14      	ldr	r2, [pc, #80]	; (800507c <HAL_TIM_Base_Start_IT+0x9c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d004      	beq.n	8005038 <HAL_TIM_Base_Start_IT+0x58>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a13      	ldr	r2, [pc, #76]	; (8005080 <HAL_TIM_Base_Start_IT+0xa0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d111      	bne.n	800505c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2b06      	cmp	r3, #6
 8005048:	d010      	beq.n	800506c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f042 0201 	orr.w	r2, r2, #1
 8005058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505a:	e007      	b.n	800506c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	bc80      	pop	{r7}
 8005076:	4770      	bx	lr
 8005078:	40012c00 	.word	0x40012c00
 800507c:	40000400 	.word	0x40000400
 8005080:	40000800 	.word	0x40000800

08005084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b02      	cmp	r3, #2
 8005098:	d122      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d11b      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f06f 0202 	mvn.w	r2, #2
 80050b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 f9b1 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80050cc:	e005      	b.n	80050da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f9a4 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f9b3 	bl	8005440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0304 	and.w	r3, r3, #4
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d122      	bne.n	8005134 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d11b      	bne.n	8005134 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0204 	mvn.w	r2, #4
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2202      	movs	r2, #2
 800510a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f987 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f97a 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f989 	bl	8005440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	f003 0308 	and.w	r3, r3, #8
 800513e:	2b08      	cmp	r3, #8
 8005140:	d122      	bne.n	8005188 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b08      	cmp	r3, #8
 800514e:	d11b      	bne.n	8005188 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0208 	mvn.w	r2, #8
 8005158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2204      	movs	r2, #4
 800515e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f95d 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 8005174:	e005      	b.n	8005182 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f950 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f95f 	bl	8005440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	f003 0310 	and.w	r3, r3, #16
 8005192:	2b10      	cmp	r3, #16
 8005194:	d122      	bne.n	80051dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f003 0310 	and.w	r3, r3, #16
 80051a0:	2b10      	cmp	r3, #16
 80051a2:	d11b      	bne.n	80051dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f06f 0210 	mvn.w	r2, #16
 80051ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2208      	movs	r2, #8
 80051b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f933 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80051c8:	e005      	b.n	80051d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f926 	bl	800541c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f935 	bl	8005440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d10e      	bne.n	8005208 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d107      	bne.n	8005208 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f06f 0201 	mvn.w	r2, #1
 8005200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7fd f8e4 	bl	80023d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005212:	2b80      	cmp	r3, #128	; 0x80
 8005214:	d10e      	bne.n	8005234 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005220:	2b80      	cmp	r3, #128	; 0x80
 8005222:	d107      	bne.n	8005234 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800522c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fa77 	bl	8005722 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800523e:	2b40      	cmp	r3, #64	; 0x40
 8005240:	d10e      	bne.n	8005260 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524c:	2b40      	cmp	r3, #64	; 0x40
 800524e:	d107      	bne.n	8005260 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f8f9 	bl	8005452 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b20      	cmp	r3, #32
 800526c:	d10e      	bne.n	800528c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b20      	cmp	r3, #32
 800527a:	d107      	bne.n	800528c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f06f 0220 	mvn.w	r2, #32
 8005284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fa42 	bl	8005710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800528c:	bf00      	nop
 800528e:	3708      	adds	r7, #8
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_TIM_ConfigClockSource+0x18>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e0b3      	b.n	8005414 <HAL_TIM_ConfigClockSource+0x180>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052d2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e4:	d03e      	beq.n	8005364 <HAL_TIM_ConfigClockSource+0xd0>
 80052e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052ea:	f200 8087 	bhi.w	80053fc <HAL_TIM_ConfigClockSource+0x168>
 80052ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052f2:	f000 8085 	beq.w	8005400 <HAL_TIM_ConfigClockSource+0x16c>
 80052f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052fa:	d87f      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 80052fc:	2b70      	cmp	r3, #112	; 0x70
 80052fe:	d01a      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0xa2>
 8005300:	2b70      	cmp	r3, #112	; 0x70
 8005302:	d87b      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 8005304:	2b60      	cmp	r3, #96	; 0x60
 8005306:	d050      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x116>
 8005308:	2b60      	cmp	r3, #96	; 0x60
 800530a:	d877      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 800530c:	2b50      	cmp	r3, #80	; 0x50
 800530e:	d03c      	beq.n	800538a <HAL_TIM_ConfigClockSource+0xf6>
 8005310:	2b50      	cmp	r3, #80	; 0x50
 8005312:	d873      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 8005314:	2b40      	cmp	r3, #64	; 0x40
 8005316:	d058      	beq.n	80053ca <HAL_TIM_ConfigClockSource+0x136>
 8005318:	2b40      	cmp	r3, #64	; 0x40
 800531a:	d86f      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 800531c:	2b30      	cmp	r3, #48	; 0x30
 800531e:	d064      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x156>
 8005320:	2b30      	cmp	r3, #48	; 0x30
 8005322:	d86b      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 8005324:	2b20      	cmp	r3, #32
 8005326:	d060      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x156>
 8005328:	2b20      	cmp	r3, #32
 800532a:	d867      	bhi.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
 800532c:	2b00      	cmp	r3, #0
 800532e:	d05c      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x156>
 8005330:	2b10      	cmp	r3, #16
 8005332:	d05a      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005334:	e062      	b.n	80053fc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6818      	ldr	r0, [r3, #0]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6899      	ldr	r1, [r3, #8]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f000 f966 	bl	8005616 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005358:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	609a      	str	r2, [r3, #8]
      break;
 8005362:	e04e      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6818      	ldr	r0, [r3, #0]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	6899      	ldr	r1, [r3, #8]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f000 f94f 	bl	8005616 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005386:	609a      	str	r2, [r3, #8]
      break;
 8005388:	e03b      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6818      	ldr	r0, [r3, #0]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	6859      	ldr	r1, [r3, #4]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	461a      	mov	r2, r3
 8005398:	f000 f8c6 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2150      	movs	r1, #80	; 0x50
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 f91d 	bl	80055e2 <TIM_ITRx_SetConfig>
      break;
 80053a8:	e02b      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6818      	ldr	r0, [r3, #0]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	6859      	ldr	r1, [r3, #4]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	461a      	mov	r2, r3
 80053b8:	f000 f8e4 	bl	8005584 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2160      	movs	r1, #96	; 0x60
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 f90d 	bl	80055e2 <TIM_ITRx_SetConfig>
      break;
 80053c8:	e01b      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6818      	ldr	r0, [r3, #0]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	6859      	ldr	r1, [r3, #4]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	461a      	mov	r2, r3
 80053d8:	f000 f8a6 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2140      	movs	r1, #64	; 0x40
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f8fd 	bl	80055e2 <TIM_ITRx_SetConfig>
      break;
 80053e8:	e00b      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4619      	mov	r1, r3
 80053f4:	4610      	mov	r0, r2
 80053f6:	f000 f8f4 	bl	80055e2 <TIM_ITRx_SetConfig>
        break;
 80053fa:	e002      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80053fc:	bf00      	nop
 80053fe:	e000      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005400:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	bc80      	pop	{r7}
 800542c:	4770      	bx	lr

0800542e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr

08005452 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005452:	b480      	push	{r7}
 8005454:	b083      	sub	sp, #12
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr

08005464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a29      	ldr	r2, [pc, #164]	; (800551c <TIM_Base_SetConfig+0xb8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00b      	beq.n	8005494 <TIM_Base_SetConfig+0x30>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005482:	d007      	beq.n	8005494 <TIM_Base_SetConfig+0x30>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a26      	ldr	r2, [pc, #152]	; (8005520 <TIM_Base_SetConfig+0xbc>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d003      	beq.n	8005494 <TIM_Base_SetConfig+0x30>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a25      	ldr	r2, [pc, #148]	; (8005524 <TIM_Base_SetConfig+0xc0>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d108      	bne.n	80054a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a1c      	ldr	r2, [pc, #112]	; (800551c <TIM_Base_SetConfig+0xb8>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00b      	beq.n	80054c6 <TIM_Base_SetConfig+0x62>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b4:	d007      	beq.n	80054c6 <TIM_Base_SetConfig+0x62>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a19      	ldr	r2, [pc, #100]	; (8005520 <TIM_Base_SetConfig+0xbc>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d003      	beq.n	80054c6 <TIM_Base_SetConfig+0x62>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a18      	ldr	r2, [pc, #96]	; (8005524 <TIM_Base_SetConfig+0xc0>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d108      	bne.n	80054d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	689a      	ldr	r2, [r3, #8]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a07      	ldr	r2, [pc, #28]	; (800551c <TIM_Base_SetConfig+0xb8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d103      	bne.n	800550c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	615a      	str	r2, [r3, #20]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	bc80      	pop	{r7}
 800551a:	4770      	bx	lr
 800551c:	40012c00 	.word	0x40012c00
 8005520:	40000400 	.word	0x40000400
 8005524:	40000800 	.word	0x40000800

08005528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	f023 0201 	bic.w	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f023 030a 	bic.w	r3, r3, #10
 8005564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4313      	orrs	r3, r2
 800556c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	bc80      	pop	{r7}
 8005582:	4770      	bx	lr

08005584 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	f023 0210 	bic.w	r2, r3, #16
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	031b      	lsls	r3, r3, #12
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	621a      	str	r2, [r3, #32]
}
 80055d8:	bf00      	nop
 80055da:	371c      	adds	r7, #28
 80055dc:	46bd      	mov	sp, r7
 80055de:	bc80      	pop	{r7}
 80055e0:	4770      	bx	lr

080055e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b085      	sub	sp, #20
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
 80055ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	f043 0307 	orr.w	r3, r3, #7
 8005604:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	609a      	str	r2, [r3, #8]
}
 800560c:	bf00      	nop
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr

08005616 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005616:	b480      	push	{r7}
 8005618:	b087      	sub	sp, #28
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
 8005622:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005630:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	021a      	lsls	r2, r3, #8
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	431a      	orrs	r2, r3
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	4313      	orrs	r3, r2
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4313      	orrs	r3, r2
 8005642:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	697a      	ldr	r2, [r7, #20]
 8005648:	609a      	str	r2, [r3, #8]
}
 800564a:	bf00      	nop
 800564c:	371c      	adds	r7, #28
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005668:	2302      	movs	r3, #2
 800566a:	e046      	b.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005692:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a16      	ldr	r2, [pc, #88]	; (8005704 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d00e      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b8:	d009      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a12      	ldr	r2, [pc, #72]	; (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d004      	beq.n	80056ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a10      	ldr	r2, [pc, #64]	; (800570c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d10c      	bne.n	80056e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800

08005710 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e03f      	b.n	80057c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fc fbce 	bl	8001efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	; 0x24
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fc25 	bl	8005fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	691a      	ldr	r2, [r3, #16]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800578c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800579c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b08a      	sub	sp, #40	; 0x28
 80057d2:	af02      	add	r7, sp, #8
 80057d4:	60f8      	str	r0, [r7, #12]
 80057d6:	60b9      	str	r1, [r7, #8]
 80057d8:	603b      	str	r3, [r7, #0]
 80057da:	4613      	mov	r3, r2
 80057dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b20      	cmp	r3, #32
 80057ec:	d17c      	bne.n	80058e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d002      	beq.n	80057fa <HAL_UART_Transmit+0x2c>
 80057f4:	88fb      	ldrh	r3, [r7, #6]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e075      	b.n	80058ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_UART_Transmit+0x3e>
 8005808:	2302      	movs	r3, #2
 800580a:	e06e      	b.n	80058ea <HAL_UART_Transmit+0x11c>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2221      	movs	r2, #33	; 0x21
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005822:	f7fc feaf 	bl	8002584 <HAL_GetTick>
 8005826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	88fa      	ldrh	r2, [r7, #6]
 800582c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	88fa      	ldrh	r2, [r7, #6]
 8005832:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800583c:	d108      	bne.n	8005850 <HAL_UART_Transmit+0x82>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d104      	bne.n	8005850 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005846:	2300      	movs	r3, #0
 8005848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	e003      	b.n	8005858 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005854:	2300      	movs	r3, #0
 8005856:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005860:	e02a      	b.n	80058b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2200      	movs	r2, #0
 800586a:	2180      	movs	r1, #128	; 0x80
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 fa11 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e036      	b.n	80058ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10b      	bne.n	800589a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	881b      	ldrh	r3, [r3, #0]
 8005886:	461a      	mov	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005890:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	3302      	adds	r3, #2
 8005896:	61bb      	str	r3, [r7, #24]
 8005898:	e007      	b.n	80058aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	781a      	ldrb	r2, [r3, #0]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	3301      	adds	r3, #1
 80058a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1cf      	bne.n	8005862 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2200      	movs	r2, #0
 80058ca:	2140      	movs	r1, #64	; 0x40
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f9e1 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e006      	b.n	80058ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	e000      	b.n	80058ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80058e8:	2302      	movs	r3, #2
  }
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3720      	adds	r7, #32
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
	...

080058f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08a      	sub	sp, #40	; 0x28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005914:	2300      	movs	r3, #0
 8005916:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005918:	2300      	movs	r3, #0
 800591a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10d      	bne.n	8005946 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	f003 0320 	and.w	r3, r3, #32
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <HAL_UART_IRQHandler+0x52>
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	f003 0320 	and.w	r3, r3, #32
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fa99 	bl	8005e76 <UART_Receive_IT>
      return;
 8005944:	e17b      	b.n	8005c3e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80b1 	beq.w	8005ab0 <HAL_UART_IRQHandler+0x1bc>
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	d105      	bne.n	8005964 <HAL_UART_IRQHandler+0x70>
 8005958:	6a3b      	ldr	r3, [r7, #32]
 800595a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 80a6 	beq.w	8005ab0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <HAL_UART_IRQHandler+0x90>
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	f043 0201 	orr.w	r2, r3, #1
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005986:	f003 0304 	and.w	r3, r3, #4
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00a      	beq.n	80059a4 <HAL_UART_IRQHandler+0xb0>
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599c:	f043 0202 	orr.w	r2, r3, #2
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <HAL_UART_IRQHandler+0xd0>
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d005      	beq.n	80059c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059bc:	f043 0204 	orr.w	r2, r3, #4
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	f003 0308 	and.w	r3, r3, #8
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00f      	beq.n	80059ee <HAL_UART_IRQHandler+0xfa>
 80059ce:	6a3b      	ldr	r3, [r7, #32]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d104      	bne.n	80059e2 <HAL_UART_IRQHandler+0xee>
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d005      	beq.n	80059ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	f043 0208 	orr.w	r2, r3, #8
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 811e 	beq.w	8005c34 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_UART_IRQHandler+0x11e>
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	f003 0320 	and.w	r3, r3, #32
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 fa32 	bl	8005e76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	bf14      	ite	ne
 8005a20:	2301      	movne	r3, #1
 8005a22:	2300      	moveq	r3, #0
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2c:	f003 0308 	and.w	r3, r3, #8
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d102      	bne.n	8005a3a <HAL_UART_IRQHandler+0x146>
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d031      	beq.n	8005a9e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f974 	bl	8005d28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d023      	beq.n	8005a96 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	695a      	ldr	r2, [r3, #20]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a5c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d013      	beq.n	8005a8e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6a:	4a76      	ldr	r2, [pc, #472]	; (8005c44 <HAL_UART_IRQHandler+0x350>)
 8005a6c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe f9c8 	bl	8003e08 <HAL_DMA_Abort_IT>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d016      	beq.n	8005aac <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a88:	4610      	mov	r0, r2
 8005a8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a8c:	e00e      	b.n	8005aac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f8ec 	bl	8005c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a94:	e00a      	b.n	8005aac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f8e8 	bl	8005c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a9c:	e006      	b.n	8005aac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f8e4 	bl	8005c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005aaa:	e0c3      	b.n	8005c34 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aac:	bf00      	nop
    return;
 8005aae:	e0c1      	b.n	8005c34 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	f040 80a1 	bne.w	8005bfc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abc:	f003 0310 	and.w	r3, r3, #16
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 809b 	beq.w	8005bfc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f003 0310 	and.w	r3, r3, #16
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 8095 	beq.w	8005bfc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	60fb      	str	r3, [r7, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d04e      	beq.n	8005b94 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005b00:	8a3b      	ldrh	r3, [r7, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 8098 	beq.w	8005c38 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b0c:	8a3a      	ldrh	r2, [r7, #16]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	f080 8092 	bcs.w	8005c38 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8a3a      	ldrh	r2, [r7, #16]
 8005b18:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	2b20      	cmp	r3, #32
 8005b22:	d02b      	beq.n	8005b7c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b32:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0201 	bic.w	r2, r2, #1
 8005b42:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b52:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0210 	bic.w	r2, r2, #16
 8005b70:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fe f90b 	bl	8003d92 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f876 	bl	8005c7e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b92:	e051      	b.n	8005c38 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d047      	beq.n	8005c3c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005bac:	8a7b      	ldrh	r3, [r7, #18]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d044      	beq.n	8005c3c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bc0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695a      	ldr	r2, [r3, #20]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0201 	bic.w	r2, r2, #1
 8005bd0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	68da      	ldr	r2, [r3, #12]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 0210 	bic.w	r2, r2, #16
 8005bee:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bf0:	8a7b      	ldrh	r3, [r7, #18]
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f842 	bl	8005c7e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005bfa:	e01f      	b.n	8005c3c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d008      	beq.n	8005c18 <HAL_UART_IRQHandler+0x324>
 8005c06:	6a3b      	ldr	r3, [r7, #32]
 8005c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d003      	beq.n	8005c18 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f8c9 	bl	8005da8 <UART_Transmit_IT>
    return;
 8005c16:	e012      	b.n	8005c3e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00d      	beq.n	8005c3e <HAL_UART_IRQHandler+0x34a>
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d008      	beq.n	8005c3e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f90a 	bl	8005e46 <UART_EndTransmit_IT>
    return;
 8005c32:	e004      	b.n	8005c3e <HAL_UART_IRQHandler+0x34a>
    return;
 8005c34:	bf00      	nop
 8005c36:	e002      	b.n	8005c3e <HAL_UART_IRQHandler+0x34a>
      return;
 8005c38:	bf00      	nop
 8005c3a:	e000      	b.n	8005c3e <HAL_UART_IRQHandler+0x34a>
      return;
 8005c3c:	bf00      	nop
  }
}
 8005c3e:	3728      	adds	r7, #40	; 0x28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	08005d81 	.word	0x08005d81

08005c48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bc80      	pop	{r7}
 8005c58:	4770      	bx	lr

08005c5a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b083      	sub	sp, #12
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
 8005c86:	460b      	mov	r3, r1
 8005c88:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bc80      	pop	{r7}
 8005c92:	4770      	bx	lr

08005c94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ca4:	e02c      	b.n	8005d00 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cac:	d028      	beq.n	8005d00 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cb4:	f7fc fc66 	bl	8002584 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	69ba      	ldr	r2, [r7, #24]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d21d      	bcs.n	8005d00 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005cd2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	695a      	ldr	r2, [r3, #20]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0201 	bic.w	r2, r2, #1
 8005ce2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2220      	movs	r2, #32
 8005ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	e00f      	b.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	4013      	ands	r3, r2
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	bf0c      	ite	eq
 8005d10:	2301      	moveq	r3, #1
 8005d12:	2300      	movne	r3, #0
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	461a      	mov	r2, r3
 8005d18:	79fb      	ldrb	r3, [r7, #7]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d0c3      	beq.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d3e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d107      	bne.n	8005d68 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0210 	bic.w	r2, r2, #16
 8005d66:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d76:	bf00      	nop
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr

08005d80 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f7ff ff66 	bl	8005c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b21      	cmp	r3, #33	; 0x21
 8005dba:	d13e      	bne.n	8005e3a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dc4:	d114      	bne.n	8005df0 <UART_Transmit_IT+0x48>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d110      	bne.n	8005df0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	881b      	ldrh	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005de2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a1b      	ldr	r3, [r3, #32]
 8005de8:	1c9a      	adds	r2, r3, #2
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	621a      	str	r2, [r3, #32]
 8005dee:	e008      	b.n	8005e02 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	1c59      	adds	r1, r3, #1
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6211      	str	r1, [r2, #32]
 8005dfa:	781a      	ldrb	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	4619      	mov	r1, r3
 8005e10:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10f      	bne.n	8005e36 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e24:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68da      	ldr	r2, [r3, #12]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e34:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	e000      	b.n	8005e3c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e3a:	2302      	movs	r3, #2
  }
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3714      	adds	r7, #20
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bc80      	pop	{r7}
 8005e44:	4770      	bx	lr

08005e46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b082      	sub	sp, #8
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68da      	ldr	r2, [r3, #12]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7ff feee 	bl	8005c48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b086      	sub	sp, #24
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b22      	cmp	r3, #34	; 0x22
 8005e88:	f040 8099 	bne.w	8005fbe <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e94:	d117      	bne.n	8005ec6 <UART_Receive_IT+0x50>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d113      	bne.n	8005ec6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebe:	1c9a      	adds	r2, r3, #2
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	629a      	str	r2, [r3, #40]	; 0x28
 8005ec4:	e026      	b.n	8005f14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eca:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed8:	d007      	beq.n	8005eea <UART_Receive_IT+0x74>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10a      	bne.n	8005ef8 <UART_Receive_IT+0x82>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	701a      	strb	r2, [r3, #0]
 8005ef6:	e008      	b.n	8005f0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	4619      	mov	r1, r3
 8005f22:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d148      	bne.n	8005fba <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f022 0220 	bic.w	r2, r2, #32
 8005f36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68da      	ldr	r2, [r3, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695a      	ldr	r2, [r3, #20]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0201 	bic.w	r2, r2, #1
 8005f56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d123      	bne.n	8005fb0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68da      	ldr	r2, [r3, #12]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0210 	bic.w	r2, r2, #16
 8005f7c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0310 	and.w	r3, r3, #16
 8005f88:	2b10      	cmp	r3, #16
 8005f8a:	d10a      	bne.n	8005fa2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	60fb      	str	r3, [r7, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	60fb      	str	r3, [r7, #12]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	60fb      	str	r3, [r7, #12]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f7ff fe68 	bl	8005c7e <HAL_UARTEx_RxEventCallback>
 8005fae:	e002      	b.n	8005fb6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f7ff fe52 	bl	8005c5a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	e002      	b.n	8005fc0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	e000      	b.n	8005fc0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005fbe:	2302      	movs	r3, #2
  }
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006002:	f023 030c 	bic.w	r3, r3, #12
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	68b9      	ldr	r1, [r7, #8]
 800600c:	430b      	orrs	r3, r1
 800600e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699a      	ldr	r2, [r3, #24]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a2c      	ldr	r2, [pc, #176]	; (80060dc <UART_SetConfig+0x114>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d103      	bne.n	8006038 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006030:	f7fe fe9e 	bl	8004d70 <HAL_RCC_GetPCLK2Freq>
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	e002      	b.n	800603e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006038:	f7fe fe86 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 800603c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009a      	lsls	r2, r3, #2
 8006048:	441a      	add	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	fbb2 f3f3 	udiv	r3, r2, r3
 8006054:	4a22      	ldr	r2, [pc, #136]	; (80060e0 <UART_SetConfig+0x118>)
 8006056:	fba2 2303 	umull	r2, r3, r2, r3
 800605a:	095b      	lsrs	r3, r3, #5
 800605c:	0119      	lsls	r1, r3, #4
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4613      	mov	r3, r2
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4413      	add	r3, r2
 8006066:	009a      	lsls	r2, r3, #2
 8006068:	441a      	add	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	fbb2 f2f3 	udiv	r2, r2, r3
 8006074:	4b1a      	ldr	r3, [pc, #104]	; (80060e0 <UART_SetConfig+0x118>)
 8006076:	fba3 0302 	umull	r0, r3, r3, r2
 800607a:	095b      	lsrs	r3, r3, #5
 800607c:	2064      	movs	r0, #100	; 0x64
 800607e:	fb00 f303 	mul.w	r3, r0, r3
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	3332      	adds	r3, #50	; 0x32
 8006088:	4a15      	ldr	r2, [pc, #84]	; (80060e0 <UART_SetConfig+0x118>)
 800608a:	fba2 2303 	umull	r2, r3, r2, r3
 800608e:	095b      	lsrs	r3, r3, #5
 8006090:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006094:	4419      	add	r1, r3
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	4613      	mov	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	009a      	lsls	r2, r3, #2
 80060a0:	441a      	add	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80060ac:	4b0c      	ldr	r3, [pc, #48]	; (80060e0 <UART_SetConfig+0x118>)
 80060ae:	fba3 0302 	umull	r0, r3, r3, r2
 80060b2:	095b      	lsrs	r3, r3, #5
 80060b4:	2064      	movs	r0, #100	; 0x64
 80060b6:	fb00 f303 	mul.w	r3, r0, r3
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	3332      	adds	r3, #50	; 0x32
 80060c0:	4a07      	ldr	r2, [pc, #28]	; (80060e0 <UART_SetConfig+0x118>)
 80060c2:	fba2 2303 	umull	r2, r3, r2, r3
 80060c6:	095b      	lsrs	r3, r3, #5
 80060c8:	f003 020f 	and.w	r2, r3, #15
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	440a      	add	r2, r1
 80060d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80060d4:	bf00      	nop
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	40013800 	.word	0x40013800
 80060e0:	51eb851f 	.word	0x51eb851f

080060e4 <__errno>:
 80060e4:	4b01      	ldr	r3, [pc, #4]	; (80060ec <__errno+0x8>)
 80060e6:	6818      	ldr	r0, [r3, #0]
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	20000024 	.word	0x20000024

080060f0 <__libc_init_array>:
 80060f0:	b570      	push	{r4, r5, r6, lr}
 80060f2:	2600      	movs	r6, #0
 80060f4:	4d0c      	ldr	r5, [pc, #48]	; (8006128 <__libc_init_array+0x38>)
 80060f6:	4c0d      	ldr	r4, [pc, #52]	; (800612c <__libc_init_array+0x3c>)
 80060f8:	1b64      	subs	r4, r4, r5
 80060fa:	10a4      	asrs	r4, r4, #2
 80060fc:	42a6      	cmp	r6, r4
 80060fe:	d109      	bne.n	8006114 <__libc_init_array+0x24>
 8006100:	f002 fe90 	bl	8008e24 <_init>
 8006104:	2600      	movs	r6, #0
 8006106:	4d0a      	ldr	r5, [pc, #40]	; (8006130 <__libc_init_array+0x40>)
 8006108:	4c0a      	ldr	r4, [pc, #40]	; (8006134 <__libc_init_array+0x44>)
 800610a:	1b64      	subs	r4, r4, r5
 800610c:	10a4      	asrs	r4, r4, #2
 800610e:	42a6      	cmp	r6, r4
 8006110:	d105      	bne.n	800611e <__libc_init_array+0x2e>
 8006112:	bd70      	pop	{r4, r5, r6, pc}
 8006114:	f855 3b04 	ldr.w	r3, [r5], #4
 8006118:	4798      	blx	r3
 800611a:	3601      	adds	r6, #1
 800611c:	e7ee      	b.n	80060fc <__libc_init_array+0xc>
 800611e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006122:	4798      	blx	r3
 8006124:	3601      	adds	r6, #1
 8006126:	e7f2      	b.n	800610e <__libc_init_array+0x1e>
 8006128:	0800929c 	.word	0x0800929c
 800612c:	0800929c 	.word	0x0800929c
 8006130:	0800929c 	.word	0x0800929c
 8006134:	080092a0 	.word	0x080092a0

08006138 <memset>:
 8006138:	4603      	mov	r3, r0
 800613a:	4402      	add	r2, r0
 800613c:	4293      	cmp	r3, r2
 800613e:	d100      	bne.n	8006142 <memset+0xa>
 8006140:	4770      	bx	lr
 8006142:	f803 1b01 	strb.w	r1, [r3], #1
 8006146:	e7f9      	b.n	800613c <memset+0x4>

08006148 <__cvt>:
 8006148:	2b00      	cmp	r3, #0
 800614a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800614e:	461f      	mov	r7, r3
 8006150:	bfbb      	ittet	lt
 8006152:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006156:	461f      	movlt	r7, r3
 8006158:	2300      	movge	r3, #0
 800615a:	232d      	movlt	r3, #45	; 0x2d
 800615c:	b088      	sub	sp, #32
 800615e:	4614      	mov	r4, r2
 8006160:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006162:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006164:	7013      	strb	r3, [r2, #0]
 8006166:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006168:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800616c:	f023 0820 	bic.w	r8, r3, #32
 8006170:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006174:	d005      	beq.n	8006182 <__cvt+0x3a>
 8006176:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800617a:	d100      	bne.n	800617e <__cvt+0x36>
 800617c:	3501      	adds	r5, #1
 800617e:	2302      	movs	r3, #2
 8006180:	e000      	b.n	8006184 <__cvt+0x3c>
 8006182:	2303      	movs	r3, #3
 8006184:	aa07      	add	r2, sp, #28
 8006186:	9204      	str	r2, [sp, #16]
 8006188:	aa06      	add	r2, sp, #24
 800618a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800618e:	e9cd 3500 	strd	r3, r5, [sp]
 8006192:	4622      	mov	r2, r4
 8006194:	463b      	mov	r3, r7
 8006196:	f000 fe13 	bl	8006dc0 <_dtoa_r>
 800619a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800619e:	4606      	mov	r6, r0
 80061a0:	d102      	bne.n	80061a8 <__cvt+0x60>
 80061a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061a4:	07db      	lsls	r3, r3, #31
 80061a6:	d522      	bpl.n	80061ee <__cvt+0xa6>
 80061a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061ac:	eb06 0905 	add.w	r9, r6, r5
 80061b0:	d110      	bne.n	80061d4 <__cvt+0x8c>
 80061b2:	7833      	ldrb	r3, [r6, #0]
 80061b4:	2b30      	cmp	r3, #48	; 0x30
 80061b6:	d10a      	bne.n	80061ce <__cvt+0x86>
 80061b8:	2200      	movs	r2, #0
 80061ba:	2300      	movs	r3, #0
 80061bc:	4620      	mov	r0, r4
 80061be:	4639      	mov	r1, r7
 80061c0:	f7fa fbf2 	bl	80009a8 <__aeabi_dcmpeq>
 80061c4:	b918      	cbnz	r0, 80061ce <__cvt+0x86>
 80061c6:	f1c5 0501 	rsb	r5, r5, #1
 80061ca:	f8ca 5000 	str.w	r5, [sl]
 80061ce:	f8da 3000 	ldr.w	r3, [sl]
 80061d2:	4499      	add	r9, r3
 80061d4:	2200      	movs	r2, #0
 80061d6:	2300      	movs	r3, #0
 80061d8:	4620      	mov	r0, r4
 80061da:	4639      	mov	r1, r7
 80061dc:	f7fa fbe4 	bl	80009a8 <__aeabi_dcmpeq>
 80061e0:	b108      	cbz	r0, 80061e6 <__cvt+0x9e>
 80061e2:	f8cd 901c 	str.w	r9, [sp, #28]
 80061e6:	2230      	movs	r2, #48	; 0x30
 80061e8:	9b07      	ldr	r3, [sp, #28]
 80061ea:	454b      	cmp	r3, r9
 80061ec:	d307      	bcc.n	80061fe <__cvt+0xb6>
 80061ee:	4630      	mov	r0, r6
 80061f0:	9b07      	ldr	r3, [sp, #28]
 80061f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80061f4:	1b9b      	subs	r3, r3, r6
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	b008      	add	sp, #32
 80061fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061fe:	1c59      	adds	r1, r3, #1
 8006200:	9107      	str	r1, [sp, #28]
 8006202:	701a      	strb	r2, [r3, #0]
 8006204:	e7f0      	b.n	80061e8 <__cvt+0xa0>

08006206 <__exponent>:
 8006206:	4603      	mov	r3, r0
 8006208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800620a:	2900      	cmp	r1, #0
 800620c:	f803 2b02 	strb.w	r2, [r3], #2
 8006210:	bfb6      	itet	lt
 8006212:	222d      	movlt	r2, #45	; 0x2d
 8006214:	222b      	movge	r2, #43	; 0x2b
 8006216:	4249      	neglt	r1, r1
 8006218:	2909      	cmp	r1, #9
 800621a:	7042      	strb	r2, [r0, #1]
 800621c:	dd2b      	ble.n	8006276 <__exponent+0x70>
 800621e:	f10d 0407 	add.w	r4, sp, #7
 8006222:	46a4      	mov	ip, r4
 8006224:	270a      	movs	r7, #10
 8006226:	fb91 f6f7 	sdiv	r6, r1, r7
 800622a:	460a      	mov	r2, r1
 800622c:	46a6      	mov	lr, r4
 800622e:	fb07 1516 	mls	r5, r7, r6, r1
 8006232:	2a63      	cmp	r2, #99	; 0x63
 8006234:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006238:	4631      	mov	r1, r6
 800623a:	f104 34ff 	add.w	r4, r4, #4294967295
 800623e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006242:	dcf0      	bgt.n	8006226 <__exponent+0x20>
 8006244:	3130      	adds	r1, #48	; 0x30
 8006246:	f1ae 0502 	sub.w	r5, lr, #2
 800624a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800624e:	4629      	mov	r1, r5
 8006250:	1c44      	adds	r4, r0, #1
 8006252:	4561      	cmp	r1, ip
 8006254:	d30a      	bcc.n	800626c <__exponent+0x66>
 8006256:	f10d 0209 	add.w	r2, sp, #9
 800625a:	eba2 020e 	sub.w	r2, r2, lr
 800625e:	4565      	cmp	r5, ip
 8006260:	bf88      	it	hi
 8006262:	2200      	movhi	r2, #0
 8006264:	4413      	add	r3, r2
 8006266:	1a18      	subs	r0, r3, r0
 8006268:	b003      	add	sp, #12
 800626a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800626c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006270:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006274:	e7ed      	b.n	8006252 <__exponent+0x4c>
 8006276:	2330      	movs	r3, #48	; 0x30
 8006278:	3130      	adds	r1, #48	; 0x30
 800627a:	7083      	strb	r3, [r0, #2]
 800627c:	70c1      	strb	r1, [r0, #3]
 800627e:	1d03      	adds	r3, r0, #4
 8006280:	e7f1      	b.n	8006266 <__exponent+0x60>
	...

08006284 <_printf_float>:
 8006284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006288:	b091      	sub	sp, #68	; 0x44
 800628a:	460c      	mov	r4, r1
 800628c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006290:	4616      	mov	r6, r2
 8006292:	461f      	mov	r7, r3
 8006294:	4605      	mov	r5, r0
 8006296:	f001 fd35 	bl	8007d04 <_localeconv_r>
 800629a:	6803      	ldr	r3, [r0, #0]
 800629c:	4618      	mov	r0, r3
 800629e:	9309      	str	r3, [sp, #36]	; 0x24
 80062a0:	f7f9 ff56 	bl	8000150 <strlen>
 80062a4:	2300      	movs	r3, #0
 80062a6:	930e      	str	r3, [sp, #56]	; 0x38
 80062a8:	f8d8 3000 	ldr.w	r3, [r8]
 80062ac:	900a      	str	r0, [sp, #40]	; 0x28
 80062ae:	3307      	adds	r3, #7
 80062b0:	f023 0307 	bic.w	r3, r3, #7
 80062b4:	f103 0208 	add.w	r2, r3, #8
 80062b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80062bc:	f8d4 b000 	ldr.w	fp, [r4]
 80062c0:	f8c8 2000 	str.w	r2, [r8]
 80062c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062cc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80062d0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80062d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80062d6:	f04f 32ff 	mov.w	r2, #4294967295
 80062da:	4640      	mov	r0, r8
 80062dc:	4b9c      	ldr	r3, [pc, #624]	; (8006550 <_printf_float+0x2cc>)
 80062de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062e0:	f7fa fb94 	bl	8000a0c <__aeabi_dcmpun>
 80062e4:	bb70      	cbnz	r0, 8006344 <_printf_float+0xc0>
 80062e6:	f04f 32ff 	mov.w	r2, #4294967295
 80062ea:	4640      	mov	r0, r8
 80062ec:	4b98      	ldr	r3, [pc, #608]	; (8006550 <_printf_float+0x2cc>)
 80062ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062f0:	f7fa fb6e 	bl	80009d0 <__aeabi_dcmple>
 80062f4:	bb30      	cbnz	r0, 8006344 <_printf_float+0xc0>
 80062f6:	2200      	movs	r2, #0
 80062f8:	2300      	movs	r3, #0
 80062fa:	4640      	mov	r0, r8
 80062fc:	4651      	mov	r1, sl
 80062fe:	f7fa fb5d 	bl	80009bc <__aeabi_dcmplt>
 8006302:	b110      	cbz	r0, 800630a <_printf_float+0x86>
 8006304:	232d      	movs	r3, #45	; 0x2d
 8006306:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800630a:	4b92      	ldr	r3, [pc, #584]	; (8006554 <_printf_float+0x2d0>)
 800630c:	4892      	ldr	r0, [pc, #584]	; (8006558 <_printf_float+0x2d4>)
 800630e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006312:	bf94      	ite	ls
 8006314:	4698      	movls	r8, r3
 8006316:	4680      	movhi	r8, r0
 8006318:	2303      	movs	r3, #3
 800631a:	f04f 0a00 	mov.w	sl, #0
 800631e:	6123      	str	r3, [r4, #16]
 8006320:	f02b 0304 	bic.w	r3, fp, #4
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	4633      	mov	r3, r6
 8006328:	4621      	mov	r1, r4
 800632a:	4628      	mov	r0, r5
 800632c:	9700      	str	r7, [sp, #0]
 800632e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006330:	f000 f9d4 	bl	80066dc <_printf_common>
 8006334:	3001      	adds	r0, #1
 8006336:	f040 8090 	bne.w	800645a <_printf_float+0x1d6>
 800633a:	f04f 30ff 	mov.w	r0, #4294967295
 800633e:	b011      	add	sp, #68	; 0x44
 8006340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006344:	4642      	mov	r2, r8
 8006346:	4653      	mov	r3, sl
 8006348:	4640      	mov	r0, r8
 800634a:	4651      	mov	r1, sl
 800634c:	f7fa fb5e 	bl	8000a0c <__aeabi_dcmpun>
 8006350:	b148      	cbz	r0, 8006366 <_printf_float+0xe2>
 8006352:	f1ba 0f00 	cmp.w	sl, #0
 8006356:	bfb8      	it	lt
 8006358:	232d      	movlt	r3, #45	; 0x2d
 800635a:	4880      	ldr	r0, [pc, #512]	; (800655c <_printf_float+0x2d8>)
 800635c:	bfb8      	it	lt
 800635e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006362:	4b7f      	ldr	r3, [pc, #508]	; (8006560 <_printf_float+0x2dc>)
 8006364:	e7d3      	b.n	800630e <_printf_float+0x8a>
 8006366:	6863      	ldr	r3, [r4, #4]
 8006368:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	d142      	bne.n	80063f6 <_printf_float+0x172>
 8006370:	2306      	movs	r3, #6
 8006372:	6063      	str	r3, [r4, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	9206      	str	r2, [sp, #24]
 8006378:	aa0e      	add	r2, sp, #56	; 0x38
 800637a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800637e:	aa0d      	add	r2, sp, #52	; 0x34
 8006380:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006384:	9203      	str	r2, [sp, #12]
 8006386:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800638a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800638e:	6023      	str	r3, [r4, #0]
 8006390:	6863      	ldr	r3, [r4, #4]
 8006392:	4642      	mov	r2, r8
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	4628      	mov	r0, r5
 8006398:	4653      	mov	r3, sl
 800639a:	910b      	str	r1, [sp, #44]	; 0x2c
 800639c:	f7ff fed4 	bl	8006148 <__cvt>
 80063a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063a2:	4680      	mov	r8, r0
 80063a4:	2947      	cmp	r1, #71	; 0x47
 80063a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80063a8:	d108      	bne.n	80063bc <_printf_float+0x138>
 80063aa:	1cc8      	adds	r0, r1, #3
 80063ac:	db02      	blt.n	80063b4 <_printf_float+0x130>
 80063ae:	6863      	ldr	r3, [r4, #4]
 80063b0:	4299      	cmp	r1, r3
 80063b2:	dd40      	ble.n	8006436 <_printf_float+0x1b2>
 80063b4:	f1a9 0902 	sub.w	r9, r9, #2
 80063b8:	fa5f f989 	uxtb.w	r9, r9
 80063bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80063c0:	d81f      	bhi.n	8006402 <_printf_float+0x17e>
 80063c2:	464a      	mov	r2, r9
 80063c4:	3901      	subs	r1, #1
 80063c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063ca:	910d      	str	r1, [sp, #52]	; 0x34
 80063cc:	f7ff ff1b 	bl	8006206 <__exponent>
 80063d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063d2:	4682      	mov	sl, r0
 80063d4:	1813      	adds	r3, r2, r0
 80063d6:	2a01      	cmp	r2, #1
 80063d8:	6123      	str	r3, [r4, #16]
 80063da:	dc02      	bgt.n	80063e2 <_printf_float+0x15e>
 80063dc:	6822      	ldr	r2, [r4, #0]
 80063de:	07d2      	lsls	r2, r2, #31
 80063e0:	d501      	bpl.n	80063e6 <_printf_float+0x162>
 80063e2:	3301      	adds	r3, #1
 80063e4:	6123      	str	r3, [r4, #16]
 80063e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d09b      	beq.n	8006326 <_printf_float+0xa2>
 80063ee:	232d      	movs	r3, #45	; 0x2d
 80063f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063f4:	e797      	b.n	8006326 <_printf_float+0xa2>
 80063f6:	2947      	cmp	r1, #71	; 0x47
 80063f8:	d1bc      	bne.n	8006374 <_printf_float+0xf0>
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1ba      	bne.n	8006374 <_printf_float+0xf0>
 80063fe:	2301      	movs	r3, #1
 8006400:	e7b7      	b.n	8006372 <_printf_float+0xee>
 8006402:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006406:	d118      	bne.n	800643a <_printf_float+0x1b6>
 8006408:	2900      	cmp	r1, #0
 800640a:	6863      	ldr	r3, [r4, #4]
 800640c:	dd0b      	ble.n	8006426 <_printf_float+0x1a2>
 800640e:	6121      	str	r1, [r4, #16]
 8006410:	b913      	cbnz	r3, 8006418 <_printf_float+0x194>
 8006412:	6822      	ldr	r2, [r4, #0]
 8006414:	07d0      	lsls	r0, r2, #31
 8006416:	d502      	bpl.n	800641e <_printf_float+0x19a>
 8006418:	3301      	adds	r3, #1
 800641a:	440b      	add	r3, r1
 800641c:	6123      	str	r3, [r4, #16]
 800641e:	f04f 0a00 	mov.w	sl, #0
 8006422:	65a1      	str	r1, [r4, #88]	; 0x58
 8006424:	e7df      	b.n	80063e6 <_printf_float+0x162>
 8006426:	b913      	cbnz	r3, 800642e <_printf_float+0x1aa>
 8006428:	6822      	ldr	r2, [r4, #0]
 800642a:	07d2      	lsls	r2, r2, #31
 800642c:	d501      	bpl.n	8006432 <_printf_float+0x1ae>
 800642e:	3302      	adds	r3, #2
 8006430:	e7f4      	b.n	800641c <_printf_float+0x198>
 8006432:	2301      	movs	r3, #1
 8006434:	e7f2      	b.n	800641c <_printf_float+0x198>
 8006436:	f04f 0967 	mov.w	r9, #103	; 0x67
 800643a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800643c:	4299      	cmp	r1, r3
 800643e:	db05      	blt.n	800644c <_printf_float+0x1c8>
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	6121      	str	r1, [r4, #16]
 8006444:	07d8      	lsls	r0, r3, #31
 8006446:	d5ea      	bpl.n	800641e <_printf_float+0x19a>
 8006448:	1c4b      	adds	r3, r1, #1
 800644a:	e7e7      	b.n	800641c <_printf_float+0x198>
 800644c:	2900      	cmp	r1, #0
 800644e:	bfcc      	ite	gt
 8006450:	2201      	movgt	r2, #1
 8006452:	f1c1 0202 	rsble	r2, r1, #2
 8006456:	4413      	add	r3, r2
 8006458:	e7e0      	b.n	800641c <_printf_float+0x198>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	055a      	lsls	r2, r3, #21
 800645e:	d407      	bmi.n	8006470 <_printf_float+0x1ec>
 8006460:	6923      	ldr	r3, [r4, #16]
 8006462:	4642      	mov	r2, r8
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	d12b      	bne.n	80064c6 <_printf_float+0x242>
 800646e:	e764      	b.n	800633a <_printf_float+0xb6>
 8006470:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006474:	f240 80dd 	bls.w	8006632 <_printf_float+0x3ae>
 8006478:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800647c:	2200      	movs	r2, #0
 800647e:	2300      	movs	r3, #0
 8006480:	f7fa fa92 	bl	80009a8 <__aeabi_dcmpeq>
 8006484:	2800      	cmp	r0, #0
 8006486:	d033      	beq.n	80064f0 <_printf_float+0x26c>
 8006488:	2301      	movs	r3, #1
 800648a:	4631      	mov	r1, r6
 800648c:	4628      	mov	r0, r5
 800648e:	4a35      	ldr	r2, [pc, #212]	; (8006564 <_printf_float+0x2e0>)
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	f43f af51 	beq.w	800633a <_printf_float+0xb6>
 8006498:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800649c:	429a      	cmp	r2, r3
 800649e:	db02      	blt.n	80064a6 <_printf_float+0x222>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	07d8      	lsls	r0, r3, #31
 80064a4:	d50f      	bpl.n	80064c6 <_printf_float+0x242>
 80064a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064aa:	4631      	mov	r1, r6
 80064ac:	4628      	mov	r0, r5
 80064ae:	47b8      	blx	r7
 80064b0:	3001      	adds	r0, #1
 80064b2:	f43f af42 	beq.w	800633a <_printf_float+0xb6>
 80064b6:	f04f 0800 	mov.w	r8, #0
 80064ba:	f104 091a 	add.w	r9, r4, #26
 80064be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064c0:	3b01      	subs	r3, #1
 80064c2:	4543      	cmp	r3, r8
 80064c4:	dc09      	bgt.n	80064da <_printf_float+0x256>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	079b      	lsls	r3, r3, #30
 80064ca:	f100 8102 	bmi.w	80066d2 <_printf_float+0x44e>
 80064ce:	68e0      	ldr	r0, [r4, #12]
 80064d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80064d2:	4298      	cmp	r0, r3
 80064d4:	bfb8      	it	lt
 80064d6:	4618      	movlt	r0, r3
 80064d8:	e731      	b.n	800633e <_printf_float+0xba>
 80064da:	2301      	movs	r3, #1
 80064dc:	464a      	mov	r2, r9
 80064de:	4631      	mov	r1, r6
 80064e0:	4628      	mov	r0, r5
 80064e2:	47b8      	blx	r7
 80064e4:	3001      	adds	r0, #1
 80064e6:	f43f af28 	beq.w	800633a <_printf_float+0xb6>
 80064ea:	f108 0801 	add.w	r8, r8, #1
 80064ee:	e7e6      	b.n	80064be <_printf_float+0x23a>
 80064f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	dc38      	bgt.n	8006568 <_printf_float+0x2e4>
 80064f6:	2301      	movs	r3, #1
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	4a19      	ldr	r2, [pc, #100]	; (8006564 <_printf_float+0x2e0>)
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	f43f af1a 	beq.w	800633a <_printf_float+0xb6>
 8006506:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800650a:	4313      	orrs	r3, r2
 800650c:	d102      	bne.n	8006514 <_printf_float+0x290>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	07d9      	lsls	r1, r3, #31
 8006512:	d5d8      	bpl.n	80064c6 <_printf_float+0x242>
 8006514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	f43f af0b 	beq.w	800633a <_printf_float+0xb6>
 8006524:	f04f 0900 	mov.w	r9, #0
 8006528:	f104 0a1a 	add.w	sl, r4, #26
 800652c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800652e:	425b      	negs	r3, r3
 8006530:	454b      	cmp	r3, r9
 8006532:	dc01      	bgt.n	8006538 <_printf_float+0x2b4>
 8006534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006536:	e794      	b.n	8006462 <_printf_float+0x1de>
 8006538:	2301      	movs	r3, #1
 800653a:	4652      	mov	r2, sl
 800653c:	4631      	mov	r1, r6
 800653e:	4628      	mov	r0, r5
 8006540:	47b8      	blx	r7
 8006542:	3001      	adds	r0, #1
 8006544:	f43f aef9 	beq.w	800633a <_printf_float+0xb6>
 8006548:	f109 0901 	add.w	r9, r9, #1
 800654c:	e7ee      	b.n	800652c <_printf_float+0x2a8>
 800654e:	bf00      	nop
 8006550:	7fefffff 	.word	0x7fefffff
 8006554:	08008ec4 	.word	0x08008ec4
 8006558:	08008ec8 	.word	0x08008ec8
 800655c:	08008ed0 	.word	0x08008ed0
 8006560:	08008ecc 	.word	0x08008ecc
 8006564:	08008ed4 	.word	0x08008ed4
 8006568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800656a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800656c:	429a      	cmp	r2, r3
 800656e:	bfa8      	it	ge
 8006570:	461a      	movge	r2, r3
 8006572:	2a00      	cmp	r2, #0
 8006574:	4691      	mov	r9, r2
 8006576:	dc37      	bgt.n	80065e8 <_printf_float+0x364>
 8006578:	f04f 0b00 	mov.w	fp, #0
 800657c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006580:	f104 021a 	add.w	r2, r4, #26
 8006584:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006588:	ebaa 0309 	sub.w	r3, sl, r9
 800658c:	455b      	cmp	r3, fp
 800658e:	dc33      	bgt.n	80065f8 <_printf_float+0x374>
 8006590:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006594:	429a      	cmp	r2, r3
 8006596:	db3b      	blt.n	8006610 <_printf_float+0x38c>
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	07da      	lsls	r2, r3, #31
 800659c:	d438      	bmi.n	8006610 <_printf_float+0x38c>
 800659e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80065a2:	eba3 020a 	sub.w	r2, r3, sl
 80065a6:	eba3 0901 	sub.w	r9, r3, r1
 80065aa:	4591      	cmp	r9, r2
 80065ac:	bfa8      	it	ge
 80065ae:	4691      	movge	r9, r2
 80065b0:	f1b9 0f00 	cmp.w	r9, #0
 80065b4:	dc34      	bgt.n	8006620 <_printf_float+0x39c>
 80065b6:	f04f 0800 	mov.w	r8, #0
 80065ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065be:	f104 0a1a 	add.w	sl, r4, #26
 80065c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065c6:	1a9b      	subs	r3, r3, r2
 80065c8:	eba3 0309 	sub.w	r3, r3, r9
 80065cc:	4543      	cmp	r3, r8
 80065ce:	f77f af7a 	ble.w	80064c6 <_printf_float+0x242>
 80065d2:	2301      	movs	r3, #1
 80065d4:	4652      	mov	r2, sl
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f aeac 	beq.w	800633a <_printf_float+0xb6>
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	e7ec      	b.n	80065c2 <_printf_float+0x33e>
 80065e8:	4613      	mov	r3, r2
 80065ea:	4631      	mov	r1, r6
 80065ec:	4642      	mov	r2, r8
 80065ee:	4628      	mov	r0, r5
 80065f0:	47b8      	blx	r7
 80065f2:	3001      	adds	r0, #1
 80065f4:	d1c0      	bne.n	8006578 <_printf_float+0x2f4>
 80065f6:	e6a0      	b.n	800633a <_printf_float+0xb6>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4631      	mov	r1, r6
 80065fc:	4628      	mov	r0, r5
 80065fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f ae99 	beq.w	800633a <_printf_float+0xb6>
 8006608:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800660a:	f10b 0b01 	add.w	fp, fp, #1
 800660e:	e7b9      	b.n	8006584 <_printf_float+0x300>
 8006610:	4631      	mov	r1, r6
 8006612:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006616:	4628      	mov	r0, r5
 8006618:	47b8      	blx	r7
 800661a:	3001      	adds	r0, #1
 800661c:	d1bf      	bne.n	800659e <_printf_float+0x31a>
 800661e:	e68c      	b.n	800633a <_printf_float+0xb6>
 8006620:	464b      	mov	r3, r9
 8006622:	4631      	mov	r1, r6
 8006624:	4628      	mov	r0, r5
 8006626:	eb08 020a 	add.w	r2, r8, sl
 800662a:	47b8      	blx	r7
 800662c:	3001      	adds	r0, #1
 800662e:	d1c2      	bne.n	80065b6 <_printf_float+0x332>
 8006630:	e683      	b.n	800633a <_printf_float+0xb6>
 8006632:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006634:	2a01      	cmp	r2, #1
 8006636:	dc01      	bgt.n	800663c <_printf_float+0x3b8>
 8006638:	07db      	lsls	r3, r3, #31
 800663a:	d537      	bpl.n	80066ac <_printf_float+0x428>
 800663c:	2301      	movs	r3, #1
 800663e:	4642      	mov	r2, r8
 8006640:	4631      	mov	r1, r6
 8006642:	4628      	mov	r0, r5
 8006644:	47b8      	blx	r7
 8006646:	3001      	adds	r0, #1
 8006648:	f43f ae77 	beq.w	800633a <_printf_float+0xb6>
 800664c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006650:	4631      	mov	r1, r6
 8006652:	4628      	mov	r0, r5
 8006654:	47b8      	blx	r7
 8006656:	3001      	adds	r0, #1
 8006658:	f43f ae6f 	beq.w	800633a <_printf_float+0xb6>
 800665c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006660:	2200      	movs	r2, #0
 8006662:	2300      	movs	r3, #0
 8006664:	f7fa f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 8006668:	b9d8      	cbnz	r0, 80066a2 <_printf_float+0x41e>
 800666a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800666c:	f108 0201 	add.w	r2, r8, #1
 8006670:	3b01      	subs	r3, #1
 8006672:	4631      	mov	r1, r6
 8006674:	4628      	mov	r0, r5
 8006676:	47b8      	blx	r7
 8006678:	3001      	adds	r0, #1
 800667a:	d10e      	bne.n	800669a <_printf_float+0x416>
 800667c:	e65d      	b.n	800633a <_printf_float+0xb6>
 800667e:	2301      	movs	r3, #1
 8006680:	464a      	mov	r2, r9
 8006682:	4631      	mov	r1, r6
 8006684:	4628      	mov	r0, r5
 8006686:	47b8      	blx	r7
 8006688:	3001      	adds	r0, #1
 800668a:	f43f ae56 	beq.w	800633a <_printf_float+0xb6>
 800668e:	f108 0801 	add.w	r8, r8, #1
 8006692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006694:	3b01      	subs	r3, #1
 8006696:	4543      	cmp	r3, r8
 8006698:	dcf1      	bgt.n	800667e <_printf_float+0x3fa>
 800669a:	4653      	mov	r3, sl
 800669c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066a0:	e6e0      	b.n	8006464 <_printf_float+0x1e0>
 80066a2:	f04f 0800 	mov.w	r8, #0
 80066a6:	f104 091a 	add.w	r9, r4, #26
 80066aa:	e7f2      	b.n	8006692 <_printf_float+0x40e>
 80066ac:	2301      	movs	r3, #1
 80066ae:	4642      	mov	r2, r8
 80066b0:	e7df      	b.n	8006672 <_printf_float+0x3ee>
 80066b2:	2301      	movs	r3, #1
 80066b4:	464a      	mov	r2, r9
 80066b6:	4631      	mov	r1, r6
 80066b8:	4628      	mov	r0, r5
 80066ba:	47b8      	blx	r7
 80066bc:	3001      	adds	r0, #1
 80066be:	f43f ae3c 	beq.w	800633a <_printf_float+0xb6>
 80066c2:	f108 0801 	add.w	r8, r8, #1
 80066c6:	68e3      	ldr	r3, [r4, #12]
 80066c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80066ca:	1a5b      	subs	r3, r3, r1
 80066cc:	4543      	cmp	r3, r8
 80066ce:	dcf0      	bgt.n	80066b2 <_printf_float+0x42e>
 80066d0:	e6fd      	b.n	80064ce <_printf_float+0x24a>
 80066d2:	f04f 0800 	mov.w	r8, #0
 80066d6:	f104 0919 	add.w	r9, r4, #25
 80066da:	e7f4      	b.n	80066c6 <_printf_float+0x442>

080066dc <_printf_common>:
 80066dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066e0:	4616      	mov	r6, r2
 80066e2:	4699      	mov	r9, r3
 80066e4:	688a      	ldr	r2, [r1, #8]
 80066e6:	690b      	ldr	r3, [r1, #16]
 80066e8:	4607      	mov	r7, r0
 80066ea:	4293      	cmp	r3, r2
 80066ec:	bfb8      	it	lt
 80066ee:	4613      	movlt	r3, r2
 80066f0:	6033      	str	r3, [r6, #0]
 80066f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066f6:	460c      	mov	r4, r1
 80066f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066fc:	b10a      	cbz	r2, 8006702 <_printf_common+0x26>
 80066fe:	3301      	adds	r3, #1
 8006700:	6033      	str	r3, [r6, #0]
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	0699      	lsls	r1, r3, #26
 8006706:	bf42      	ittt	mi
 8006708:	6833      	ldrmi	r3, [r6, #0]
 800670a:	3302      	addmi	r3, #2
 800670c:	6033      	strmi	r3, [r6, #0]
 800670e:	6825      	ldr	r5, [r4, #0]
 8006710:	f015 0506 	ands.w	r5, r5, #6
 8006714:	d106      	bne.n	8006724 <_printf_common+0x48>
 8006716:	f104 0a19 	add.w	sl, r4, #25
 800671a:	68e3      	ldr	r3, [r4, #12]
 800671c:	6832      	ldr	r2, [r6, #0]
 800671e:	1a9b      	subs	r3, r3, r2
 8006720:	42ab      	cmp	r3, r5
 8006722:	dc28      	bgt.n	8006776 <_printf_common+0x9a>
 8006724:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006728:	1e13      	subs	r3, r2, #0
 800672a:	6822      	ldr	r2, [r4, #0]
 800672c:	bf18      	it	ne
 800672e:	2301      	movne	r3, #1
 8006730:	0692      	lsls	r2, r2, #26
 8006732:	d42d      	bmi.n	8006790 <_printf_common+0xb4>
 8006734:	4649      	mov	r1, r9
 8006736:	4638      	mov	r0, r7
 8006738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800673c:	47c0      	blx	r8
 800673e:	3001      	adds	r0, #1
 8006740:	d020      	beq.n	8006784 <_printf_common+0xa8>
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	68e5      	ldr	r5, [r4, #12]
 8006746:	f003 0306 	and.w	r3, r3, #6
 800674a:	2b04      	cmp	r3, #4
 800674c:	bf18      	it	ne
 800674e:	2500      	movne	r5, #0
 8006750:	6832      	ldr	r2, [r6, #0]
 8006752:	f04f 0600 	mov.w	r6, #0
 8006756:	68a3      	ldr	r3, [r4, #8]
 8006758:	bf08      	it	eq
 800675a:	1aad      	subeq	r5, r5, r2
 800675c:	6922      	ldr	r2, [r4, #16]
 800675e:	bf08      	it	eq
 8006760:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006764:	4293      	cmp	r3, r2
 8006766:	bfc4      	itt	gt
 8006768:	1a9b      	subgt	r3, r3, r2
 800676a:	18ed      	addgt	r5, r5, r3
 800676c:	341a      	adds	r4, #26
 800676e:	42b5      	cmp	r5, r6
 8006770:	d11a      	bne.n	80067a8 <_printf_common+0xcc>
 8006772:	2000      	movs	r0, #0
 8006774:	e008      	b.n	8006788 <_printf_common+0xac>
 8006776:	2301      	movs	r3, #1
 8006778:	4652      	mov	r2, sl
 800677a:	4649      	mov	r1, r9
 800677c:	4638      	mov	r0, r7
 800677e:	47c0      	blx	r8
 8006780:	3001      	adds	r0, #1
 8006782:	d103      	bne.n	800678c <_printf_common+0xb0>
 8006784:	f04f 30ff 	mov.w	r0, #4294967295
 8006788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800678c:	3501      	adds	r5, #1
 800678e:	e7c4      	b.n	800671a <_printf_common+0x3e>
 8006790:	2030      	movs	r0, #48	; 0x30
 8006792:	18e1      	adds	r1, r4, r3
 8006794:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800679e:	4422      	add	r2, r4
 80067a0:	3302      	adds	r3, #2
 80067a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067a6:	e7c5      	b.n	8006734 <_printf_common+0x58>
 80067a8:	2301      	movs	r3, #1
 80067aa:	4622      	mov	r2, r4
 80067ac:	4649      	mov	r1, r9
 80067ae:	4638      	mov	r0, r7
 80067b0:	47c0      	blx	r8
 80067b2:	3001      	adds	r0, #1
 80067b4:	d0e6      	beq.n	8006784 <_printf_common+0xa8>
 80067b6:	3601      	adds	r6, #1
 80067b8:	e7d9      	b.n	800676e <_printf_common+0x92>
	...

080067bc <_printf_i>:
 80067bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067c0:	7e0f      	ldrb	r7, [r1, #24]
 80067c2:	4691      	mov	r9, r2
 80067c4:	2f78      	cmp	r7, #120	; 0x78
 80067c6:	4680      	mov	r8, r0
 80067c8:	460c      	mov	r4, r1
 80067ca:	469a      	mov	sl, r3
 80067cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067d2:	d807      	bhi.n	80067e4 <_printf_i+0x28>
 80067d4:	2f62      	cmp	r7, #98	; 0x62
 80067d6:	d80a      	bhi.n	80067ee <_printf_i+0x32>
 80067d8:	2f00      	cmp	r7, #0
 80067da:	f000 80d9 	beq.w	8006990 <_printf_i+0x1d4>
 80067de:	2f58      	cmp	r7, #88	; 0x58
 80067e0:	f000 80a4 	beq.w	800692c <_printf_i+0x170>
 80067e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067ec:	e03a      	b.n	8006864 <_printf_i+0xa8>
 80067ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067f2:	2b15      	cmp	r3, #21
 80067f4:	d8f6      	bhi.n	80067e4 <_printf_i+0x28>
 80067f6:	a101      	add	r1, pc, #4	; (adr r1, 80067fc <_printf_i+0x40>)
 80067f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067fc:	08006855 	.word	0x08006855
 8006800:	08006869 	.word	0x08006869
 8006804:	080067e5 	.word	0x080067e5
 8006808:	080067e5 	.word	0x080067e5
 800680c:	080067e5 	.word	0x080067e5
 8006810:	080067e5 	.word	0x080067e5
 8006814:	08006869 	.word	0x08006869
 8006818:	080067e5 	.word	0x080067e5
 800681c:	080067e5 	.word	0x080067e5
 8006820:	080067e5 	.word	0x080067e5
 8006824:	080067e5 	.word	0x080067e5
 8006828:	08006977 	.word	0x08006977
 800682c:	08006899 	.word	0x08006899
 8006830:	08006959 	.word	0x08006959
 8006834:	080067e5 	.word	0x080067e5
 8006838:	080067e5 	.word	0x080067e5
 800683c:	08006999 	.word	0x08006999
 8006840:	080067e5 	.word	0x080067e5
 8006844:	08006899 	.word	0x08006899
 8006848:	080067e5 	.word	0x080067e5
 800684c:	080067e5 	.word	0x080067e5
 8006850:	08006961 	.word	0x08006961
 8006854:	682b      	ldr	r3, [r5, #0]
 8006856:	1d1a      	adds	r2, r3, #4
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	602a      	str	r2, [r5, #0]
 800685c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006864:	2301      	movs	r3, #1
 8006866:	e0a4      	b.n	80069b2 <_printf_i+0x1f6>
 8006868:	6820      	ldr	r0, [r4, #0]
 800686a:	6829      	ldr	r1, [r5, #0]
 800686c:	0606      	lsls	r6, r0, #24
 800686e:	f101 0304 	add.w	r3, r1, #4
 8006872:	d50a      	bpl.n	800688a <_printf_i+0xce>
 8006874:	680e      	ldr	r6, [r1, #0]
 8006876:	602b      	str	r3, [r5, #0]
 8006878:	2e00      	cmp	r6, #0
 800687a:	da03      	bge.n	8006884 <_printf_i+0xc8>
 800687c:	232d      	movs	r3, #45	; 0x2d
 800687e:	4276      	negs	r6, r6
 8006880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006884:	230a      	movs	r3, #10
 8006886:	485e      	ldr	r0, [pc, #376]	; (8006a00 <_printf_i+0x244>)
 8006888:	e019      	b.n	80068be <_printf_i+0x102>
 800688a:	680e      	ldr	r6, [r1, #0]
 800688c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006890:	602b      	str	r3, [r5, #0]
 8006892:	bf18      	it	ne
 8006894:	b236      	sxthne	r6, r6
 8006896:	e7ef      	b.n	8006878 <_printf_i+0xbc>
 8006898:	682b      	ldr	r3, [r5, #0]
 800689a:	6820      	ldr	r0, [r4, #0]
 800689c:	1d19      	adds	r1, r3, #4
 800689e:	6029      	str	r1, [r5, #0]
 80068a0:	0601      	lsls	r1, r0, #24
 80068a2:	d501      	bpl.n	80068a8 <_printf_i+0xec>
 80068a4:	681e      	ldr	r6, [r3, #0]
 80068a6:	e002      	b.n	80068ae <_printf_i+0xf2>
 80068a8:	0646      	lsls	r6, r0, #25
 80068aa:	d5fb      	bpl.n	80068a4 <_printf_i+0xe8>
 80068ac:	881e      	ldrh	r6, [r3, #0]
 80068ae:	2f6f      	cmp	r7, #111	; 0x6f
 80068b0:	bf0c      	ite	eq
 80068b2:	2308      	moveq	r3, #8
 80068b4:	230a      	movne	r3, #10
 80068b6:	4852      	ldr	r0, [pc, #328]	; (8006a00 <_printf_i+0x244>)
 80068b8:	2100      	movs	r1, #0
 80068ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068be:	6865      	ldr	r5, [r4, #4]
 80068c0:	2d00      	cmp	r5, #0
 80068c2:	bfa8      	it	ge
 80068c4:	6821      	ldrge	r1, [r4, #0]
 80068c6:	60a5      	str	r5, [r4, #8]
 80068c8:	bfa4      	itt	ge
 80068ca:	f021 0104 	bicge.w	r1, r1, #4
 80068ce:	6021      	strge	r1, [r4, #0]
 80068d0:	b90e      	cbnz	r6, 80068d6 <_printf_i+0x11a>
 80068d2:	2d00      	cmp	r5, #0
 80068d4:	d04d      	beq.n	8006972 <_printf_i+0x1b6>
 80068d6:	4615      	mov	r5, r2
 80068d8:	fbb6 f1f3 	udiv	r1, r6, r3
 80068dc:	fb03 6711 	mls	r7, r3, r1, r6
 80068e0:	5dc7      	ldrb	r7, [r0, r7]
 80068e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068e6:	4637      	mov	r7, r6
 80068e8:	42bb      	cmp	r3, r7
 80068ea:	460e      	mov	r6, r1
 80068ec:	d9f4      	bls.n	80068d8 <_printf_i+0x11c>
 80068ee:	2b08      	cmp	r3, #8
 80068f0:	d10b      	bne.n	800690a <_printf_i+0x14e>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	07de      	lsls	r6, r3, #31
 80068f6:	d508      	bpl.n	800690a <_printf_i+0x14e>
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	6861      	ldr	r1, [r4, #4]
 80068fc:	4299      	cmp	r1, r3
 80068fe:	bfde      	ittt	le
 8006900:	2330      	movle	r3, #48	; 0x30
 8006902:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006906:	f105 35ff 	addle.w	r5, r5, #4294967295
 800690a:	1b52      	subs	r2, r2, r5
 800690c:	6122      	str	r2, [r4, #16]
 800690e:	464b      	mov	r3, r9
 8006910:	4621      	mov	r1, r4
 8006912:	4640      	mov	r0, r8
 8006914:	f8cd a000 	str.w	sl, [sp]
 8006918:	aa03      	add	r2, sp, #12
 800691a:	f7ff fedf 	bl	80066dc <_printf_common>
 800691e:	3001      	adds	r0, #1
 8006920:	d14c      	bne.n	80069bc <_printf_i+0x200>
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	b004      	add	sp, #16
 8006928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692c:	4834      	ldr	r0, [pc, #208]	; (8006a00 <_printf_i+0x244>)
 800692e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006932:	6829      	ldr	r1, [r5, #0]
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	f851 6b04 	ldr.w	r6, [r1], #4
 800693a:	6029      	str	r1, [r5, #0]
 800693c:	061d      	lsls	r5, r3, #24
 800693e:	d514      	bpl.n	800696a <_printf_i+0x1ae>
 8006940:	07df      	lsls	r7, r3, #31
 8006942:	bf44      	itt	mi
 8006944:	f043 0320 	orrmi.w	r3, r3, #32
 8006948:	6023      	strmi	r3, [r4, #0]
 800694a:	b91e      	cbnz	r6, 8006954 <_printf_i+0x198>
 800694c:	6823      	ldr	r3, [r4, #0]
 800694e:	f023 0320 	bic.w	r3, r3, #32
 8006952:	6023      	str	r3, [r4, #0]
 8006954:	2310      	movs	r3, #16
 8006956:	e7af      	b.n	80068b8 <_printf_i+0xfc>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	f043 0320 	orr.w	r3, r3, #32
 800695e:	6023      	str	r3, [r4, #0]
 8006960:	2378      	movs	r3, #120	; 0x78
 8006962:	4828      	ldr	r0, [pc, #160]	; (8006a04 <_printf_i+0x248>)
 8006964:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006968:	e7e3      	b.n	8006932 <_printf_i+0x176>
 800696a:	0659      	lsls	r1, r3, #25
 800696c:	bf48      	it	mi
 800696e:	b2b6      	uxthmi	r6, r6
 8006970:	e7e6      	b.n	8006940 <_printf_i+0x184>
 8006972:	4615      	mov	r5, r2
 8006974:	e7bb      	b.n	80068ee <_printf_i+0x132>
 8006976:	682b      	ldr	r3, [r5, #0]
 8006978:	6826      	ldr	r6, [r4, #0]
 800697a:	1d18      	adds	r0, r3, #4
 800697c:	6961      	ldr	r1, [r4, #20]
 800697e:	6028      	str	r0, [r5, #0]
 8006980:	0635      	lsls	r5, r6, #24
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	d501      	bpl.n	800698a <_printf_i+0x1ce>
 8006986:	6019      	str	r1, [r3, #0]
 8006988:	e002      	b.n	8006990 <_printf_i+0x1d4>
 800698a:	0670      	lsls	r0, r6, #25
 800698c:	d5fb      	bpl.n	8006986 <_printf_i+0x1ca>
 800698e:	8019      	strh	r1, [r3, #0]
 8006990:	2300      	movs	r3, #0
 8006992:	4615      	mov	r5, r2
 8006994:	6123      	str	r3, [r4, #16]
 8006996:	e7ba      	b.n	800690e <_printf_i+0x152>
 8006998:	682b      	ldr	r3, [r5, #0]
 800699a:	2100      	movs	r1, #0
 800699c:	1d1a      	adds	r2, r3, #4
 800699e:	602a      	str	r2, [r5, #0]
 80069a0:	681d      	ldr	r5, [r3, #0]
 80069a2:	6862      	ldr	r2, [r4, #4]
 80069a4:	4628      	mov	r0, r5
 80069a6:	f001 fa21 	bl	8007dec <memchr>
 80069aa:	b108      	cbz	r0, 80069b0 <_printf_i+0x1f4>
 80069ac:	1b40      	subs	r0, r0, r5
 80069ae:	6060      	str	r0, [r4, #4]
 80069b0:	6863      	ldr	r3, [r4, #4]
 80069b2:	6123      	str	r3, [r4, #16]
 80069b4:	2300      	movs	r3, #0
 80069b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069ba:	e7a8      	b.n	800690e <_printf_i+0x152>
 80069bc:	462a      	mov	r2, r5
 80069be:	4649      	mov	r1, r9
 80069c0:	4640      	mov	r0, r8
 80069c2:	6923      	ldr	r3, [r4, #16]
 80069c4:	47d0      	blx	sl
 80069c6:	3001      	adds	r0, #1
 80069c8:	d0ab      	beq.n	8006922 <_printf_i+0x166>
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	079b      	lsls	r3, r3, #30
 80069ce:	d413      	bmi.n	80069f8 <_printf_i+0x23c>
 80069d0:	68e0      	ldr	r0, [r4, #12]
 80069d2:	9b03      	ldr	r3, [sp, #12]
 80069d4:	4298      	cmp	r0, r3
 80069d6:	bfb8      	it	lt
 80069d8:	4618      	movlt	r0, r3
 80069da:	e7a4      	b.n	8006926 <_printf_i+0x16a>
 80069dc:	2301      	movs	r3, #1
 80069de:	4632      	mov	r2, r6
 80069e0:	4649      	mov	r1, r9
 80069e2:	4640      	mov	r0, r8
 80069e4:	47d0      	blx	sl
 80069e6:	3001      	adds	r0, #1
 80069e8:	d09b      	beq.n	8006922 <_printf_i+0x166>
 80069ea:	3501      	adds	r5, #1
 80069ec:	68e3      	ldr	r3, [r4, #12]
 80069ee:	9903      	ldr	r1, [sp, #12]
 80069f0:	1a5b      	subs	r3, r3, r1
 80069f2:	42ab      	cmp	r3, r5
 80069f4:	dcf2      	bgt.n	80069dc <_printf_i+0x220>
 80069f6:	e7eb      	b.n	80069d0 <_printf_i+0x214>
 80069f8:	2500      	movs	r5, #0
 80069fa:	f104 0619 	add.w	r6, r4, #25
 80069fe:	e7f5      	b.n	80069ec <_printf_i+0x230>
 8006a00:	08008ed6 	.word	0x08008ed6
 8006a04:	08008ee7 	.word	0x08008ee7

08006a08 <iprintf>:
 8006a08:	b40f      	push	{r0, r1, r2, r3}
 8006a0a:	4b0a      	ldr	r3, [pc, #40]	; (8006a34 <iprintf+0x2c>)
 8006a0c:	b513      	push	{r0, r1, r4, lr}
 8006a0e:	681c      	ldr	r4, [r3, #0]
 8006a10:	b124      	cbz	r4, 8006a1c <iprintf+0x14>
 8006a12:	69a3      	ldr	r3, [r4, #24]
 8006a14:	b913      	cbnz	r3, 8006a1c <iprintf+0x14>
 8006a16:	4620      	mov	r0, r4
 8006a18:	f001 f8d6 	bl	8007bc8 <__sinit>
 8006a1c:	ab05      	add	r3, sp, #20
 8006a1e:	4620      	mov	r0, r4
 8006a20:	9a04      	ldr	r2, [sp, #16]
 8006a22:	68a1      	ldr	r1, [r4, #8]
 8006a24:	9301      	str	r3, [sp, #4]
 8006a26:	f001 fe97 	bl	8008758 <_vfiprintf_r>
 8006a2a:	b002      	add	sp, #8
 8006a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a30:	b004      	add	sp, #16
 8006a32:	4770      	bx	lr
 8006a34:	20000024 	.word	0x20000024

08006a38 <_puts_r>:
 8006a38:	b570      	push	{r4, r5, r6, lr}
 8006a3a:	460e      	mov	r6, r1
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	b118      	cbz	r0, 8006a48 <_puts_r+0x10>
 8006a40:	6983      	ldr	r3, [r0, #24]
 8006a42:	b90b      	cbnz	r3, 8006a48 <_puts_r+0x10>
 8006a44:	f001 f8c0 	bl	8007bc8 <__sinit>
 8006a48:	69ab      	ldr	r3, [r5, #24]
 8006a4a:	68ac      	ldr	r4, [r5, #8]
 8006a4c:	b913      	cbnz	r3, 8006a54 <_puts_r+0x1c>
 8006a4e:	4628      	mov	r0, r5
 8006a50:	f001 f8ba 	bl	8007bc8 <__sinit>
 8006a54:	4b2c      	ldr	r3, [pc, #176]	; (8006b08 <_puts_r+0xd0>)
 8006a56:	429c      	cmp	r4, r3
 8006a58:	d120      	bne.n	8006a9c <_puts_r+0x64>
 8006a5a:	686c      	ldr	r4, [r5, #4]
 8006a5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a5e:	07db      	lsls	r3, r3, #31
 8006a60:	d405      	bmi.n	8006a6e <_puts_r+0x36>
 8006a62:	89a3      	ldrh	r3, [r4, #12]
 8006a64:	0598      	lsls	r0, r3, #22
 8006a66:	d402      	bmi.n	8006a6e <_puts_r+0x36>
 8006a68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a6a:	f001 f950 	bl	8007d0e <__retarget_lock_acquire_recursive>
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	0719      	lsls	r1, r3, #28
 8006a72:	d51d      	bpl.n	8006ab0 <_puts_r+0x78>
 8006a74:	6923      	ldr	r3, [r4, #16]
 8006a76:	b1db      	cbz	r3, 8006ab0 <_puts_r+0x78>
 8006a78:	3e01      	subs	r6, #1
 8006a7a:	68a3      	ldr	r3, [r4, #8]
 8006a7c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a80:	3b01      	subs	r3, #1
 8006a82:	60a3      	str	r3, [r4, #8]
 8006a84:	bb39      	cbnz	r1, 8006ad6 <_puts_r+0x9e>
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	da38      	bge.n	8006afc <_puts_r+0xc4>
 8006a8a:	4622      	mov	r2, r4
 8006a8c:	210a      	movs	r1, #10
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 f848 	bl	8006b24 <__swbuf_r>
 8006a94:	3001      	adds	r0, #1
 8006a96:	d011      	beq.n	8006abc <_puts_r+0x84>
 8006a98:	250a      	movs	r5, #10
 8006a9a:	e011      	b.n	8006ac0 <_puts_r+0x88>
 8006a9c:	4b1b      	ldr	r3, [pc, #108]	; (8006b0c <_puts_r+0xd4>)
 8006a9e:	429c      	cmp	r4, r3
 8006aa0:	d101      	bne.n	8006aa6 <_puts_r+0x6e>
 8006aa2:	68ac      	ldr	r4, [r5, #8]
 8006aa4:	e7da      	b.n	8006a5c <_puts_r+0x24>
 8006aa6:	4b1a      	ldr	r3, [pc, #104]	; (8006b10 <_puts_r+0xd8>)
 8006aa8:	429c      	cmp	r4, r3
 8006aaa:	bf08      	it	eq
 8006aac:	68ec      	ldreq	r4, [r5, #12]
 8006aae:	e7d5      	b.n	8006a5c <_puts_r+0x24>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 f888 	bl	8006bc8 <__swsetup_r>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d0dd      	beq.n	8006a78 <_puts_r+0x40>
 8006abc:	f04f 35ff 	mov.w	r5, #4294967295
 8006ac0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ac2:	07da      	lsls	r2, r3, #31
 8006ac4:	d405      	bmi.n	8006ad2 <_puts_r+0x9a>
 8006ac6:	89a3      	ldrh	r3, [r4, #12]
 8006ac8:	059b      	lsls	r3, r3, #22
 8006aca:	d402      	bmi.n	8006ad2 <_puts_r+0x9a>
 8006acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ace:	f001 f91f 	bl	8007d10 <__retarget_lock_release_recursive>
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	bd70      	pop	{r4, r5, r6, pc}
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	da04      	bge.n	8006ae4 <_puts_r+0xac>
 8006ada:	69a2      	ldr	r2, [r4, #24]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	dc06      	bgt.n	8006aee <_puts_r+0xb6>
 8006ae0:	290a      	cmp	r1, #10
 8006ae2:	d004      	beq.n	8006aee <_puts_r+0xb6>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	6022      	str	r2, [r4, #0]
 8006aea:	7019      	strb	r1, [r3, #0]
 8006aec:	e7c5      	b.n	8006a7a <_puts_r+0x42>
 8006aee:	4622      	mov	r2, r4
 8006af0:	4628      	mov	r0, r5
 8006af2:	f000 f817 	bl	8006b24 <__swbuf_r>
 8006af6:	3001      	adds	r0, #1
 8006af8:	d1bf      	bne.n	8006a7a <_puts_r+0x42>
 8006afa:	e7df      	b.n	8006abc <_puts_r+0x84>
 8006afc:	250a      	movs	r5, #10
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	6022      	str	r2, [r4, #0]
 8006b04:	701d      	strb	r5, [r3, #0]
 8006b06:	e7db      	b.n	8006ac0 <_puts_r+0x88>
 8006b08:	08008fa8 	.word	0x08008fa8
 8006b0c:	08008fc8 	.word	0x08008fc8
 8006b10:	08008f88 	.word	0x08008f88

08006b14 <puts>:
 8006b14:	4b02      	ldr	r3, [pc, #8]	; (8006b20 <puts+0xc>)
 8006b16:	4601      	mov	r1, r0
 8006b18:	6818      	ldr	r0, [r3, #0]
 8006b1a:	f7ff bf8d 	b.w	8006a38 <_puts_r>
 8006b1e:	bf00      	nop
 8006b20:	20000024 	.word	0x20000024

08006b24 <__swbuf_r>:
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b26:	460e      	mov	r6, r1
 8006b28:	4614      	mov	r4, r2
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	b118      	cbz	r0, 8006b36 <__swbuf_r+0x12>
 8006b2e:	6983      	ldr	r3, [r0, #24]
 8006b30:	b90b      	cbnz	r3, 8006b36 <__swbuf_r+0x12>
 8006b32:	f001 f849 	bl	8007bc8 <__sinit>
 8006b36:	4b21      	ldr	r3, [pc, #132]	; (8006bbc <__swbuf_r+0x98>)
 8006b38:	429c      	cmp	r4, r3
 8006b3a:	d12b      	bne.n	8006b94 <__swbuf_r+0x70>
 8006b3c:	686c      	ldr	r4, [r5, #4]
 8006b3e:	69a3      	ldr	r3, [r4, #24]
 8006b40:	60a3      	str	r3, [r4, #8]
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	071a      	lsls	r2, r3, #28
 8006b46:	d52f      	bpl.n	8006ba8 <__swbuf_r+0x84>
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	b36b      	cbz	r3, 8006ba8 <__swbuf_r+0x84>
 8006b4c:	6923      	ldr	r3, [r4, #16]
 8006b4e:	6820      	ldr	r0, [r4, #0]
 8006b50:	b2f6      	uxtb	r6, r6
 8006b52:	1ac0      	subs	r0, r0, r3
 8006b54:	6963      	ldr	r3, [r4, #20]
 8006b56:	4637      	mov	r7, r6
 8006b58:	4283      	cmp	r3, r0
 8006b5a:	dc04      	bgt.n	8006b66 <__swbuf_r+0x42>
 8006b5c:	4621      	mov	r1, r4
 8006b5e:	4628      	mov	r0, r5
 8006b60:	f000 ff9e 	bl	8007aa0 <_fflush_r>
 8006b64:	bb30      	cbnz	r0, 8006bb4 <__swbuf_r+0x90>
 8006b66:	68a3      	ldr	r3, [r4, #8]
 8006b68:	3001      	adds	r0, #1
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	60a3      	str	r3, [r4, #8]
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	1c5a      	adds	r2, r3, #1
 8006b72:	6022      	str	r2, [r4, #0]
 8006b74:	701e      	strb	r6, [r3, #0]
 8006b76:	6963      	ldr	r3, [r4, #20]
 8006b78:	4283      	cmp	r3, r0
 8006b7a:	d004      	beq.n	8006b86 <__swbuf_r+0x62>
 8006b7c:	89a3      	ldrh	r3, [r4, #12]
 8006b7e:	07db      	lsls	r3, r3, #31
 8006b80:	d506      	bpl.n	8006b90 <__swbuf_r+0x6c>
 8006b82:	2e0a      	cmp	r6, #10
 8006b84:	d104      	bne.n	8006b90 <__swbuf_r+0x6c>
 8006b86:	4621      	mov	r1, r4
 8006b88:	4628      	mov	r0, r5
 8006b8a:	f000 ff89 	bl	8007aa0 <_fflush_r>
 8006b8e:	b988      	cbnz	r0, 8006bb4 <__swbuf_r+0x90>
 8006b90:	4638      	mov	r0, r7
 8006b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b94:	4b0a      	ldr	r3, [pc, #40]	; (8006bc0 <__swbuf_r+0x9c>)
 8006b96:	429c      	cmp	r4, r3
 8006b98:	d101      	bne.n	8006b9e <__swbuf_r+0x7a>
 8006b9a:	68ac      	ldr	r4, [r5, #8]
 8006b9c:	e7cf      	b.n	8006b3e <__swbuf_r+0x1a>
 8006b9e:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <__swbuf_r+0xa0>)
 8006ba0:	429c      	cmp	r4, r3
 8006ba2:	bf08      	it	eq
 8006ba4:	68ec      	ldreq	r4, [r5, #12]
 8006ba6:	e7ca      	b.n	8006b3e <__swbuf_r+0x1a>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	4628      	mov	r0, r5
 8006bac:	f000 f80c 	bl	8006bc8 <__swsetup_r>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	d0cb      	beq.n	8006b4c <__swbuf_r+0x28>
 8006bb4:	f04f 37ff 	mov.w	r7, #4294967295
 8006bb8:	e7ea      	b.n	8006b90 <__swbuf_r+0x6c>
 8006bba:	bf00      	nop
 8006bbc:	08008fa8 	.word	0x08008fa8
 8006bc0:	08008fc8 	.word	0x08008fc8
 8006bc4:	08008f88 	.word	0x08008f88

08006bc8 <__swsetup_r>:
 8006bc8:	4b32      	ldr	r3, [pc, #200]	; (8006c94 <__swsetup_r+0xcc>)
 8006bca:	b570      	push	{r4, r5, r6, lr}
 8006bcc:	681d      	ldr	r5, [r3, #0]
 8006bce:	4606      	mov	r6, r0
 8006bd0:	460c      	mov	r4, r1
 8006bd2:	b125      	cbz	r5, 8006bde <__swsetup_r+0x16>
 8006bd4:	69ab      	ldr	r3, [r5, #24]
 8006bd6:	b913      	cbnz	r3, 8006bde <__swsetup_r+0x16>
 8006bd8:	4628      	mov	r0, r5
 8006bda:	f000 fff5 	bl	8007bc8 <__sinit>
 8006bde:	4b2e      	ldr	r3, [pc, #184]	; (8006c98 <__swsetup_r+0xd0>)
 8006be0:	429c      	cmp	r4, r3
 8006be2:	d10f      	bne.n	8006c04 <__swsetup_r+0x3c>
 8006be4:	686c      	ldr	r4, [r5, #4]
 8006be6:	89a3      	ldrh	r3, [r4, #12]
 8006be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bec:	0719      	lsls	r1, r3, #28
 8006bee:	d42c      	bmi.n	8006c4a <__swsetup_r+0x82>
 8006bf0:	06dd      	lsls	r5, r3, #27
 8006bf2:	d411      	bmi.n	8006c18 <__swsetup_r+0x50>
 8006bf4:	2309      	movs	r3, #9
 8006bf6:	6033      	str	r3, [r6, #0]
 8006bf8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006c00:	81a3      	strh	r3, [r4, #12]
 8006c02:	e03e      	b.n	8006c82 <__swsetup_r+0xba>
 8006c04:	4b25      	ldr	r3, [pc, #148]	; (8006c9c <__swsetup_r+0xd4>)
 8006c06:	429c      	cmp	r4, r3
 8006c08:	d101      	bne.n	8006c0e <__swsetup_r+0x46>
 8006c0a:	68ac      	ldr	r4, [r5, #8]
 8006c0c:	e7eb      	b.n	8006be6 <__swsetup_r+0x1e>
 8006c0e:	4b24      	ldr	r3, [pc, #144]	; (8006ca0 <__swsetup_r+0xd8>)
 8006c10:	429c      	cmp	r4, r3
 8006c12:	bf08      	it	eq
 8006c14:	68ec      	ldreq	r4, [r5, #12]
 8006c16:	e7e6      	b.n	8006be6 <__swsetup_r+0x1e>
 8006c18:	0758      	lsls	r0, r3, #29
 8006c1a:	d512      	bpl.n	8006c42 <__swsetup_r+0x7a>
 8006c1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c1e:	b141      	cbz	r1, 8006c32 <__swsetup_r+0x6a>
 8006c20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c24:	4299      	cmp	r1, r3
 8006c26:	d002      	beq.n	8006c2e <__swsetup_r+0x66>
 8006c28:	4630      	mov	r0, r6
 8006c2a:	f001 fc91 	bl	8008550 <_free_r>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	6363      	str	r3, [r4, #52]	; 0x34
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	6063      	str	r3, [r4, #4]
 8006c3e:	6923      	ldr	r3, [r4, #16]
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	f043 0308 	orr.w	r3, r3, #8
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	b94b      	cbnz	r3, 8006c62 <__swsetup_r+0x9a>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c58:	d003      	beq.n	8006c62 <__swsetup_r+0x9a>
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	f001 f87d 	bl	8007d5c <__smakebuf_r>
 8006c62:	89a0      	ldrh	r0, [r4, #12]
 8006c64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c68:	f010 0301 	ands.w	r3, r0, #1
 8006c6c:	d00a      	beq.n	8006c84 <__swsetup_r+0xbc>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	60a3      	str	r3, [r4, #8]
 8006c72:	6963      	ldr	r3, [r4, #20]
 8006c74:	425b      	negs	r3, r3
 8006c76:	61a3      	str	r3, [r4, #24]
 8006c78:	6923      	ldr	r3, [r4, #16]
 8006c7a:	b943      	cbnz	r3, 8006c8e <__swsetup_r+0xc6>
 8006c7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c80:	d1ba      	bne.n	8006bf8 <__swsetup_r+0x30>
 8006c82:	bd70      	pop	{r4, r5, r6, pc}
 8006c84:	0781      	lsls	r1, r0, #30
 8006c86:	bf58      	it	pl
 8006c88:	6963      	ldrpl	r3, [r4, #20]
 8006c8a:	60a3      	str	r3, [r4, #8]
 8006c8c:	e7f4      	b.n	8006c78 <__swsetup_r+0xb0>
 8006c8e:	2000      	movs	r0, #0
 8006c90:	e7f7      	b.n	8006c82 <__swsetup_r+0xba>
 8006c92:	bf00      	nop
 8006c94:	20000024 	.word	0x20000024
 8006c98:	08008fa8 	.word	0x08008fa8
 8006c9c:	08008fc8 	.word	0x08008fc8
 8006ca0:	08008f88 	.word	0x08008f88

08006ca4 <quorem>:
 8006ca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca8:	6903      	ldr	r3, [r0, #16]
 8006caa:	690c      	ldr	r4, [r1, #16]
 8006cac:	4607      	mov	r7, r0
 8006cae:	42a3      	cmp	r3, r4
 8006cb0:	f2c0 8082 	blt.w	8006db8 <quorem+0x114>
 8006cb4:	3c01      	subs	r4, #1
 8006cb6:	f100 0514 	add.w	r5, r0, #20
 8006cba:	f101 0814 	add.w	r8, r1, #20
 8006cbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cc2:	9301      	str	r3, [sp, #4]
 8006cc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006cd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cdc:	d331      	bcc.n	8006d42 <quorem+0x9e>
 8006cde:	f04f 0e00 	mov.w	lr, #0
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	46ac      	mov	ip, r5
 8006ce6:	46f2      	mov	sl, lr
 8006ce8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cec:	b293      	uxth	r3, r2
 8006cee:	fb06 e303 	mla	r3, r6, r3, lr
 8006cf2:	0c12      	lsrs	r2, r2, #16
 8006cf4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	fb06 e202 	mla	r2, r6, r2, lr
 8006cfe:	ebaa 0303 	sub.w	r3, sl, r3
 8006d02:	f8dc a000 	ldr.w	sl, [ip]
 8006d06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d0a:	fa1f fa8a 	uxth.w	sl, sl
 8006d0e:	4453      	add	r3, sl
 8006d10:	f8dc a000 	ldr.w	sl, [ip]
 8006d14:	b292      	uxth	r2, r2
 8006d16:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d24:	4581      	cmp	r9, r0
 8006d26:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d2a:	f84c 3b04 	str.w	r3, [ip], #4
 8006d2e:	d2db      	bcs.n	8006ce8 <quorem+0x44>
 8006d30:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d34:	b92b      	cbnz	r3, 8006d42 <quorem+0x9e>
 8006d36:	9b01      	ldr	r3, [sp, #4]
 8006d38:	3b04      	subs	r3, #4
 8006d3a:	429d      	cmp	r5, r3
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	d32f      	bcc.n	8006da0 <quorem+0xfc>
 8006d40:	613c      	str	r4, [r7, #16]
 8006d42:	4638      	mov	r0, r7
 8006d44:	f001 faec 	bl	8008320 <__mcmp>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	db25      	blt.n	8006d98 <quorem+0xf4>
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f04f 0c00 	mov.w	ip, #0
 8006d52:	3601      	adds	r6, #1
 8006d54:	f858 1b04 	ldr.w	r1, [r8], #4
 8006d58:	f8d0 e000 	ldr.w	lr, [r0]
 8006d5c:	b28b      	uxth	r3, r1
 8006d5e:	ebac 0303 	sub.w	r3, ip, r3
 8006d62:	fa1f f28e 	uxth.w	r2, lr
 8006d66:	4413      	add	r3, r2
 8006d68:	0c0a      	lsrs	r2, r1, #16
 8006d6a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d78:	45c1      	cmp	r9, r8
 8006d7a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d7e:	f840 3b04 	str.w	r3, [r0], #4
 8006d82:	d2e7      	bcs.n	8006d54 <quorem+0xb0>
 8006d84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d8c:	b922      	cbnz	r2, 8006d98 <quorem+0xf4>
 8006d8e:	3b04      	subs	r3, #4
 8006d90:	429d      	cmp	r5, r3
 8006d92:	461a      	mov	r2, r3
 8006d94:	d30a      	bcc.n	8006dac <quorem+0x108>
 8006d96:	613c      	str	r4, [r7, #16]
 8006d98:	4630      	mov	r0, r6
 8006d9a:	b003      	add	sp, #12
 8006d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	3b04      	subs	r3, #4
 8006da4:	2a00      	cmp	r2, #0
 8006da6:	d1cb      	bne.n	8006d40 <quorem+0x9c>
 8006da8:	3c01      	subs	r4, #1
 8006daa:	e7c6      	b.n	8006d3a <quorem+0x96>
 8006dac:	6812      	ldr	r2, [r2, #0]
 8006dae:	3b04      	subs	r3, #4
 8006db0:	2a00      	cmp	r2, #0
 8006db2:	d1f0      	bne.n	8006d96 <quorem+0xf2>
 8006db4:	3c01      	subs	r4, #1
 8006db6:	e7eb      	b.n	8006d90 <quorem+0xec>
 8006db8:	2000      	movs	r0, #0
 8006dba:	e7ee      	b.n	8006d9a <quorem+0xf6>
 8006dbc:	0000      	movs	r0, r0
	...

08006dc0 <_dtoa_r>:
 8006dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc4:	4616      	mov	r6, r2
 8006dc6:	461f      	mov	r7, r3
 8006dc8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006dca:	b099      	sub	sp, #100	; 0x64
 8006dcc:	4605      	mov	r5, r0
 8006dce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006dd2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006dd6:	b974      	cbnz	r4, 8006df6 <_dtoa_r+0x36>
 8006dd8:	2010      	movs	r0, #16
 8006dda:	f000 ffff 	bl	8007ddc <malloc>
 8006dde:	4602      	mov	r2, r0
 8006de0:	6268      	str	r0, [r5, #36]	; 0x24
 8006de2:	b920      	cbnz	r0, 8006dee <_dtoa_r+0x2e>
 8006de4:	21ea      	movs	r1, #234	; 0xea
 8006de6:	4ba8      	ldr	r3, [pc, #672]	; (8007088 <_dtoa_r+0x2c8>)
 8006de8:	48a8      	ldr	r0, [pc, #672]	; (800708c <_dtoa_r+0x2cc>)
 8006dea:	f001 fe4b 	bl	8008a84 <__assert_func>
 8006dee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006df2:	6004      	str	r4, [r0, #0]
 8006df4:	60c4      	str	r4, [r0, #12]
 8006df6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006df8:	6819      	ldr	r1, [r3, #0]
 8006dfa:	b151      	cbz	r1, 8006e12 <_dtoa_r+0x52>
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	2301      	movs	r3, #1
 8006e00:	4093      	lsls	r3, r2
 8006e02:	604a      	str	r2, [r1, #4]
 8006e04:	608b      	str	r3, [r1, #8]
 8006e06:	4628      	mov	r0, r5
 8006e08:	f001 f84c 	bl	8007ea4 <_Bfree>
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e10:	601a      	str	r2, [r3, #0]
 8006e12:	1e3b      	subs	r3, r7, #0
 8006e14:	bfaf      	iteee	ge
 8006e16:	2300      	movge	r3, #0
 8006e18:	2201      	movlt	r2, #1
 8006e1a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e1e:	9305      	strlt	r3, [sp, #20]
 8006e20:	bfa8      	it	ge
 8006e22:	f8c8 3000 	strge.w	r3, [r8]
 8006e26:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006e2a:	4b99      	ldr	r3, [pc, #612]	; (8007090 <_dtoa_r+0x2d0>)
 8006e2c:	bfb8      	it	lt
 8006e2e:	f8c8 2000 	strlt.w	r2, [r8]
 8006e32:	ea33 0309 	bics.w	r3, r3, r9
 8006e36:	d119      	bne.n	8006e6c <_dtoa_r+0xac>
 8006e38:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e44:	4333      	orrs	r3, r6
 8006e46:	f000 857f 	beq.w	8007948 <_dtoa_r+0xb88>
 8006e4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e4c:	b953      	cbnz	r3, 8006e64 <_dtoa_r+0xa4>
 8006e4e:	4b91      	ldr	r3, [pc, #580]	; (8007094 <_dtoa_r+0x2d4>)
 8006e50:	e022      	b.n	8006e98 <_dtoa_r+0xd8>
 8006e52:	4b91      	ldr	r3, [pc, #580]	; (8007098 <_dtoa_r+0x2d8>)
 8006e54:	9303      	str	r3, [sp, #12]
 8006e56:	3308      	adds	r3, #8
 8006e58:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006e5a:	6013      	str	r3, [r2, #0]
 8006e5c:	9803      	ldr	r0, [sp, #12]
 8006e5e:	b019      	add	sp, #100	; 0x64
 8006e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e64:	4b8b      	ldr	r3, [pc, #556]	; (8007094 <_dtoa_r+0x2d4>)
 8006e66:	9303      	str	r3, [sp, #12]
 8006e68:	3303      	adds	r3, #3
 8006e6a:	e7f5      	b.n	8006e58 <_dtoa_r+0x98>
 8006e6c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006e70:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006e74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	f7f9 fd94 	bl	80009a8 <__aeabi_dcmpeq>
 8006e80:	4680      	mov	r8, r0
 8006e82:	b158      	cbz	r0, 8006e9c <_dtoa_r+0xdc>
 8006e84:	2301      	movs	r3, #1
 8006e86:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e88:	6013      	str	r3, [r2, #0]
 8006e8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 8558 	beq.w	8007942 <_dtoa_r+0xb82>
 8006e92:	4882      	ldr	r0, [pc, #520]	; (800709c <_dtoa_r+0x2dc>)
 8006e94:	6018      	str	r0, [r3, #0]
 8006e96:	1e43      	subs	r3, r0, #1
 8006e98:	9303      	str	r3, [sp, #12]
 8006e9a:	e7df      	b.n	8006e5c <_dtoa_r+0x9c>
 8006e9c:	ab16      	add	r3, sp, #88	; 0x58
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	ab17      	add	r3, sp, #92	; 0x5c
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006eaa:	f001 fae1 	bl	8008470 <__d2b>
 8006eae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006eb2:	4683      	mov	fp, r0
 8006eb4:	2c00      	cmp	r4, #0
 8006eb6:	d07f      	beq.n	8006fb8 <_dtoa_r+0x1f8>
 8006eb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ebc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ebe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006ec2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ec6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006eca:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006ece:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	4b72      	ldr	r3, [pc, #456]	; (80070a0 <_dtoa_r+0x2e0>)
 8006ed6:	f7f9 f947 	bl	8000168 <__aeabi_dsub>
 8006eda:	a365      	add	r3, pc, #404	; (adr r3, 8007070 <_dtoa_r+0x2b0>)
 8006edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee0:	f7f9 fafa 	bl	80004d8 <__aeabi_dmul>
 8006ee4:	a364      	add	r3, pc, #400	; (adr r3, 8007078 <_dtoa_r+0x2b8>)
 8006ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eea:	f7f9 f93f 	bl	800016c <__adddf3>
 8006eee:	4606      	mov	r6, r0
 8006ef0:	4620      	mov	r0, r4
 8006ef2:	460f      	mov	r7, r1
 8006ef4:	f7f9 fa86 	bl	8000404 <__aeabi_i2d>
 8006ef8:	a361      	add	r3, pc, #388	; (adr r3, 8007080 <_dtoa_r+0x2c0>)
 8006efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efe:	f7f9 faeb 	bl	80004d8 <__aeabi_dmul>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	4630      	mov	r0, r6
 8006f08:	4639      	mov	r1, r7
 8006f0a:	f7f9 f92f 	bl	800016c <__adddf3>
 8006f0e:	4606      	mov	r6, r0
 8006f10:	460f      	mov	r7, r1
 8006f12:	f7f9 fd91 	bl	8000a38 <__aeabi_d2iz>
 8006f16:	2200      	movs	r2, #0
 8006f18:	4682      	mov	sl, r0
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	4639      	mov	r1, r7
 8006f20:	f7f9 fd4c 	bl	80009bc <__aeabi_dcmplt>
 8006f24:	b148      	cbz	r0, 8006f3a <_dtoa_r+0x17a>
 8006f26:	4650      	mov	r0, sl
 8006f28:	f7f9 fa6c 	bl	8000404 <__aeabi_i2d>
 8006f2c:	4632      	mov	r2, r6
 8006f2e:	463b      	mov	r3, r7
 8006f30:	f7f9 fd3a 	bl	80009a8 <__aeabi_dcmpeq>
 8006f34:	b908      	cbnz	r0, 8006f3a <_dtoa_r+0x17a>
 8006f36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f3a:	f1ba 0f16 	cmp.w	sl, #22
 8006f3e:	d858      	bhi.n	8006ff2 <_dtoa_r+0x232>
 8006f40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f44:	4b57      	ldr	r3, [pc, #348]	; (80070a4 <_dtoa_r+0x2e4>)
 8006f46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4e:	f7f9 fd35 	bl	80009bc <__aeabi_dcmplt>
 8006f52:	2800      	cmp	r0, #0
 8006f54:	d04f      	beq.n	8006ff6 <_dtoa_r+0x236>
 8006f56:	2300      	movs	r3, #0
 8006f58:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f5c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f5e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f60:	1b1c      	subs	r4, r3, r4
 8006f62:	1e63      	subs	r3, r4, #1
 8006f64:	9309      	str	r3, [sp, #36]	; 0x24
 8006f66:	bf49      	itett	mi
 8006f68:	f1c4 0301 	rsbmi	r3, r4, #1
 8006f6c:	2300      	movpl	r3, #0
 8006f6e:	9306      	strmi	r3, [sp, #24]
 8006f70:	2300      	movmi	r3, #0
 8006f72:	bf54      	ite	pl
 8006f74:	9306      	strpl	r3, [sp, #24]
 8006f76:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006f78:	f1ba 0f00 	cmp.w	sl, #0
 8006f7c:	db3d      	blt.n	8006ffa <_dtoa_r+0x23a>
 8006f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f80:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006f84:	4453      	add	r3, sl
 8006f86:	9309      	str	r3, [sp, #36]	; 0x24
 8006f88:	2300      	movs	r3, #0
 8006f8a:	930a      	str	r3, [sp, #40]	; 0x28
 8006f8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f8e:	2b09      	cmp	r3, #9
 8006f90:	f200 808c 	bhi.w	80070ac <_dtoa_r+0x2ec>
 8006f94:	2b05      	cmp	r3, #5
 8006f96:	bfc4      	itt	gt
 8006f98:	3b04      	subgt	r3, #4
 8006f9a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006f9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f9e:	bfc8      	it	gt
 8006fa0:	2400      	movgt	r4, #0
 8006fa2:	f1a3 0302 	sub.w	r3, r3, #2
 8006fa6:	bfd8      	it	le
 8006fa8:	2401      	movle	r4, #1
 8006faa:	2b03      	cmp	r3, #3
 8006fac:	f200 808a 	bhi.w	80070c4 <_dtoa_r+0x304>
 8006fb0:	e8df f003 	tbb	[pc, r3]
 8006fb4:	5b4d4f2d 	.word	0x5b4d4f2d
 8006fb8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006fbc:	441c      	add	r4, r3
 8006fbe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006fc2:	2b20      	cmp	r3, #32
 8006fc4:	bfc3      	ittte	gt
 8006fc6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fca:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006fce:	fa09 f303 	lslgt.w	r3, r9, r3
 8006fd2:	f1c3 0320 	rsble	r3, r3, #32
 8006fd6:	bfc6      	itte	gt
 8006fd8:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fdc:	4318      	orrgt	r0, r3
 8006fde:	fa06 f003 	lslle.w	r0, r6, r3
 8006fe2:	f7f9 f9ff 	bl	80003e4 <__aeabi_ui2d>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006fec:	3c01      	subs	r4, #1
 8006fee:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ff0:	e76f      	b.n	8006ed2 <_dtoa_r+0x112>
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e7b2      	b.n	8006f5c <_dtoa_r+0x19c>
 8006ff6:	900f      	str	r0, [sp, #60]	; 0x3c
 8006ff8:	e7b1      	b.n	8006f5e <_dtoa_r+0x19e>
 8006ffa:	9b06      	ldr	r3, [sp, #24]
 8006ffc:	eba3 030a 	sub.w	r3, r3, sl
 8007000:	9306      	str	r3, [sp, #24]
 8007002:	f1ca 0300 	rsb	r3, sl, #0
 8007006:	930a      	str	r3, [sp, #40]	; 0x28
 8007008:	2300      	movs	r3, #0
 800700a:	930e      	str	r3, [sp, #56]	; 0x38
 800700c:	e7be      	b.n	8006f8c <_dtoa_r+0x1cc>
 800700e:	2300      	movs	r3, #0
 8007010:	930b      	str	r3, [sp, #44]	; 0x2c
 8007012:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007014:	2b00      	cmp	r3, #0
 8007016:	dc58      	bgt.n	80070ca <_dtoa_r+0x30a>
 8007018:	f04f 0901 	mov.w	r9, #1
 800701c:	464b      	mov	r3, r9
 800701e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007022:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007026:	2200      	movs	r2, #0
 8007028:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800702a:	6042      	str	r2, [r0, #4]
 800702c:	2204      	movs	r2, #4
 800702e:	f102 0614 	add.w	r6, r2, #20
 8007032:	429e      	cmp	r6, r3
 8007034:	6841      	ldr	r1, [r0, #4]
 8007036:	d94e      	bls.n	80070d6 <_dtoa_r+0x316>
 8007038:	4628      	mov	r0, r5
 800703a:	f000 fef3 	bl	8007e24 <_Balloc>
 800703e:	9003      	str	r0, [sp, #12]
 8007040:	2800      	cmp	r0, #0
 8007042:	d14c      	bne.n	80070de <_dtoa_r+0x31e>
 8007044:	4602      	mov	r2, r0
 8007046:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800704a:	4b17      	ldr	r3, [pc, #92]	; (80070a8 <_dtoa_r+0x2e8>)
 800704c:	e6cc      	b.n	8006de8 <_dtoa_r+0x28>
 800704e:	2301      	movs	r3, #1
 8007050:	e7de      	b.n	8007010 <_dtoa_r+0x250>
 8007052:	2300      	movs	r3, #0
 8007054:	930b      	str	r3, [sp, #44]	; 0x2c
 8007056:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007058:	eb0a 0903 	add.w	r9, sl, r3
 800705c:	f109 0301 	add.w	r3, r9, #1
 8007060:	2b01      	cmp	r3, #1
 8007062:	9308      	str	r3, [sp, #32]
 8007064:	bfb8      	it	lt
 8007066:	2301      	movlt	r3, #1
 8007068:	e7dd      	b.n	8007026 <_dtoa_r+0x266>
 800706a:	2301      	movs	r3, #1
 800706c:	e7f2      	b.n	8007054 <_dtoa_r+0x294>
 800706e:	bf00      	nop
 8007070:	636f4361 	.word	0x636f4361
 8007074:	3fd287a7 	.word	0x3fd287a7
 8007078:	8b60c8b3 	.word	0x8b60c8b3
 800707c:	3fc68a28 	.word	0x3fc68a28
 8007080:	509f79fb 	.word	0x509f79fb
 8007084:	3fd34413 	.word	0x3fd34413
 8007088:	08008f05 	.word	0x08008f05
 800708c:	08008f1c 	.word	0x08008f1c
 8007090:	7ff00000 	.word	0x7ff00000
 8007094:	08008f01 	.word	0x08008f01
 8007098:	08008ef8 	.word	0x08008ef8
 800709c:	08008ed5 	.word	0x08008ed5
 80070a0:	3ff80000 	.word	0x3ff80000
 80070a4:	08009070 	.word	0x08009070
 80070a8:	08008f77 	.word	0x08008f77
 80070ac:	2401      	movs	r4, #1
 80070ae:	2300      	movs	r3, #0
 80070b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80070b2:	9322      	str	r3, [sp, #136]	; 0x88
 80070b4:	f04f 39ff 	mov.w	r9, #4294967295
 80070b8:	2200      	movs	r2, #0
 80070ba:	2312      	movs	r3, #18
 80070bc:	f8cd 9020 	str.w	r9, [sp, #32]
 80070c0:	9223      	str	r2, [sp, #140]	; 0x8c
 80070c2:	e7b0      	b.n	8007026 <_dtoa_r+0x266>
 80070c4:	2301      	movs	r3, #1
 80070c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80070c8:	e7f4      	b.n	80070b4 <_dtoa_r+0x2f4>
 80070ca:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80070ce:	464b      	mov	r3, r9
 80070d0:	f8cd 9020 	str.w	r9, [sp, #32]
 80070d4:	e7a7      	b.n	8007026 <_dtoa_r+0x266>
 80070d6:	3101      	adds	r1, #1
 80070d8:	6041      	str	r1, [r0, #4]
 80070da:	0052      	lsls	r2, r2, #1
 80070dc:	e7a7      	b.n	800702e <_dtoa_r+0x26e>
 80070de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80070e0:	9a03      	ldr	r2, [sp, #12]
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	9b08      	ldr	r3, [sp, #32]
 80070e6:	2b0e      	cmp	r3, #14
 80070e8:	f200 80a8 	bhi.w	800723c <_dtoa_r+0x47c>
 80070ec:	2c00      	cmp	r4, #0
 80070ee:	f000 80a5 	beq.w	800723c <_dtoa_r+0x47c>
 80070f2:	f1ba 0f00 	cmp.w	sl, #0
 80070f6:	dd34      	ble.n	8007162 <_dtoa_r+0x3a2>
 80070f8:	4a9a      	ldr	r2, [pc, #616]	; (8007364 <_dtoa_r+0x5a4>)
 80070fa:	f00a 030f 	and.w	r3, sl, #15
 80070fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007102:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007106:	e9d3 3400 	ldrd	r3, r4, [r3]
 800710a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800710e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007112:	d016      	beq.n	8007142 <_dtoa_r+0x382>
 8007114:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007118:	4b93      	ldr	r3, [pc, #588]	; (8007368 <_dtoa_r+0x5a8>)
 800711a:	2703      	movs	r7, #3
 800711c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007120:	f7f9 fb04 	bl	800072c <__aeabi_ddiv>
 8007124:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007128:	f004 040f 	and.w	r4, r4, #15
 800712c:	4e8e      	ldr	r6, [pc, #568]	; (8007368 <_dtoa_r+0x5a8>)
 800712e:	b954      	cbnz	r4, 8007146 <_dtoa_r+0x386>
 8007130:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007138:	f7f9 faf8 	bl	800072c <__aeabi_ddiv>
 800713c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007140:	e029      	b.n	8007196 <_dtoa_r+0x3d6>
 8007142:	2702      	movs	r7, #2
 8007144:	e7f2      	b.n	800712c <_dtoa_r+0x36c>
 8007146:	07e1      	lsls	r1, r4, #31
 8007148:	d508      	bpl.n	800715c <_dtoa_r+0x39c>
 800714a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800714e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007152:	f7f9 f9c1 	bl	80004d8 <__aeabi_dmul>
 8007156:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800715a:	3701      	adds	r7, #1
 800715c:	1064      	asrs	r4, r4, #1
 800715e:	3608      	adds	r6, #8
 8007160:	e7e5      	b.n	800712e <_dtoa_r+0x36e>
 8007162:	f000 80a5 	beq.w	80072b0 <_dtoa_r+0x4f0>
 8007166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800716a:	f1ca 0400 	rsb	r4, sl, #0
 800716e:	4b7d      	ldr	r3, [pc, #500]	; (8007364 <_dtoa_r+0x5a4>)
 8007170:	f004 020f 	and.w	r2, r4, #15
 8007174:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717c:	f7f9 f9ac 	bl	80004d8 <__aeabi_dmul>
 8007180:	2702      	movs	r7, #2
 8007182:	2300      	movs	r3, #0
 8007184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007188:	4e77      	ldr	r6, [pc, #476]	; (8007368 <_dtoa_r+0x5a8>)
 800718a:	1124      	asrs	r4, r4, #4
 800718c:	2c00      	cmp	r4, #0
 800718e:	f040 8084 	bne.w	800729a <_dtoa_r+0x4da>
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1d2      	bne.n	800713c <_dtoa_r+0x37c>
 8007196:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 808b 	beq.w	80072b4 <_dtoa_r+0x4f4>
 800719e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80071a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071aa:	2200      	movs	r2, #0
 80071ac:	4b6f      	ldr	r3, [pc, #444]	; (800736c <_dtoa_r+0x5ac>)
 80071ae:	f7f9 fc05 	bl	80009bc <__aeabi_dcmplt>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d07e      	beq.n	80072b4 <_dtoa_r+0x4f4>
 80071b6:	9b08      	ldr	r3, [sp, #32]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d07b      	beq.n	80072b4 <_dtoa_r+0x4f4>
 80071bc:	f1b9 0f00 	cmp.w	r9, #0
 80071c0:	dd38      	ble.n	8007234 <_dtoa_r+0x474>
 80071c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071c6:	2200      	movs	r2, #0
 80071c8:	4b69      	ldr	r3, [pc, #420]	; (8007370 <_dtoa_r+0x5b0>)
 80071ca:	f7f9 f985 	bl	80004d8 <__aeabi_dmul>
 80071ce:	464c      	mov	r4, r9
 80071d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071d4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80071d8:	3701      	adds	r7, #1
 80071da:	4638      	mov	r0, r7
 80071dc:	f7f9 f912 	bl	8000404 <__aeabi_i2d>
 80071e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071e4:	f7f9 f978 	bl	80004d8 <__aeabi_dmul>
 80071e8:	2200      	movs	r2, #0
 80071ea:	4b62      	ldr	r3, [pc, #392]	; (8007374 <_dtoa_r+0x5b4>)
 80071ec:	f7f8 ffbe 	bl	800016c <__adddf3>
 80071f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80071f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071f8:	9611      	str	r6, [sp, #68]	; 0x44
 80071fa:	2c00      	cmp	r4, #0
 80071fc:	d15d      	bne.n	80072ba <_dtoa_r+0x4fa>
 80071fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007202:	2200      	movs	r2, #0
 8007204:	4b5c      	ldr	r3, [pc, #368]	; (8007378 <_dtoa_r+0x5b8>)
 8007206:	f7f8 ffaf 	bl	8000168 <__aeabi_dsub>
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007212:	4633      	mov	r3, r6
 8007214:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007216:	f7f9 fbef 	bl	80009f8 <__aeabi_dcmpgt>
 800721a:	2800      	cmp	r0, #0
 800721c:	f040 829c 	bne.w	8007758 <_dtoa_r+0x998>
 8007220:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007224:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007226:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800722a:	f7f9 fbc7 	bl	80009bc <__aeabi_dcmplt>
 800722e:	2800      	cmp	r0, #0
 8007230:	f040 8290 	bne.w	8007754 <_dtoa_r+0x994>
 8007234:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007238:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800723c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800723e:	2b00      	cmp	r3, #0
 8007240:	f2c0 8152 	blt.w	80074e8 <_dtoa_r+0x728>
 8007244:	f1ba 0f0e 	cmp.w	sl, #14
 8007248:	f300 814e 	bgt.w	80074e8 <_dtoa_r+0x728>
 800724c:	4b45      	ldr	r3, [pc, #276]	; (8007364 <_dtoa_r+0x5a4>)
 800724e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007252:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007256:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800725a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800725c:	2b00      	cmp	r3, #0
 800725e:	f280 80db 	bge.w	8007418 <_dtoa_r+0x658>
 8007262:	9b08      	ldr	r3, [sp, #32]
 8007264:	2b00      	cmp	r3, #0
 8007266:	f300 80d7 	bgt.w	8007418 <_dtoa_r+0x658>
 800726a:	f040 8272 	bne.w	8007752 <_dtoa_r+0x992>
 800726e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007272:	2200      	movs	r2, #0
 8007274:	4b40      	ldr	r3, [pc, #256]	; (8007378 <_dtoa_r+0x5b8>)
 8007276:	f7f9 f92f 	bl	80004d8 <__aeabi_dmul>
 800727a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800727e:	f7f9 fbb1 	bl	80009e4 <__aeabi_dcmpge>
 8007282:	9c08      	ldr	r4, [sp, #32]
 8007284:	4626      	mov	r6, r4
 8007286:	2800      	cmp	r0, #0
 8007288:	f040 8248 	bne.w	800771c <_dtoa_r+0x95c>
 800728c:	2331      	movs	r3, #49	; 0x31
 800728e:	9f03      	ldr	r7, [sp, #12]
 8007290:	f10a 0a01 	add.w	sl, sl, #1
 8007294:	f807 3b01 	strb.w	r3, [r7], #1
 8007298:	e244      	b.n	8007724 <_dtoa_r+0x964>
 800729a:	07e2      	lsls	r2, r4, #31
 800729c:	d505      	bpl.n	80072aa <_dtoa_r+0x4ea>
 800729e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072a2:	f7f9 f919 	bl	80004d8 <__aeabi_dmul>
 80072a6:	2301      	movs	r3, #1
 80072a8:	3701      	adds	r7, #1
 80072aa:	1064      	asrs	r4, r4, #1
 80072ac:	3608      	adds	r6, #8
 80072ae:	e76d      	b.n	800718c <_dtoa_r+0x3cc>
 80072b0:	2702      	movs	r7, #2
 80072b2:	e770      	b.n	8007196 <_dtoa_r+0x3d6>
 80072b4:	46d0      	mov	r8, sl
 80072b6:	9c08      	ldr	r4, [sp, #32]
 80072b8:	e78f      	b.n	80071da <_dtoa_r+0x41a>
 80072ba:	9903      	ldr	r1, [sp, #12]
 80072bc:	4b29      	ldr	r3, [pc, #164]	; (8007364 <_dtoa_r+0x5a4>)
 80072be:	4421      	add	r1, r4
 80072c0:	9112      	str	r1, [sp, #72]	; 0x48
 80072c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80072c8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80072cc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80072d0:	2900      	cmp	r1, #0
 80072d2:	d055      	beq.n	8007380 <_dtoa_r+0x5c0>
 80072d4:	2000      	movs	r0, #0
 80072d6:	4929      	ldr	r1, [pc, #164]	; (800737c <_dtoa_r+0x5bc>)
 80072d8:	f7f9 fa28 	bl	800072c <__aeabi_ddiv>
 80072dc:	463b      	mov	r3, r7
 80072de:	4632      	mov	r2, r6
 80072e0:	f7f8 ff42 	bl	8000168 <__aeabi_dsub>
 80072e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072e8:	9f03      	ldr	r7, [sp, #12]
 80072ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072ee:	f7f9 fba3 	bl	8000a38 <__aeabi_d2iz>
 80072f2:	4604      	mov	r4, r0
 80072f4:	f7f9 f886 	bl	8000404 <__aeabi_i2d>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007300:	f7f8 ff32 	bl	8000168 <__aeabi_dsub>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	3430      	adds	r4, #48	; 0x30
 800730a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800730e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007312:	f807 4b01 	strb.w	r4, [r7], #1
 8007316:	f7f9 fb51 	bl	80009bc <__aeabi_dcmplt>
 800731a:	2800      	cmp	r0, #0
 800731c:	d174      	bne.n	8007408 <_dtoa_r+0x648>
 800731e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007322:	2000      	movs	r0, #0
 8007324:	4911      	ldr	r1, [pc, #68]	; (800736c <_dtoa_r+0x5ac>)
 8007326:	f7f8 ff1f 	bl	8000168 <__aeabi_dsub>
 800732a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800732e:	f7f9 fb45 	bl	80009bc <__aeabi_dcmplt>
 8007332:	2800      	cmp	r0, #0
 8007334:	f040 80b7 	bne.w	80074a6 <_dtoa_r+0x6e6>
 8007338:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800733a:	429f      	cmp	r7, r3
 800733c:	f43f af7a 	beq.w	8007234 <_dtoa_r+0x474>
 8007340:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007344:	2200      	movs	r2, #0
 8007346:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <_dtoa_r+0x5b0>)
 8007348:	f7f9 f8c6 	bl	80004d8 <__aeabi_dmul>
 800734c:	2200      	movs	r2, #0
 800734e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007352:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007356:	4b06      	ldr	r3, [pc, #24]	; (8007370 <_dtoa_r+0x5b0>)
 8007358:	f7f9 f8be 	bl	80004d8 <__aeabi_dmul>
 800735c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007360:	e7c3      	b.n	80072ea <_dtoa_r+0x52a>
 8007362:	bf00      	nop
 8007364:	08009070 	.word	0x08009070
 8007368:	08009048 	.word	0x08009048
 800736c:	3ff00000 	.word	0x3ff00000
 8007370:	40240000 	.word	0x40240000
 8007374:	401c0000 	.word	0x401c0000
 8007378:	40140000 	.word	0x40140000
 800737c:	3fe00000 	.word	0x3fe00000
 8007380:	4630      	mov	r0, r6
 8007382:	4639      	mov	r1, r7
 8007384:	f7f9 f8a8 	bl	80004d8 <__aeabi_dmul>
 8007388:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800738a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800738e:	9c03      	ldr	r4, [sp, #12]
 8007390:	9314      	str	r3, [sp, #80]	; 0x50
 8007392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007396:	f7f9 fb4f 	bl	8000a38 <__aeabi_d2iz>
 800739a:	9015      	str	r0, [sp, #84]	; 0x54
 800739c:	f7f9 f832 	bl	8000404 <__aeabi_i2d>
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a8:	f7f8 fede 	bl	8000168 <__aeabi_dsub>
 80073ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073ae:	4606      	mov	r6, r0
 80073b0:	3330      	adds	r3, #48	; 0x30
 80073b2:	f804 3b01 	strb.w	r3, [r4], #1
 80073b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073b8:	460f      	mov	r7, r1
 80073ba:	429c      	cmp	r4, r3
 80073bc:	f04f 0200 	mov.w	r2, #0
 80073c0:	d124      	bne.n	800740c <_dtoa_r+0x64c>
 80073c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073c6:	4bb0      	ldr	r3, [pc, #704]	; (8007688 <_dtoa_r+0x8c8>)
 80073c8:	f7f8 fed0 	bl	800016c <__adddf3>
 80073cc:	4602      	mov	r2, r0
 80073ce:	460b      	mov	r3, r1
 80073d0:	4630      	mov	r0, r6
 80073d2:	4639      	mov	r1, r7
 80073d4:	f7f9 fb10 	bl	80009f8 <__aeabi_dcmpgt>
 80073d8:	2800      	cmp	r0, #0
 80073da:	d163      	bne.n	80074a4 <_dtoa_r+0x6e4>
 80073dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073e0:	2000      	movs	r0, #0
 80073e2:	49a9      	ldr	r1, [pc, #676]	; (8007688 <_dtoa_r+0x8c8>)
 80073e4:	f7f8 fec0 	bl	8000168 <__aeabi_dsub>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	4630      	mov	r0, r6
 80073ee:	4639      	mov	r1, r7
 80073f0:	f7f9 fae4 	bl	80009bc <__aeabi_dcmplt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f43f af1d 	beq.w	8007234 <_dtoa_r+0x474>
 80073fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80073fc:	1e7b      	subs	r3, r7, #1
 80073fe:	9314      	str	r3, [sp, #80]	; 0x50
 8007400:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007404:	2b30      	cmp	r3, #48	; 0x30
 8007406:	d0f8      	beq.n	80073fa <_dtoa_r+0x63a>
 8007408:	46c2      	mov	sl, r8
 800740a:	e03b      	b.n	8007484 <_dtoa_r+0x6c4>
 800740c:	4b9f      	ldr	r3, [pc, #636]	; (800768c <_dtoa_r+0x8cc>)
 800740e:	f7f9 f863 	bl	80004d8 <__aeabi_dmul>
 8007412:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007416:	e7bc      	b.n	8007392 <_dtoa_r+0x5d2>
 8007418:	9f03      	ldr	r7, [sp, #12]
 800741a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800741e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007422:	4640      	mov	r0, r8
 8007424:	4649      	mov	r1, r9
 8007426:	f7f9 f981 	bl	800072c <__aeabi_ddiv>
 800742a:	f7f9 fb05 	bl	8000a38 <__aeabi_d2iz>
 800742e:	4604      	mov	r4, r0
 8007430:	f7f8 ffe8 	bl	8000404 <__aeabi_i2d>
 8007434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007438:	f7f9 f84e 	bl	80004d8 <__aeabi_dmul>
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	4640      	mov	r0, r8
 8007442:	4649      	mov	r1, r9
 8007444:	f7f8 fe90 	bl	8000168 <__aeabi_dsub>
 8007448:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800744c:	f807 6b01 	strb.w	r6, [r7], #1
 8007450:	9e03      	ldr	r6, [sp, #12]
 8007452:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007456:	1bbe      	subs	r6, r7, r6
 8007458:	45b4      	cmp	ip, r6
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	d136      	bne.n	80074ce <_dtoa_r+0x70e>
 8007460:	f7f8 fe84 	bl	800016c <__adddf3>
 8007464:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007468:	4680      	mov	r8, r0
 800746a:	4689      	mov	r9, r1
 800746c:	f7f9 fac4 	bl	80009f8 <__aeabi_dcmpgt>
 8007470:	bb58      	cbnz	r0, 80074ca <_dtoa_r+0x70a>
 8007472:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007476:	4640      	mov	r0, r8
 8007478:	4649      	mov	r1, r9
 800747a:	f7f9 fa95 	bl	80009a8 <__aeabi_dcmpeq>
 800747e:	b108      	cbz	r0, 8007484 <_dtoa_r+0x6c4>
 8007480:	07e1      	lsls	r1, r4, #31
 8007482:	d422      	bmi.n	80074ca <_dtoa_r+0x70a>
 8007484:	4628      	mov	r0, r5
 8007486:	4659      	mov	r1, fp
 8007488:	f000 fd0c 	bl	8007ea4 <_Bfree>
 800748c:	2300      	movs	r3, #0
 800748e:	703b      	strb	r3, [r7, #0]
 8007490:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007492:	f10a 0001 	add.w	r0, sl, #1
 8007496:	6018      	str	r0, [r3, #0]
 8007498:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800749a:	2b00      	cmp	r3, #0
 800749c:	f43f acde 	beq.w	8006e5c <_dtoa_r+0x9c>
 80074a0:	601f      	str	r7, [r3, #0]
 80074a2:	e4db      	b.n	8006e5c <_dtoa_r+0x9c>
 80074a4:	4627      	mov	r7, r4
 80074a6:	463b      	mov	r3, r7
 80074a8:	461f      	mov	r7, r3
 80074aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ae:	2a39      	cmp	r2, #57	; 0x39
 80074b0:	d107      	bne.n	80074c2 <_dtoa_r+0x702>
 80074b2:	9a03      	ldr	r2, [sp, #12]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d1f7      	bne.n	80074a8 <_dtoa_r+0x6e8>
 80074b8:	2230      	movs	r2, #48	; 0x30
 80074ba:	9903      	ldr	r1, [sp, #12]
 80074bc:	f108 0801 	add.w	r8, r8, #1
 80074c0:	700a      	strb	r2, [r1, #0]
 80074c2:	781a      	ldrb	r2, [r3, #0]
 80074c4:	3201      	adds	r2, #1
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e79e      	b.n	8007408 <_dtoa_r+0x648>
 80074ca:	46d0      	mov	r8, sl
 80074cc:	e7eb      	b.n	80074a6 <_dtoa_r+0x6e6>
 80074ce:	2200      	movs	r2, #0
 80074d0:	4b6e      	ldr	r3, [pc, #440]	; (800768c <_dtoa_r+0x8cc>)
 80074d2:	f7f9 f801 	bl	80004d8 <__aeabi_dmul>
 80074d6:	2200      	movs	r2, #0
 80074d8:	2300      	movs	r3, #0
 80074da:	4680      	mov	r8, r0
 80074dc:	4689      	mov	r9, r1
 80074de:	f7f9 fa63 	bl	80009a8 <__aeabi_dcmpeq>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d09b      	beq.n	800741e <_dtoa_r+0x65e>
 80074e6:	e7cd      	b.n	8007484 <_dtoa_r+0x6c4>
 80074e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	f000 80d0 	beq.w	8007690 <_dtoa_r+0x8d0>
 80074f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80074f2:	2a01      	cmp	r2, #1
 80074f4:	f300 80ae 	bgt.w	8007654 <_dtoa_r+0x894>
 80074f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80074fa:	2a00      	cmp	r2, #0
 80074fc:	f000 80a6 	beq.w	800764c <_dtoa_r+0x88c>
 8007500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007504:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007506:	9f06      	ldr	r7, [sp, #24]
 8007508:	9a06      	ldr	r2, [sp, #24]
 800750a:	2101      	movs	r1, #1
 800750c:	441a      	add	r2, r3
 800750e:	9206      	str	r2, [sp, #24]
 8007510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007512:	4628      	mov	r0, r5
 8007514:	441a      	add	r2, r3
 8007516:	9209      	str	r2, [sp, #36]	; 0x24
 8007518:	f000 fd7a 	bl	8008010 <__i2b>
 800751c:	4606      	mov	r6, r0
 800751e:	2f00      	cmp	r7, #0
 8007520:	dd0c      	ble.n	800753c <_dtoa_r+0x77c>
 8007522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007524:	2b00      	cmp	r3, #0
 8007526:	dd09      	ble.n	800753c <_dtoa_r+0x77c>
 8007528:	42bb      	cmp	r3, r7
 800752a:	bfa8      	it	ge
 800752c:	463b      	movge	r3, r7
 800752e:	9a06      	ldr	r2, [sp, #24]
 8007530:	1aff      	subs	r7, r7, r3
 8007532:	1ad2      	subs	r2, r2, r3
 8007534:	9206      	str	r2, [sp, #24]
 8007536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	9309      	str	r3, [sp, #36]	; 0x24
 800753c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800753e:	b1f3      	cbz	r3, 800757e <_dtoa_r+0x7be>
 8007540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007542:	2b00      	cmp	r3, #0
 8007544:	f000 80a8 	beq.w	8007698 <_dtoa_r+0x8d8>
 8007548:	2c00      	cmp	r4, #0
 800754a:	dd10      	ble.n	800756e <_dtoa_r+0x7ae>
 800754c:	4631      	mov	r1, r6
 800754e:	4622      	mov	r2, r4
 8007550:	4628      	mov	r0, r5
 8007552:	f000 fe1b 	bl	800818c <__pow5mult>
 8007556:	465a      	mov	r2, fp
 8007558:	4601      	mov	r1, r0
 800755a:	4606      	mov	r6, r0
 800755c:	4628      	mov	r0, r5
 800755e:	f000 fd6d 	bl	800803c <__multiply>
 8007562:	4680      	mov	r8, r0
 8007564:	4659      	mov	r1, fp
 8007566:	4628      	mov	r0, r5
 8007568:	f000 fc9c 	bl	8007ea4 <_Bfree>
 800756c:	46c3      	mov	fp, r8
 800756e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007570:	1b1a      	subs	r2, r3, r4
 8007572:	d004      	beq.n	800757e <_dtoa_r+0x7be>
 8007574:	4659      	mov	r1, fp
 8007576:	4628      	mov	r0, r5
 8007578:	f000 fe08 	bl	800818c <__pow5mult>
 800757c:	4683      	mov	fp, r0
 800757e:	2101      	movs	r1, #1
 8007580:	4628      	mov	r0, r5
 8007582:	f000 fd45 	bl	8008010 <__i2b>
 8007586:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007588:	4604      	mov	r4, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	f340 8086 	ble.w	800769c <_dtoa_r+0x8dc>
 8007590:	461a      	mov	r2, r3
 8007592:	4601      	mov	r1, r0
 8007594:	4628      	mov	r0, r5
 8007596:	f000 fdf9 	bl	800818c <__pow5mult>
 800759a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800759c:	4604      	mov	r4, r0
 800759e:	2b01      	cmp	r3, #1
 80075a0:	dd7f      	ble.n	80076a2 <_dtoa_r+0x8e2>
 80075a2:	f04f 0800 	mov.w	r8, #0
 80075a6:	6923      	ldr	r3, [r4, #16]
 80075a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075ac:	6918      	ldr	r0, [r3, #16]
 80075ae:	f000 fce1 	bl	8007f74 <__hi0bits>
 80075b2:	f1c0 0020 	rsb	r0, r0, #32
 80075b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b8:	4418      	add	r0, r3
 80075ba:	f010 001f 	ands.w	r0, r0, #31
 80075be:	f000 8092 	beq.w	80076e6 <_dtoa_r+0x926>
 80075c2:	f1c0 0320 	rsb	r3, r0, #32
 80075c6:	2b04      	cmp	r3, #4
 80075c8:	f340 808a 	ble.w	80076e0 <_dtoa_r+0x920>
 80075cc:	f1c0 001c 	rsb	r0, r0, #28
 80075d0:	9b06      	ldr	r3, [sp, #24]
 80075d2:	4407      	add	r7, r0
 80075d4:	4403      	add	r3, r0
 80075d6:	9306      	str	r3, [sp, #24]
 80075d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075da:	4403      	add	r3, r0
 80075dc:	9309      	str	r3, [sp, #36]	; 0x24
 80075de:	9b06      	ldr	r3, [sp, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd05      	ble.n	80075f0 <_dtoa_r+0x830>
 80075e4:	4659      	mov	r1, fp
 80075e6:	461a      	mov	r2, r3
 80075e8:	4628      	mov	r0, r5
 80075ea:	f000 fe29 	bl	8008240 <__lshift>
 80075ee:	4683      	mov	fp, r0
 80075f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dd05      	ble.n	8007602 <_dtoa_r+0x842>
 80075f6:	4621      	mov	r1, r4
 80075f8:	461a      	mov	r2, r3
 80075fa:	4628      	mov	r0, r5
 80075fc:	f000 fe20 	bl	8008240 <__lshift>
 8007600:	4604      	mov	r4, r0
 8007602:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007604:	2b00      	cmp	r3, #0
 8007606:	d070      	beq.n	80076ea <_dtoa_r+0x92a>
 8007608:	4621      	mov	r1, r4
 800760a:	4658      	mov	r0, fp
 800760c:	f000 fe88 	bl	8008320 <__mcmp>
 8007610:	2800      	cmp	r0, #0
 8007612:	da6a      	bge.n	80076ea <_dtoa_r+0x92a>
 8007614:	2300      	movs	r3, #0
 8007616:	4659      	mov	r1, fp
 8007618:	220a      	movs	r2, #10
 800761a:	4628      	mov	r0, r5
 800761c:	f000 fc64 	bl	8007ee8 <__multadd>
 8007620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007622:	4683      	mov	fp, r0
 8007624:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 8194 	beq.w	8007956 <_dtoa_r+0xb96>
 800762e:	4631      	mov	r1, r6
 8007630:	2300      	movs	r3, #0
 8007632:	220a      	movs	r2, #10
 8007634:	4628      	mov	r0, r5
 8007636:	f000 fc57 	bl	8007ee8 <__multadd>
 800763a:	f1b9 0f00 	cmp.w	r9, #0
 800763e:	4606      	mov	r6, r0
 8007640:	f300 8093 	bgt.w	800776a <_dtoa_r+0x9aa>
 8007644:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007646:	2b02      	cmp	r3, #2
 8007648:	dc57      	bgt.n	80076fa <_dtoa_r+0x93a>
 800764a:	e08e      	b.n	800776a <_dtoa_r+0x9aa>
 800764c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800764e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007652:	e757      	b.n	8007504 <_dtoa_r+0x744>
 8007654:	9b08      	ldr	r3, [sp, #32]
 8007656:	1e5c      	subs	r4, r3, #1
 8007658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765a:	42a3      	cmp	r3, r4
 800765c:	bfb7      	itett	lt
 800765e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007660:	1b1c      	subge	r4, r3, r4
 8007662:	1ae2      	sublt	r2, r4, r3
 8007664:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007666:	bfbe      	ittt	lt
 8007668:	940a      	strlt	r4, [sp, #40]	; 0x28
 800766a:	189b      	addlt	r3, r3, r2
 800766c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800766e:	9b08      	ldr	r3, [sp, #32]
 8007670:	bfb8      	it	lt
 8007672:	2400      	movlt	r4, #0
 8007674:	2b00      	cmp	r3, #0
 8007676:	bfbb      	ittet	lt
 8007678:	9b06      	ldrlt	r3, [sp, #24]
 800767a:	9a08      	ldrlt	r2, [sp, #32]
 800767c:	9f06      	ldrge	r7, [sp, #24]
 800767e:	1a9f      	sublt	r7, r3, r2
 8007680:	bfac      	ite	ge
 8007682:	9b08      	ldrge	r3, [sp, #32]
 8007684:	2300      	movlt	r3, #0
 8007686:	e73f      	b.n	8007508 <_dtoa_r+0x748>
 8007688:	3fe00000 	.word	0x3fe00000
 800768c:	40240000 	.word	0x40240000
 8007690:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007692:	9f06      	ldr	r7, [sp, #24]
 8007694:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007696:	e742      	b.n	800751e <_dtoa_r+0x75e>
 8007698:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800769a:	e76b      	b.n	8007574 <_dtoa_r+0x7b4>
 800769c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800769e:	2b01      	cmp	r3, #1
 80076a0:	dc19      	bgt.n	80076d6 <_dtoa_r+0x916>
 80076a2:	9b04      	ldr	r3, [sp, #16]
 80076a4:	b9bb      	cbnz	r3, 80076d6 <_dtoa_r+0x916>
 80076a6:	9b05      	ldr	r3, [sp, #20]
 80076a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076ac:	b99b      	cbnz	r3, 80076d6 <_dtoa_r+0x916>
 80076ae:	9b05      	ldr	r3, [sp, #20]
 80076b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076b4:	0d1b      	lsrs	r3, r3, #20
 80076b6:	051b      	lsls	r3, r3, #20
 80076b8:	b183      	cbz	r3, 80076dc <_dtoa_r+0x91c>
 80076ba:	f04f 0801 	mov.w	r8, #1
 80076be:	9b06      	ldr	r3, [sp, #24]
 80076c0:	3301      	adds	r3, #1
 80076c2:	9306      	str	r3, [sp, #24]
 80076c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c6:	3301      	adds	r3, #1
 80076c8:	9309      	str	r3, [sp, #36]	; 0x24
 80076ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f47f af6a 	bne.w	80075a6 <_dtoa_r+0x7e6>
 80076d2:	2001      	movs	r0, #1
 80076d4:	e76f      	b.n	80075b6 <_dtoa_r+0x7f6>
 80076d6:	f04f 0800 	mov.w	r8, #0
 80076da:	e7f6      	b.n	80076ca <_dtoa_r+0x90a>
 80076dc:	4698      	mov	r8, r3
 80076de:	e7f4      	b.n	80076ca <_dtoa_r+0x90a>
 80076e0:	f43f af7d 	beq.w	80075de <_dtoa_r+0x81e>
 80076e4:	4618      	mov	r0, r3
 80076e6:	301c      	adds	r0, #28
 80076e8:	e772      	b.n	80075d0 <_dtoa_r+0x810>
 80076ea:	9b08      	ldr	r3, [sp, #32]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dc36      	bgt.n	800775e <_dtoa_r+0x99e>
 80076f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	dd33      	ble.n	800775e <_dtoa_r+0x99e>
 80076f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076fa:	f1b9 0f00 	cmp.w	r9, #0
 80076fe:	d10d      	bne.n	800771c <_dtoa_r+0x95c>
 8007700:	4621      	mov	r1, r4
 8007702:	464b      	mov	r3, r9
 8007704:	2205      	movs	r2, #5
 8007706:	4628      	mov	r0, r5
 8007708:	f000 fbee 	bl	8007ee8 <__multadd>
 800770c:	4601      	mov	r1, r0
 800770e:	4604      	mov	r4, r0
 8007710:	4658      	mov	r0, fp
 8007712:	f000 fe05 	bl	8008320 <__mcmp>
 8007716:	2800      	cmp	r0, #0
 8007718:	f73f adb8 	bgt.w	800728c <_dtoa_r+0x4cc>
 800771c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800771e:	9f03      	ldr	r7, [sp, #12]
 8007720:	ea6f 0a03 	mvn.w	sl, r3
 8007724:	f04f 0800 	mov.w	r8, #0
 8007728:	4621      	mov	r1, r4
 800772a:	4628      	mov	r0, r5
 800772c:	f000 fbba 	bl	8007ea4 <_Bfree>
 8007730:	2e00      	cmp	r6, #0
 8007732:	f43f aea7 	beq.w	8007484 <_dtoa_r+0x6c4>
 8007736:	f1b8 0f00 	cmp.w	r8, #0
 800773a:	d005      	beq.n	8007748 <_dtoa_r+0x988>
 800773c:	45b0      	cmp	r8, r6
 800773e:	d003      	beq.n	8007748 <_dtoa_r+0x988>
 8007740:	4641      	mov	r1, r8
 8007742:	4628      	mov	r0, r5
 8007744:	f000 fbae 	bl	8007ea4 <_Bfree>
 8007748:	4631      	mov	r1, r6
 800774a:	4628      	mov	r0, r5
 800774c:	f000 fbaa 	bl	8007ea4 <_Bfree>
 8007750:	e698      	b.n	8007484 <_dtoa_r+0x6c4>
 8007752:	2400      	movs	r4, #0
 8007754:	4626      	mov	r6, r4
 8007756:	e7e1      	b.n	800771c <_dtoa_r+0x95c>
 8007758:	46c2      	mov	sl, r8
 800775a:	4626      	mov	r6, r4
 800775c:	e596      	b.n	800728c <_dtoa_r+0x4cc>
 800775e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007760:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 80fd 	beq.w	8007964 <_dtoa_r+0xba4>
 800776a:	2f00      	cmp	r7, #0
 800776c:	dd05      	ble.n	800777a <_dtoa_r+0x9ba>
 800776e:	4631      	mov	r1, r6
 8007770:	463a      	mov	r2, r7
 8007772:	4628      	mov	r0, r5
 8007774:	f000 fd64 	bl	8008240 <__lshift>
 8007778:	4606      	mov	r6, r0
 800777a:	f1b8 0f00 	cmp.w	r8, #0
 800777e:	d05c      	beq.n	800783a <_dtoa_r+0xa7a>
 8007780:	4628      	mov	r0, r5
 8007782:	6871      	ldr	r1, [r6, #4]
 8007784:	f000 fb4e 	bl	8007e24 <_Balloc>
 8007788:	4607      	mov	r7, r0
 800778a:	b928      	cbnz	r0, 8007798 <_dtoa_r+0x9d8>
 800778c:	4602      	mov	r2, r0
 800778e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007792:	4b7f      	ldr	r3, [pc, #508]	; (8007990 <_dtoa_r+0xbd0>)
 8007794:	f7ff bb28 	b.w	8006de8 <_dtoa_r+0x28>
 8007798:	6932      	ldr	r2, [r6, #16]
 800779a:	f106 010c 	add.w	r1, r6, #12
 800779e:	3202      	adds	r2, #2
 80077a0:	0092      	lsls	r2, r2, #2
 80077a2:	300c      	adds	r0, #12
 80077a4:	f000 fb30 	bl	8007e08 <memcpy>
 80077a8:	2201      	movs	r2, #1
 80077aa:	4639      	mov	r1, r7
 80077ac:	4628      	mov	r0, r5
 80077ae:	f000 fd47 	bl	8008240 <__lshift>
 80077b2:	46b0      	mov	r8, r6
 80077b4:	4606      	mov	r6, r0
 80077b6:	9b03      	ldr	r3, [sp, #12]
 80077b8:	3301      	adds	r3, #1
 80077ba:	9308      	str	r3, [sp, #32]
 80077bc:	9b03      	ldr	r3, [sp, #12]
 80077be:	444b      	add	r3, r9
 80077c0:	930a      	str	r3, [sp, #40]	; 0x28
 80077c2:	9b04      	ldr	r3, [sp, #16]
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	9309      	str	r3, [sp, #36]	; 0x24
 80077ca:	9b08      	ldr	r3, [sp, #32]
 80077cc:	4621      	mov	r1, r4
 80077ce:	3b01      	subs	r3, #1
 80077d0:	4658      	mov	r0, fp
 80077d2:	9304      	str	r3, [sp, #16]
 80077d4:	f7ff fa66 	bl	8006ca4 <quorem>
 80077d8:	4603      	mov	r3, r0
 80077da:	4641      	mov	r1, r8
 80077dc:	3330      	adds	r3, #48	; 0x30
 80077de:	9006      	str	r0, [sp, #24]
 80077e0:	4658      	mov	r0, fp
 80077e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80077e4:	f000 fd9c 	bl	8008320 <__mcmp>
 80077e8:	4632      	mov	r2, r6
 80077ea:	4681      	mov	r9, r0
 80077ec:	4621      	mov	r1, r4
 80077ee:	4628      	mov	r0, r5
 80077f0:	f000 fdb2 	bl	8008358 <__mdiff>
 80077f4:	68c2      	ldr	r2, [r0, #12]
 80077f6:	4607      	mov	r7, r0
 80077f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077fa:	bb02      	cbnz	r2, 800783e <_dtoa_r+0xa7e>
 80077fc:	4601      	mov	r1, r0
 80077fe:	4658      	mov	r0, fp
 8007800:	f000 fd8e 	bl	8008320 <__mcmp>
 8007804:	4602      	mov	r2, r0
 8007806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007808:	4639      	mov	r1, r7
 800780a:	4628      	mov	r0, r5
 800780c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007810:	f000 fb48 	bl	8007ea4 <_Bfree>
 8007814:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007816:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007818:	9f08      	ldr	r7, [sp, #32]
 800781a:	ea43 0102 	orr.w	r1, r3, r2
 800781e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007820:	430b      	orrs	r3, r1
 8007822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007824:	d10d      	bne.n	8007842 <_dtoa_r+0xa82>
 8007826:	2b39      	cmp	r3, #57	; 0x39
 8007828:	d029      	beq.n	800787e <_dtoa_r+0xabe>
 800782a:	f1b9 0f00 	cmp.w	r9, #0
 800782e:	dd01      	ble.n	8007834 <_dtoa_r+0xa74>
 8007830:	9b06      	ldr	r3, [sp, #24]
 8007832:	3331      	adds	r3, #49	; 0x31
 8007834:	9a04      	ldr	r2, [sp, #16]
 8007836:	7013      	strb	r3, [r2, #0]
 8007838:	e776      	b.n	8007728 <_dtoa_r+0x968>
 800783a:	4630      	mov	r0, r6
 800783c:	e7b9      	b.n	80077b2 <_dtoa_r+0x9f2>
 800783e:	2201      	movs	r2, #1
 8007840:	e7e2      	b.n	8007808 <_dtoa_r+0xa48>
 8007842:	f1b9 0f00 	cmp.w	r9, #0
 8007846:	db06      	blt.n	8007856 <_dtoa_r+0xa96>
 8007848:	9922      	ldr	r1, [sp, #136]	; 0x88
 800784a:	ea41 0909 	orr.w	r9, r1, r9
 800784e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007850:	ea59 0101 	orrs.w	r1, r9, r1
 8007854:	d120      	bne.n	8007898 <_dtoa_r+0xad8>
 8007856:	2a00      	cmp	r2, #0
 8007858:	ddec      	ble.n	8007834 <_dtoa_r+0xa74>
 800785a:	4659      	mov	r1, fp
 800785c:	2201      	movs	r2, #1
 800785e:	4628      	mov	r0, r5
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	f000 fced 	bl	8008240 <__lshift>
 8007866:	4621      	mov	r1, r4
 8007868:	4683      	mov	fp, r0
 800786a:	f000 fd59 	bl	8008320 <__mcmp>
 800786e:	2800      	cmp	r0, #0
 8007870:	9b08      	ldr	r3, [sp, #32]
 8007872:	dc02      	bgt.n	800787a <_dtoa_r+0xaba>
 8007874:	d1de      	bne.n	8007834 <_dtoa_r+0xa74>
 8007876:	07da      	lsls	r2, r3, #31
 8007878:	d5dc      	bpl.n	8007834 <_dtoa_r+0xa74>
 800787a:	2b39      	cmp	r3, #57	; 0x39
 800787c:	d1d8      	bne.n	8007830 <_dtoa_r+0xa70>
 800787e:	2339      	movs	r3, #57	; 0x39
 8007880:	9a04      	ldr	r2, [sp, #16]
 8007882:	7013      	strb	r3, [r2, #0]
 8007884:	463b      	mov	r3, r7
 8007886:	461f      	mov	r7, r3
 8007888:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800788c:	3b01      	subs	r3, #1
 800788e:	2a39      	cmp	r2, #57	; 0x39
 8007890:	d050      	beq.n	8007934 <_dtoa_r+0xb74>
 8007892:	3201      	adds	r2, #1
 8007894:	701a      	strb	r2, [r3, #0]
 8007896:	e747      	b.n	8007728 <_dtoa_r+0x968>
 8007898:	2a00      	cmp	r2, #0
 800789a:	dd03      	ble.n	80078a4 <_dtoa_r+0xae4>
 800789c:	2b39      	cmp	r3, #57	; 0x39
 800789e:	d0ee      	beq.n	800787e <_dtoa_r+0xabe>
 80078a0:	3301      	adds	r3, #1
 80078a2:	e7c7      	b.n	8007834 <_dtoa_r+0xa74>
 80078a4:	9a08      	ldr	r2, [sp, #32]
 80078a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80078a8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078ac:	428a      	cmp	r2, r1
 80078ae:	d02a      	beq.n	8007906 <_dtoa_r+0xb46>
 80078b0:	4659      	mov	r1, fp
 80078b2:	2300      	movs	r3, #0
 80078b4:	220a      	movs	r2, #10
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 fb16 	bl	8007ee8 <__multadd>
 80078bc:	45b0      	cmp	r8, r6
 80078be:	4683      	mov	fp, r0
 80078c0:	f04f 0300 	mov.w	r3, #0
 80078c4:	f04f 020a 	mov.w	r2, #10
 80078c8:	4641      	mov	r1, r8
 80078ca:	4628      	mov	r0, r5
 80078cc:	d107      	bne.n	80078de <_dtoa_r+0xb1e>
 80078ce:	f000 fb0b 	bl	8007ee8 <__multadd>
 80078d2:	4680      	mov	r8, r0
 80078d4:	4606      	mov	r6, r0
 80078d6:	9b08      	ldr	r3, [sp, #32]
 80078d8:	3301      	adds	r3, #1
 80078da:	9308      	str	r3, [sp, #32]
 80078dc:	e775      	b.n	80077ca <_dtoa_r+0xa0a>
 80078de:	f000 fb03 	bl	8007ee8 <__multadd>
 80078e2:	4631      	mov	r1, r6
 80078e4:	4680      	mov	r8, r0
 80078e6:	2300      	movs	r3, #0
 80078e8:	220a      	movs	r2, #10
 80078ea:	4628      	mov	r0, r5
 80078ec:	f000 fafc 	bl	8007ee8 <__multadd>
 80078f0:	4606      	mov	r6, r0
 80078f2:	e7f0      	b.n	80078d6 <_dtoa_r+0xb16>
 80078f4:	f1b9 0f00 	cmp.w	r9, #0
 80078f8:	bfcc      	ite	gt
 80078fa:	464f      	movgt	r7, r9
 80078fc:	2701      	movle	r7, #1
 80078fe:	f04f 0800 	mov.w	r8, #0
 8007902:	9a03      	ldr	r2, [sp, #12]
 8007904:	4417      	add	r7, r2
 8007906:	4659      	mov	r1, fp
 8007908:	2201      	movs	r2, #1
 800790a:	4628      	mov	r0, r5
 800790c:	9308      	str	r3, [sp, #32]
 800790e:	f000 fc97 	bl	8008240 <__lshift>
 8007912:	4621      	mov	r1, r4
 8007914:	4683      	mov	fp, r0
 8007916:	f000 fd03 	bl	8008320 <__mcmp>
 800791a:	2800      	cmp	r0, #0
 800791c:	dcb2      	bgt.n	8007884 <_dtoa_r+0xac4>
 800791e:	d102      	bne.n	8007926 <_dtoa_r+0xb66>
 8007920:	9b08      	ldr	r3, [sp, #32]
 8007922:	07db      	lsls	r3, r3, #31
 8007924:	d4ae      	bmi.n	8007884 <_dtoa_r+0xac4>
 8007926:	463b      	mov	r3, r7
 8007928:	461f      	mov	r7, r3
 800792a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800792e:	2a30      	cmp	r2, #48	; 0x30
 8007930:	d0fa      	beq.n	8007928 <_dtoa_r+0xb68>
 8007932:	e6f9      	b.n	8007728 <_dtoa_r+0x968>
 8007934:	9a03      	ldr	r2, [sp, #12]
 8007936:	429a      	cmp	r2, r3
 8007938:	d1a5      	bne.n	8007886 <_dtoa_r+0xac6>
 800793a:	2331      	movs	r3, #49	; 0x31
 800793c:	f10a 0a01 	add.w	sl, sl, #1
 8007940:	e779      	b.n	8007836 <_dtoa_r+0xa76>
 8007942:	4b14      	ldr	r3, [pc, #80]	; (8007994 <_dtoa_r+0xbd4>)
 8007944:	f7ff baa8 	b.w	8006e98 <_dtoa_r+0xd8>
 8007948:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800794a:	2b00      	cmp	r3, #0
 800794c:	f47f aa81 	bne.w	8006e52 <_dtoa_r+0x92>
 8007950:	4b11      	ldr	r3, [pc, #68]	; (8007998 <_dtoa_r+0xbd8>)
 8007952:	f7ff baa1 	b.w	8006e98 <_dtoa_r+0xd8>
 8007956:	f1b9 0f00 	cmp.w	r9, #0
 800795a:	dc03      	bgt.n	8007964 <_dtoa_r+0xba4>
 800795c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800795e:	2b02      	cmp	r3, #2
 8007960:	f73f aecb 	bgt.w	80076fa <_dtoa_r+0x93a>
 8007964:	9f03      	ldr	r7, [sp, #12]
 8007966:	4621      	mov	r1, r4
 8007968:	4658      	mov	r0, fp
 800796a:	f7ff f99b 	bl	8006ca4 <quorem>
 800796e:	9a03      	ldr	r2, [sp, #12]
 8007970:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007974:	f807 3b01 	strb.w	r3, [r7], #1
 8007978:	1aba      	subs	r2, r7, r2
 800797a:	4591      	cmp	r9, r2
 800797c:	ddba      	ble.n	80078f4 <_dtoa_r+0xb34>
 800797e:	4659      	mov	r1, fp
 8007980:	2300      	movs	r3, #0
 8007982:	220a      	movs	r2, #10
 8007984:	4628      	mov	r0, r5
 8007986:	f000 faaf 	bl	8007ee8 <__multadd>
 800798a:	4683      	mov	fp, r0
 800798c:	e7eb      	b.n	8007966 <_dtoa_r+0xba6>
 800798e:	bf00      	nop
 8007990:	08008f77 	.word	0x08008f77
 8007994:	08008ed4 	.word	0x08008ed4
 8007998:	08008ef8 	.word	0x08008ef8

0800799c <__sflush_r>:
 800799c:	898a      	ldrh	r2, [r1, #12]
 800799e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a0:	4605      	mov	r5, r0
 80079a2:	0710      	lsls	r0, r2, #28
 80079a4:	460c      	mov	r4, r1
 80079a6:	d457      	bmi.n	8007a58 <__sflush_r+0xbc>
 80079a8:	684b      	ldr	r3, [r1, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	dc04      	bgt.n	80079b8 <__sflush_r+0x1c>
 80079ae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	dc01      	bgt.n	80079b8 <__sflush_r+0x1c>
 80079b4:	2000      	movs	r0, #0
 80079b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079ba:	2e00      	cmp	r6, #0
 80079bc:	d0fa      	beq.n	80079b4 <__sflush_r+0x18>
 80079be:	2300      	movs	r3, #0
 80079c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079c4:	682f      	ldr	r7, [r5, #0]
 80079c6:	602b      	str	r3, [r5, #0]
 80079c8:	d032      	beq.n	8007a30 <__sflush_r+0x94>
 80079ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	075a      	lsls	r2, r3, #29
 80079d0:	d505      	bpl.n	80079de <__sflush_r+0x42>
 80079d2:	6863      	ldr	r3, [r4, #4]
 80079d4:	1ac0      	subs	r0, r0, r3
 80079d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079d8:	b10b      	cbz	r3, 80079de <__sflush_r+0x42>
 80079da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079dc:	1ac0      	subs	r0, r0, r3
 80079de:	2300      	movs	r3, #0
 80079e0:	4602      	mov	r2, r0
 80079e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079e4:	4628      	mov	r0, r5
 80079e6:	6a21      	ldr	r1, [r4, #32]
 80079e8:	47b0      	blx	r6
 80079ea:	1c43      	adds	r3, r0, #1
 80079ec:	89a3      	ldrh	r3, [r4, #12]
 80079ee:	d106      	bne.n	80079fe <__sflush_r+0x62>
 80079f0:	6829      	ldr	r1, [r5, #0]
 80079f2:	291d      	cmp	r1, #29
 80079f4:	d82c      	bhi.n	8007a50 <__sflush_r+0xb4>
 80079f6:	4a29      	ldr	r2, [pc, #164]	; (8007a9c <__sflush_r+0x100>)
 80079f8:	40ca      	lsrs	r2, r1
 80079fa:	07d6      	lsls	r6, r2, #31
 80079fc:	d528      	bpl.n	8007a50 <__sflush_r+0xb4>
 80079fe:	2200      	movs	r2, #0
 8007a00:	6062      	str	r2, [r4, #4]
 8007a02:	6922      	ldr	r2, [r4, #16]
 8007a04:	04d9      	lsls	r1, r3, #19
 8007a06:	6022      	str	r2, [r4, #0]
 8007a08:	d504      	bpl.n	8007a14 <__sflush_r+0x78>
 8007a0a:	1c42      	adds	r2, r0, #1
 8007a0c:	d101      	bne.n	8007a12 <__sflush_r+0x76>
 8007a0e:	682b      	ldr	r3, [r5, #0]
 8007a10:	b903      	cbnz	r3, 8007a14 <__sflush_r+0x78>
 8007a12:	6560      	str	r0, [r4, #84]	; 0x54
 8007a14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a16:	602f      	str	r7, [r5, #0]
 8007a18:	2900      	cmp	r1, #0
 8007a1a:	d0cb      	beq.n	80079b4 <__sflush_r+0x18>
 8007a1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a20:	4299      	cmp	r1, r3
 8007a22:	d002      	beq.n	8007a2a <__sflush_r+0x8e>
 8007a24:	4628      	mov	r0, r5
 8007a26:	f000 fd93 	bl	8008550 <_free_r>
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	6360      	str	r0, [r4, #52]	; 0x34
 8007a2e:	e7c2      	b.n	80079b6 <__sflush_r+0x1a>
 8007a30:	6a21      	ldr	r1, [r4, #32]
 8007a32:	2301      	movs	r3, #1
 8007a34:	4628      	mov	r0, r5
 8007a36:	47b0      	blx	r6
 8007a38:	1c41      	adds	r1, r0, #1
 8007a3a:	d1c7      	bne.n	80079cc <__sflush_r+0x30>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d0c4      	beq.n	80079cc <__sflush_r+0x30>
 8007a42:	2b1d      	cmp	r3, #29
 8007a44:	d001      	beq.n	8007a4a <__sflush_r+0xae>
 8007a46:	2b16      	cmp	r3, #22
 8007a48:	d101      	bne.n	8007a4e <__sflush_r+0xb2>
 8007a4a:	602f      	str	r7, [r5, #0]
 8007a4c:	e7b2      	b.n	80079b4 <__sflush_r+0x18>
 8007a4e:	89a3      	ldrh	r3, [r4, #12]
 8007a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a54:	81a3      	strh	r3, [r4, #12]
 8007a56:	e7ae      	b.n	80079b6 <__sflush_r+0x1a>
 8007a58:	690f      	ldr	r7, [r1, #16]
 8007a5a:	2f00      	cmp	r7, #0
 8007a5c:	d0aa      	beq.n	80079b4 <__sflush_r+0x18>
 8007a5e:	0793      	lsls	r3, r2, #30
 8007a60:	bf18      	it	ne
 8007a62:	2300      	movne	r3, #0
 8007a64:	680e      	ldr	r6, [r1, #0]
 8007a66:	bf08      	it	eq
 8007a68:	694b      	ldreq	r3, [r1, #20]
 8007a6a:	1bf6      	subs	r6, r6, r7
 8007a6c:	600f      	str	r7, [r1, #0]
 8007a6e:	608b      	str	r3, [r1, #8]
 8007a70:	2e00      	cmp	r6, #0
 8007a72:	dd9f      	ble.n	80079b4 <__sflush_r+0x18>
 8007a74:	4633      	mov	r3, r6
 8007a76:	463a      	mov	r2, r7
 8007a78:	4628      	mov	r0, r5
 8007a7a:	6a21      	ldr	r1, [r4, #32]
 8007a7c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007a80:	47e0      	blx	ip
 8007a82:	2800      	cmp	r0, #0
 8007a84:	dc06      	bgt.n	8007a94 <__sflush_r+0xf8>
 8007a86:	89a3      	ldrh	r3, [r4, #12]
 8007a88:	f04f 30ff 	mov.w	r0, #4294967295
 8007a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	e790      	b.n	80079b6 <__sflush_r+0x1a>
 8007a94:	4407      	add	r7, r0
 8007a96:	1a36      	subs	r6, r6, r0
 8007a98:	e7ea      	b.n	8007a70 <__sflush_r+0xd4>
 8007a9a:	bf00      	nop
 8007a9c:	20400001 	.word	0x20400001

08007aa0 <_fflush_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	690b      	ldr	r3, [r1, #16]
 8007aa4:	4605      	mov	r5, r0
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	b913      	cbnz	r3, 8007ab0 <_fflush_r+0x10>
 8007aaa:	2500      	movs	r5, #0
 8007aac:	4628      	mov	r0, r5
 8007aae:	bd38      	pop	{r3, r4, r5, pc}
 8007ab0:	b118      	cbz	r0, 8007aba <_fflush_r+0x1a>
 8007ab2:	6983      	ldr	r3, [r0, #24]
 8007ab4:	b90b      	cbnz	r3, 8007aba <_fflush_r+0x1a>
 8007ab6:	f000 f887 	bl	8007bc8 <__sinit>
 8007aba:	4b14      	ldr	r3, [pc, #80]	; (8007b0c <_fflush_r+0x6c>)
 8007abc:	429c      	cmp	r4, r3
 8007abe:	d11b      	bne.n	8007af8 <_fflush_r+0x58>
 8007ac0:	686c      	ldr	r4, [r5, #4]
 8007ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d0ef      	beq.n	8007aaa <_fflush_r+0xa>
 8007aca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007acc:	07d0      	lsls	r0, r2, #31
 8007ace:	d404      	bmi.n	8007ada <_fflush_r+0x3a>
 8007ad0:	0599      	lsls	r1, r3, #22
 8007ad2:	d402      	bmi.n	8007ada <_fflush_r+0x3a>
 8007ad4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ad6:	f000 f91a 	bl	8007d0e <__retarget_lock_acquire_recursive>
 8007ada:	4628      	mov	r0, r5
 8007adc:	4621      	mov	r1, r4
 8007ade:	f7ff ff5d 	bl	800799c <__sflush_r>
 8007ae2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	07da      	lsls	r2, r3, #31
 8007ae8:	d4e0      	bmi.n	8007aac <_fflush_r+0xc>
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	059b      	lsls	r3, r3, #22
 8007aee:	d4dd      	bmi.n	8007aac <_fflush_r+0xc>
 8007af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007af2:	f000 f90d 	bl	8007d10 <__retarget_lock_release_recursive>
 8007af6:	e7d9      	b.n	8007aac <_fflush_r+0xc>
 8007af8:	4b05      	ldr	r3, [pc, #20]	; (8007b10 <_fflush_r+0x70>)
 8007afa:	429c      	cmp	r4, r3
 8007afc:	d101      	bne.n	8007b02 <_fflush_r+0x62>
 8007afe:	68ac      	ldr	r4, [r5, #8]
 8007b00:	e7df      	b.n	8007ac2 <_fflush_r+0x22>
 8007b02:	4b04      	ldr	r3, [pc, #16]	; (8007b14 <_fflush_r+0x74>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	bf08      	it	eq
 8007b08:	68ec      	ldreq	r4, [r5, #12]
 8007b0a:	e7da      	b.n	8007ac2 <_fflush_r+0x22>
 8007b0c:	08008fa8 	.word	0x08008fa8
 8007b10:	08008fc8 	.word	0x08008fc8
 8007b14:	08008f88 	.word	0x08008f88

08007b18 <std>:
 8007b18:	2300      	movs	r3, #0
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b26:	6083      	str	r3, [r0, #8]
 8007b28:	8181      	strh	r1, [r0, #12]
 8007b2a:	6643      	str	r3, [r0, #100]	; 0x64
 8007b2c:	81c2      	strh	r2, [r0, #14]
 8007b2e:	6183      	str	r3, [r0, #24]
 8007b30:	4619      	mov	r1, r3
 8007b32:	2208      	movs	r2, #8
 8007b34:	305c      	adds	r0, #92	; 0x5c
 8007b36:	f7fe faff 	bl	8006138 <memset>
 8007b3a:	4b05      	ldr	r3, [pc, #20]	; (8007b50 <std+0x38>)
 8007b3c:	6224      	str	r4, [r4, #32]
 8007b3e:	6263      	str	r3, [r4, #36]	; 0x24
 8007b40:	4b04      	ldr	r3, [pc, #16]	; (8007b54 <std+0x3c>)
 8007b42:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b44:	4b04      	ldr	r3, [pc, #16]	; (8007b58 <std+0x40>)
 8007b46:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b48:	4b04      	ldr	r3, [pc, #16]	; (8007b5c <std+0x44>)
 8007b4a:	6323      	str	r3, [r4, #48]	; 0x30
 8007b4c:	bd10      	pop	{r4, pc}
 8007b4e:	bf00      	nop
 8007b50:	080089d9 	.word	0x080089d9
 8007b54:	080089fb 	.word	0x080089fb
 8007b58:	08008a33 	.word	0x08008a33
 8007b5c:	08008a57 	.word	0x08008a57

08007b60 <_cleanup_r>:
 8007b60:	4901      	ldr	r1, [pc, #4]	; (8007b68 <_cleanup_r+0x8>)
 8007b62:	f000 b8af 	b.w	8007cc4 <_fwalk_reent>
 8007b66:	bf00      	nop
 8007b68:	08007aa1 	.word	0x08007aa1

08007b6c <__sfmoreglue>:
 8007b6c:	2268      	movs	r2, #104	; 0x68
 8007b6e:	b570      	push	{r4, r5, r6, lr}
 8007b70:	1e4d      	subs	r5, r1, #1
 8007b72:	4355      	muls	r5, r2
 8007b74:	460e      	mov	r6, r1
 8007b76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b7a:	f000 fd51 	bl	8008620 <_malloc_r>
 8007b7e:	4604      	mov	r4, r0
 8007b80:	b140      	cbz	r0, 8007b94 <__sfmoreglue+0x28>
 8007b82:	2100      	movs	r1, #0
 8007b84:	e9c0 1600 	strd	r1, r6, [r0]
 8007b88:	300c      	adds	r0, #12
 8007b8a:	60a0      	str	r0, [r4, #8]
 8007b8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b90:	f7fe fad2 	bl	8006138 <memset>
 8007b94:	4620      	mov	r0, r4
 8007b96:	bd70      	pop	{r4, r5, r6, pc}

08007b98 <__sfp_lock_acquire>:
 8007b98:	4801      	ldr	r0, [pc, #4]	; (8007ba0 <__sfp_lock_acquire+0x8>)
 8007b9a:	f000 b8b8 	b.w	8007d0e <__retarget_lock_acquire_recursive>
 8007b9e:	bf00      	nop
 8007ba0:	200003e9 	.word	0x200003e9

08007ba4 <__sfp_lock_release>:
 8007ba4:	4801      	ldr	r0, [pc, #4]	; (8007bac <__sfp_lock_release+0x8>)
 8007ba6:	f000 b8b3 	b.w	8007d10 <__retarget_lock_release_recursive>
 8007baa:	bf00      	nop
 8007bac:	200003e9 	.word	0x200003e9

08007bb0 <__sinit_lock_acquire>:
 8007bb0:	4801      	ldr	r0, [pc, #4]	; (8007bb8 <__sinit_lock_acquire+0x8>)
 8007bb2:	f000 b8ac 	b.w	8007d0e <__retarget_lock_acquire_recursive>
 8007bb6:	bf00      	nop
 8007bb8:	200003ea 	.word	0x200003ea

08007bbc <__sinit_lock_release>:
 8007bbc:	4801      	ldr	r0, [pc, #4]	; (8007bc4 <__sinit_lock_release+0x8>)
 8007bbe:	f000 b8a7 	b.w	8007d10 <__retarget_lock_release_recursive>
 8007bc2:	bf00      	nop
 8007bc4:	200003ea 	.word	0x200003ea

08007bc8 <__sinit>:
 8007bc8:	b510      	push	{r4, lr}
 8007bca:	4604      	mov	r4, r0
 8007bcc:	f7ff fff0 	bl	8007bb0 <__sinit_lock_acquire>
 8007bd0:	69a3      	ldr	r3, [r4, #24]
 8007bd2:	b11b      	cbz	r3, 8007bdc <__sinit+0x14>
 8007bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bd8:	f7ff bff0 	b.w	8007bbc <__sinit_lock_release>
 8007bdc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007be0:	6523      	str	r3, [r4, #80]	; 0x50
 8007be2:	4b13      	ldr	r3, [pc, #76]	; (8007c30 <__sinit+0x68>)
 8007be4:	4a13      	ldr	r2, [pc, #76]	; (8007c34 <__sinit+0x6c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007bea:	42a3      	cmp	r3, r4
 8007bec:	bf08      	it	eq
 8007bee:	2301      	moveq	r3, #1
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	bf08      	it	eq
 8007bf4:	61a3      	streq	r3, [r4, #24]
 8007bf6:	f000 f81f 	bl	8007c38 <__sfp>
 8007bfa:	6060      	str	r0, [r4, #4]
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f000 f81b 	bl	8007c38 <__sfp>
 8007c02:	60a0      	str	r0, [r4, #8]
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 f817 	bl	8007c38 <__sfp>
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2104      	movs	r1, #4
 8007c0e:	60e0      	str	r0, [r4, #12]
 8007c10:	6860      	ldr	r0, [r4, #4]
 8007c12:	f7ff ff81 	bl	8007b18 <std>
 8007c16:	2201      	movs	r2, #1
 8007c18:	2109      	movs	r1, #9
 8007c1a:	68a0      	ldr	r0, [r4, #8]
 8007c1c:	f7ff ff7c 	bl	8007b18 <std>
 8007c20:	2202      	movs	r2, #2
 8007c22:	2112      	movs	r1, #18
 8007c24:	68e0      	ldr	r0, [r4, #12]
 8007c26:	f7ff ff77 	bl	8007b18 <std>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	61a3      	str	r3, [r4, #24]
 8007c2e:	e7d1      	b.n	8007bd4 <__sinit+0xc>
 8007c30:	08008ec0 	.word	0x08008ec0
 8007c34:	08007b61 	.word	0x08007b61

08007c38 <__sfp>:
 8007c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	f7ff ffac 	bl	8007b98 <__sfp_lock_acquire>
 8007c40:	4b1e      	ldr	r3, [pc, #120]	; (8007cbc <__sfp+0x84>)
 8007c42:	681e      	ldr	r6, [r3, #0]
 8007c44:	69b3      	ldr	r3, [r6, #24]
 8007c46:	b913      	cbnz	r3, 8007c4e <__sfp+0x16>
 8007c48:	4630      	mov	r0, r6
 8007c4a:	f7ff ffbd 	bl	8007bc8 <__sinit>
 8007c4e:	3648      	adds	r6, #72	; 0x48
 8007c50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c54:	3b01      	subs	r3, #1
 8007c56:	d503      	bpl.n	8007c60 <__sfp+0x28>
 8007c58:	6833      	ldr	r3, [r6, #0]
 8007c5a:	b30b      	cbz	r3, 8007ca0 <__sfp+0x68>
 8007c5c:	6836      	ldr	r6, [r6, #0]
 8007c5e:	e7f7      	b.n	8007c50 <__sfp+0x18>
 8007c60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c64:	b9d5      	cbnz	r5, 8007c9c <__sfp+0x64>
 8007c66:	4b16      	ldr	r3, [pc, #88]	; (8007cc0 <__sfp+0x88>)
 8007c68:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c6c:	60e3      	str	r3, [r4, #12]
 8007c6e:	6665      	str	r5, [r4, #100]	; 0x64
 8007c70:	f000 f84c 	bl	8007d0c <__retarget_lock_init_recursive>
 8007c74:	f7ff ff96 	bl	8007ba4 <__sfp_lock_release>
 8007c78:	2208      	movs	r2, #8
 8007c7a:	4629      	mov	r1, r5
 8007c7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c84:	6025      	str	r5, [r4, #0]
 8007c86:	61a5      	str	r5, [r4, #24]
 8007c88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c8c:	f7fe fa54 	bl	8006138 <memset>
 8007c90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c98:	4620      	mov	r0, r4
 8007c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c9c:	3468      	adds	r4, #104	; 0x68
 8007c9e:	e7d9      	b.n	8007c54 <__sfp+0x1c>
 8007ca0:	2104      	movs	r1, #4
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	f7ff ff62 	bl	8007b6c <__sfmoreglue>
 8007ca8:	4604      	mov	r4, r0
 8007caa:	6030      	str	r0, [r6, #0]
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d1d5      	bne.n	8007c5c <__sfp+0x24>
 8007cb0:	f7ff ff78 	bl	8007ba4 <__sfp_lock_release>
 8007cb4:	230c      	movs	r3, #12
 8007cb6:	603b      	str	r3, [r7, #0]
 8007cb8:	e7ee      	b.n	8007c98 <__sfp+0x60>
 8007cba:	bf00      	nop
 8007cbc:	08008ec0 	.word	0x08008ec0
 8007cc0:	ffff0001 	.word	0xffff0001

08007cc4 <_fwalk_reent>:
 8007cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc8:	4606      	mov	r6, r0
 8007cca:	4688      	mov	r8, r1
 8007ccc:	2700      	movs	r7, #0
 8007cce:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007cd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cd6:	f1b9 0901 	subs.w	r9, r9, #1
 8007cda:	d505      	bpl.n	8007ce8 <_fwalk_reent+0x24>
 8007cdc:	6824      	ldr	r4, [r4, #0]
 8007cde:	2c00      	cmp	r4, #0
 8007ce0:	d1f7      	bne.n	8007cd2 <_fwalk_reent+0xe>
 8007ce2:	4638      	mov	r0, r7
 8007ce4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce8:	89ab      	ldrh	r3, [r5, #12]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d907      	bls.n	8007cfe <_fwalk_reent+0x3a>
 8007cee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	d003      	beq.n	8007cfe <_fwalk_reent+0x3a>
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	47c0      	blx	r8
 8007cfc:	4307      	orrs	r7, r0
 8007cfe:	3568      	adds	r5, #104	; 0x68
 8007d00:	e7e9      	b.n	8007cd6 <_fwalk_reent+0x12>
	...

08007d04 <_localeconv_r>:
 8007d04:	4800      	ldr	r0, [pc, #0]	; (8007d08 <_localeconv_r+0x4>)
 8007d06:	4770      	bx	lr
 8007d08:	20000178 	.word	0x20000178

08007d0c <__retarget_lock_init_recursive>:
 8007d0c:	4770      	bx	lr

08007d0e <__retarget_lock_acquire_recursive>:
 8007d0e:	4770      	bx	lr

08007d10 <__retarget_lock_release_recursive>:
 8007d10:	4770      	bx	lr

08007d12 <__swhatbuf_r>:
 8007d12:	b570      	push	{r4, r5, r6, lr}
 8007d14:	460e      	mov	r6, r1
 8007d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d1a:	4614      	mov	r4, r2
 8007d1c:	2900      	cmp	r1, #0
 8007d1e:	461d      	mov	r5, r3
 8007d20:	b096      	sub	sp, #88	; 0x58
 8007d22:	da08      	bge.n	8007d36 <__swhatbuf_r+0x24>
 8007d24:	2200      	movs	r2, #0
 8007d26:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007d2a:	602a      	str	r2, [r5, #0]
 8007d2c:	061a      	lsls	r2, r3, #24
 8007d2e:	d410      	bmi.n	8007d52 <__swhatbuf_r+0x40>
 8007d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d34:	e00e      	b.n	8007d54 <__swhatbuf_r+0x42>
 8007d36:	466a      	mov	r2, sp
 8007d38:	f000 fee4 	bl	8008b04 <_fstat_r>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	dbf1      	blt.n	8007d24 <__swhatbuf_r+0x12>
 8007d40:	9a01      	ldr	r2, [sp, #4]
 8007d42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d4a:	425a      	negs	r2, r3
 8007d4c:	415a      	adcs	r2, r3
 8007d4e:	602a      	str	r2, [r5, #0]
 8007d50:	e7ee      	b.n	8007d30 <__swhatbuf_r+0x1e>
 8007d52:	2340      	movs	r3, #64	; 0x40
 8007d54:	2000      	movs	r0, #0
 8007d56:	6023      	str	r3, [r4, #0]
 8007d58:	b016      	add	sp, #88	; 0x58
 8007d5a:	bd70      	pop	{r4, r5, r6, pc}

08007d5c <__smakebuf_r>:
 8007d5c:	898b      	ldrh	r3, [r1, #12]
 8007d5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d60:	079d      	lsls	r5, r3, #30
 8007d62:	4606      	mov	r6, r0
 8007d64:	460c      	mov	r4, r1
 8007d66:	d507      	bpl.n	8007d78 <__smakebuf_r+0x1c>
 8007d68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d6c:	6023      	str	r3, [r4, #0]
 8007d6e:	6123      	str	r3, [r4, #16]
 8007d70:	2301      	movs	r3, #1
 8007d72:	6163      	str	r3, [r4, #20]
 8007d74:	b002      	add	sp, #8
 8007d76:	bd70      	pop	{r4, r5, r6, pc}
 8007d78:	466a      	mov	r2, sp
 8007d7a:	ab01      	add	r3, sp, #4
 8007d7c:	f7ff ffc9 	bl	8007d12 <__swhatbuf_r>
 8007d80:	9900      	ldr	r1, [sp, #0]
 8007d82:	4605      	mov	r5, r0
 8007d84:	4630      	mov	r0, r6
 8007d86:	f000 fc4b 	bl	8008620 <_malloc_r>
 8007d8a:	b948      	cbnz	r0, 8007da0 <__smakebuf_r+0x44>
 8007d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d90:	059a      	lsls	r2, r3, #22
 8007d92:	d4ef      	bmi.n	8007d74 <__smakebuf_r+0x18>
 8007d94:	f023 0303 	bic.w	r3, r3, #3
 8007d98:	f043 0302 	orr.w	r3, r3, #2
 8007d9c:	81a3      	strh	r3, [r4, #12]
 8007d9e:	e7e3      	b.n	8007d68 <__smakebuf_r+0xc>
 8007da0:	4b0d      	ldr	r3, [pc, #52]	; (8007dd8 <__smakebuf_r+0x7c>)
 8007da2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	6020      	str	r0, [r4, #0]
 8007da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dac:	81a3      	strh	r3, [r4, #12]
 8007dae:	9b00      	ldr	r3, [sp, #0]
 8007db0:	6120      	str	r0, [r4, #16]
 8007db2:	6163      	str	r3, [r4, #20]
 8007db4:	9b01      	ldr	r3, [sp, #4]
 8007db6:	b15b      	cbz	r3, 8007dd0 <__smakebuf_r+0x74>
 8007db8:	4630      	mov	r0, r6
 8007dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dbe:	f000 feb3 	bl	8008b28 <_isatty_r>
 8007dc2:	b128      	cbz	r0, 8007dd0 <__smakebuf_r+0x74>
 8007dc4:	89a3      	ldrh	r3, [r4, #12]
 8007dc6:	f023 0303 	bic.w	r3, r3, #3
 8007dca:	f043 0301 	orr.w	r3, r3, #1
 8007dce:	81a3      	strh	r3, [r4, #12]
 8007dd0:	89a0      	ldrh	r0, [r4, #12]
 8007dd2:	4305      	orrs	r5, r0
 8007dd4:	81a5      	strh	r5, [r4, #12]
 8007dd6:	e7cd      	b.n	8007d74 <__smakebuf_r+0x18>
 8007dd8:	08007b61 	.word	0x08007b61

08007ddc <malloc>:
 8007ddc:	4b02      	ldr	r3, [pc, #8]	; (8007de8 <malloc+0xc>)
 8007dde:	4601      	mov	r1, r0
 8007de0:	6818      	ldr	r0, [r3, #0]
 8007de2:	f000 bc1d 	b.w	8008620 <_malloc_r>
 8007de6:	bf00      	nop
 8007de8:	20000024 	.word	0x20000024

08007dec <memchr>:
 8007dec:	4603      	mov	r3, r0
 8007dee:	b510      	push	{r4, lr}
 8007df0:	b2c9      	uxtb	r1, r1
 8007df2:	4402      	add	r2, r0
 8007df4:	4293      	cmp	r3, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	d101      	bne.n	8007dfe <memchr+0x12>
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	e003      	b.n	8007e06 <memchr+0x1a>
 8007dfe:	7804      	ldrb	r4, [r0, #0]
 8007e00:	3301      	adds	r3, #1
 8007e02:	428c      	cmp	r4, r1
 8007e04:	d1f6      	bne.n	8007df4 <memchr+0x8>
 8007e06:	bd10      	pop	{r4, pc}

08007e08 <memcpy>:
 8007e08:	440a      	add	r2, r1
 8007e0a:	4291      	cmp	r1, r2
 8007e0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e10:	d100      	bne.n	8007e14 <memcpy+0xc>
 8007e12:	4770      	bx	lr
 8007e14:	b510      	push	{r4, lr}
 8007e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e1a:	4291      	cmp	r1, r2
 8007e1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e20:	d1f9      	bne.n	8007e16 <memcpy+0xe>
 8007e22:	bd10      	pop	{r4, pc}

08007e24 <_Balloc>:
 8007e24:	b570      	push	{r4, r5, r6, lr}
 8007e26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e28:	4604      	mov	r4, r0
 8007e2a:	460d      	mov	r5, r1
 8007e2c:	b976      	cbnz	r6, 8007e4c <_Balloc+0x28>
 8007e2e:	2010      	movs	r0, #16
 8007e30:	f7ff ffd4 	bl	8007ddc <malloc>
 8007e34:	4602      	mov	r2, r0
 8007e36:	6260      	str	r0, [r4, #36]	; 0x24
 8007e38:	b920      	cbnz	r0, 8007e44 <_Balloc+0x20>
 8007e3a:	2166      	movs	r1, #102	; 0x66
 8007e3c:	4b17      	ldr	r3, [pc, #92]	; (8007e9c <_Balloc+0x78>)
 8007e3e:	4818      	ldr	r0, [pc, #96]	; (8007ea0 <_Balloc+0x7c>)
 8007e40:	f000 fe20 	bl	8008a84 <__assert_func>
 8007e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e48:	6006      	str	r6, [r0, #0]
 8007e4a:	60c6      	str	r6, [r0, #12]
 8007e4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e4e:	68f3      	ldr	r3, [r6, #12]
 8007e50:	b183      	cbz	r3, 8007e74 <_Balloc+0x50>
 8007e52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e5a:	b9b8      	cbnz	r0, 8007e8c <_Balloc+0x68>
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e62:	1d72      	adds	r2, r6, #5
 8007e64:	4620      	mov	r0, r4
 8007e66:	0092      	lsls	r2, r2, #2
 8007e68:	f000 fb5e 	bl	8008528 <_calloc_r>
 8007e6c:	b160      	cbz	r0, 8007e88 <_Balloc+0x64>
 8007e6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e72:	e00e      	b.n	8007e92 <_Balloc+0x6e>
 8007e74:	2221      	movs	r2, #33	; 0x21
 8007e76:	2104      	movs	r1, #4
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 fb55 	bl	8008528 <_calloc_r>
 8007e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e80:	60f0      	str	r0, [r6, #12]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1e4      	bne.n	8007e52 <_Balloc+0x2e>
 8007e88:	2000      	movs	r0, #0
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	6802      	ldr	r2, [r0, #0]
 8007e8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e92:	2300      	movs	r3, #0
 8007e94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e98:	e7f7      	b.n	8007e8a <_Balloc+0x66>
 8007e9a:	bf00      	nop
 8007e9c:	08008f05 	.word	0x08008f05
 8007ea0:	08008fe8 	.word	0x08008fe8

08007ea4 <_Bfree>:
 8007ea4:	b570      	push	{r4, r5, r6, lr}
 8007ea6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	460c      	mov	r4, r1
 8007eac:	b976      	cbnz	r6, 8007ecc <_Bfree+0x28>
 8007eae:	2010      	movs	r0, #16
 8007eb0:	f7ff ff94 	bl	8007ddc <malloc>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	6268      	str	r0, [r5, #36]	; 0x24
 8007eb8:	b920      	cbnz	r0, 8007ec4 <_Bfree+0x20>
 8007eba:	218a      	movs	r1, #138	; 0x8a
 8007ebc:	4b08      	ldr	r3, [pc, #32]	; (8007ee0 <_Bfree+0x3c>)
 8007ebe:	4809      	ldr	r0, [pc, #36]	; (8007ee4 <_Bfree+0x40>)
 8007ec0:	f000 fde0 	bl	8008a84 <__assert_func>
 8007ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ec8:	6006      	str	r6, [r0, #0]
 8007eca:	60c6      	str	r6, [r0, #12]
 8007ecc:	b13c      	cbz	r4, 8007ede <_Bfree+0x3a>
 8007ece:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007ed0:	6862      	ldr	r2, [r4, #4]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ed8:	6021      	str	r1, [r4, #0]
 8007eda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ede:	bd70      	pop	{r4, r5, r6, pc}
 8007ee0:	08008f05 	.word	0x08008f05
 8007ee4:	08008fe8 	.word	0x08008fe8

08007ee8 <__multadd>:
 8007ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eec:	4607      	mov	r7, r0
 8007eee:	460c      	mov	r4, r1
 8007ef0:	461e      	mov	r6, r3
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	690d      	ldr	r5, [r1, #16]
 8007ef6:	f101 0c14 	add.w	ip, r1, #20
 8007efa:	f8dc 3000 	ldr.w	r3, [ip]
 8007efe:	3001      	adds	r0, #1
 8007f00:	b299      	uxth	r1, r3
 8007f02:	fb02 6101 	mla	r1, r2, r1, r6
 8007f06:	0c1e      	lsrs	r6, r3, #16
 8007f08:	0c0b      	lsrs	r3, r1, #16
 8007f0a:	fb02 3306 	mla	r3, r2, r6, r3
 8007f0e:	b289      	uxth	r1, r1
 8007f10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f14:	4285      	cmp	r5, r0
 8007f16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f1a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f1e:	dcec      	bgt.n	8007efa <__multadd+0x12>
 8007f20:	b30e      	cbz	r6, 8007f66 <__multadd+0x7e>
 8007f22:	68a3      	ldr	r3, [r4, #8]
 8007f24:	42ab      	cmp	r3, r5
 8007f26:	dc19      	bgt.n	8007f5c <__multadd+0x74>
 8007f28:	6861      	ldr	r1, [r4, #4]
 8007f2a:	4638      	mov	r0, r7
 8007f2c:	3101      	adds	r1, #1
 8007f2e:	f7ff ff79 	bl	8007e24 <_Balloc>
 8007f32:	4680      	mov	r8, r0
 8007f34:	b928      	cbnz	r0, 8007f42 <__multadd+0x5a>
 8007f36:	4602      	mov	r2, r0
 8007f38:	21b5      	movs	r1, #181	; 0xb5
 8007f3a:	4b0c      	ldr	r3, [pc, #48]	; (8007f6c <__multadd+0x84>)
 8007f3c:	480c      	ldr	r0, [pc, #48]	; (8007f70 <__multadd+0x88>)
 8007f3e:	f000 fda1 	bl	8008a84 <__assert_func>
 8007f42:	6922      	ldr	r2, [r4, #16]
 8007f44:	f104 010c 	add.w	r1, r4, #12
 8007f48:	3202      	adds	r2, #2
 8007f4a:	0092      	lsls	r2, r2, #2
 8007f4c:	300c      	adds	r0, #12
 8007f4e:	f7ff ff5b 	bl	8007e08 <memcpy>
 8007f52:	4621      	mov	r1, r4
 8007f54:	4638      	mov	r0, r7
 8007f56:	f7ff ffa5 	bl	8007ea4 <_Bfree>
 8007f5a:	4644      	mov	r4, r8
 8007f5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f60:	3501      	adds	r5, #1
 8007f62:	615e      	str	r6, [r3, #20]
 8007f64:	6125      	str	r5, [r4, #16]
 8007f66:	4620      	mov	r0, r4
 8007f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f6c:	08008f77 	.word	0x08008f77
 8007f70:	08008fe8 	.word	0x08008fe8

08007f74 <__hi0bits>:
 8007f74:	0c02      	lsrs	r2, r0, #16
 8007f76:	0412      	lsls	r2, r2, #16
 8007f78:	4603      	mov	r3, r0
 8007f7a:	b9ca      	cbnz	r2, 8007fb0 <__hi0bits+0x3c>
 8007f7c:	0403      	lsls	r3, r0, #16
 8007f7e:	2010      	movs	r0, #16
 8007f80:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007f84:	bf04      	itt	eq
 8007f86:	021b      	lsleq	r3, r3, #8
 8007f88:	3008      	addeq	r0, #8
 8007f8a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007f8e:	bf04      	itt	eq
 8007f90:	011b      	lsleq	r3, r3, #4
 8007f92:	3004      	addeq	r0, #4
 8007f94:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007f98:	bf04      	itt	eq
 8007f9a:	009b      	lsleq	r3, r3, #2
 8007f9c:	3002      	addeq	r0, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	db05      	blt.n	8007fae <__hi0bits+0x3a>
 8007fa2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007fa6:	f100 0001 	add.w	r0, r0, #1
 8007faa:	bf08      	it	eq
 8007fac:	2020      	moveq	r0, #32
 8007fae:	4770      	bx	lr
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e7e5      	b.n	8007f80 <__hi0bits+0xc>

08007fb4 <__lo0bits>:
 8007fb4:	6803      	ldr	r3, [r0, #0]
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	f013 0007 	ands.w	r0, r3, #7
 8007fbc:	d00b      	beq.n	8007fd6 <__lo0bits+0x22>
 8007fbe:	07d9      	lsls	r1, r3, #31
 8007fc0:	d421      	bmi.n	8008006 <__lo0bits+0x52>
 8007fc2:	0798      	lsls	r0, r3, #30
 8007fc4:	bf49      	itett	mi
 8007fc6:	085b      	lsrmi	r3, r3, #1
 8007fc8:	089b      	lsrpl	r3, r3, #2
 8007fca:	2001      	movmi	r0, #1
 8007fcc:	6013      	strmi	r3, [r2, #0]
 8007fce:	bf5c      	itt	pl
 8007fd0:	2002      	movpl	r0, #2
 8007fd2:	6013      	strpl	r3, [r2, #0]
 8007fd4:	4770      	bx	lr
 8007fd6:	b299      	uxth	r1, r3
 8007fd8:	b909      	cbnz	r1, 8007fde <__lo0bits+0x2a>
 8007fda:	2010      	movs	r0, #16
 8007fdc:	0c1b      	lsrs	r3, r3, #16
 8007fde:	b2d9      	uxtb	r1, r3
 8007fe0:	b909      	cbnz	r1, 8007fe6 <__lo0bits+0x32>
 8007fe2:	3008      	adds	r0, #8
 8007fe4:	0a1b      	lsrs	r3, r3, #8
 8007fe6:	0719      	lsls	r1, r3, #28
 8007fe8:	bf04      	itt	eq
 8007fea:	091b      	lsreq	r3, r3, #4
 8007fec:	3004      	addeq	r0, #4
 8007fee:	0799      	lsls	r1, r3, #30
 8007ff0:	bf04      	itt	eq
 8007ff2:	089b      	lsreq	r3, r3, #2
 8007ff4:	3002      	addeq	r0, #2
 8007ff6:	07d9      	lsls	r1, r3, #31
 8007ff8:	d403      	bmi.n	8008002 <__lo0bits+0x4e>
 8007ffa:	085b      	lsrs	r3, r3, #1
 8007ffc:	f100 0001 	add.w	r0, r0, #1
 8008000:	d003      	beq.n	800800a <__lo0bits+0x56>
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	4770      	bx	lr
 8008006:	2000      	movs	r0, #0
 8008008:	4770      	bx	lr
 800800a:	2020      	movs	r0, #32
 800800c:	4770      	bx	lr
	...

08008010 <__i2b>:
 8008010:	b510      	push	{r4, lr}
 8008012:	460c      	mov	r4, r1
 8008014:	2101      	movs	r1, #1
 8008016:	f7ff ff05 	bl	8007e24 <_Balloc>
 800801a:	4602      	mov	r2, r0
 800801c:	b928      	cbnz	r0, 800802a <__i2b+0x1a>
 800801e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008022:	4b04      	ldr	r3, [pc, #16]	; (8008034 <__i2b+0x24>)
 8008024:	4804      	ldr	r0, [pc, #16]	; (8008038 <__i2b+0x28>)
 8008026:	f000 fd2d 	bl	8008a84 <__assert_func>
 800802a:	2301      	movs	r3, #1
 800802c:	6144      	str	r4, [r0, #20]
 800802e:	6103      	str	r3, [r0, #16]
 8008030:	bd10      	pop	{r4, pc}
 8008032:	bf00      	nop
 8008034:	08008f77 	.word	0x08008f77
 8008038:	08008fe8 	.word	0x08008fe8

0800803c <__multiply>:
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008040:	4691      	mov	r9, r2
 8008042:	690a      	ldr	r2, [r1, #16]
 8008044:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008048:	460c      	mov	r4, r1
 800804a:	429a      	cmp	r2, r3
 800804c:	bfbe      	ittt	lt
 800804e:	460b      	movlt	r3, r1
 8008050:	464c      	movlt	r4, r9
 8008052:	4699      	movlt	r9, r3
 8008054:	6927      	ldr	r7, [r4, #16]
 8008056:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800805a:	68a3      	ldr	r3, [r4, #8]
 800805c:	6861      	ldr	r1, [r4, #4]
 800805e:	eb07 060a 	add.w	r6, r7, sl
 8008062:	42b3      	cmp	r3, r6
 8008064:	b085      	sub	sp, #20
 8008066:	bfb8      	it	lt
 8008068:	3101      	addlt	r1, #1
 800806a:	f7ff fedb 	bl	8007e24 <_Balloc>
 800806e:	b930      	cbnz	r0, 800807e <__multiply+0x42>
 8008070:	4602      	mov	r2, r0
 8008072:	f240 115d 	movw	r1, #349	; 0x15d
 8008076:	4b43      	ldr	r3, [pc, #268]	; (8008184 <__multiply+0x148>)
 8008078:	4843      	ldr	r0, [pc, #268]	; (8008188 <__multiply+0x14c>)
 800807a:	f000 fd03 	bl	8008a84 <__assert_func>
 800807e:	f100 0514 	add.w	r5, r0, #20
 8008082:	462b      	mov	r3, r5
 8008084:	2200      	movs	r2, #0
 8008086:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800808a:	4543      	cmp	r3, r8
 800808c:	d321      	bcc.n	80080d2 <__multiply+0x96>
 800808e:	f104 0314 	add.w	r3, r4, #20
 8008092:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008096:	f109 0314 	add.w	r3, r9, #20
 800809a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800809e:	9202      	str	r2, [sp, #8]
 80080a0:	1b3a      	subs	r2, r7, r4
 80080a2:	3a15      	subs	r2, #21
 80080a4:	f022 0203 	bic.w	r2, r2, #3
 80080a8:	3204      	adds	r2, #4
 80080aa:	f104 0115 	add.w	r1, r4, #21
 80080ae:	428f      	cmp	r7, r1
 80080b0:	bf38      	it	cc
 80080b2:	2204      	movcc	r2, #4
 80080b4:	9201      	str	r2, [sp, #4]
 80080b6:	9a02      	ldr	r2, [sp, #8]
 80080b8:	9303      	str	r3, [sp, #12]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d80c      	bhi.n	80080d8 <__multiply+0x9c>
 80080be:	2e00      	cmp	r6, #0
 80080c0:	dd03      	ble.n	80080ca <__multiply+0x8e>
 80080c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d059      	beq.n	800817e <__multiply+0x142>
 80080ca:	6106      	str	r6, [r0, #16]
 80080cc:	b005      	add	sp, #20
 80080ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d2:	f843 2b04 	str.w	r2, [r3], #4
 80080d6:	e7d8      	b.n	800808a <__multiply+0x4e>
 80080d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80080dc:	f1ba 0f00 	cmp.w	sl, #0
 80080e0:	d023      	beq.n	800812a <__multiply+0xee>
 80080e2:	46a9      	mov	r9, r5
 80080e4:	f04f 0c00 	mov.w	ip, #0
 80080e8:	f104 0e14 	add.w	lr, r4, #20
 80080ec:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080f0:	f8d9 1000 	ldr.w	r1, [r9]
 80080f4:	fa1f fb82 	uxth.w	fp, r2
 80080f8:	b289      	uxth	r1, r1
 80080fa:	fb0a 110b 	mla	r1, sl, fp, r1
 80080fe:	4461      	add	r1, ip
 8008100:	f8d9 c000 	ldr.w	ip, [r9]
 8008104:	0c12      	lsrs	r2, r2, #16
 8008106:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800810a:	fb0a c202 	mla	r2, sl, r2, ip
 800810e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008112:	b289      	uxth	r1, r1
 8008114:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008118:	4577      	cmp	r7, lr
 800811a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800811e:	f849 1b04 	str.w	r1, [r9], #4
 8008122:	d8e3      	bhi.n	80080ec <__multiply+0xb0>
 8008124:	9a01      	ldr	r2, [sp, #4]
 8008126:	f845 c002 	str.w	ip, [r5, r2]
 800812a:	9a03      	ldr	r2, [sp, #12]
 800812c:	3304      	adds	r3, #4
 800812e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008132:	f1b9 0f00 	cmp.w	r9, #0
 8008136:	d020      	beq.n	800817a <__multiply+0x13e>
 8008138:	46ae      	mov	lr, r5
 800813a:	f04f 0a00 	mov.w	sl, #0
 800813e:	6829      	ldr	r1, [r5, #0]
 8008140:	f104 0c14 	add.w	ip, r4, #20
 8008144:	f8bc b000 	ldrh.w	fp, [ip]
 8008148:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800814c:	b289      	uxth	r1, r1
 800814e:	fb09 220b 	mla	r2, r9, fp, r2
 8008152:	4492      	add	sl, r2
 8008154:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008158:	f84e 1b04 	str.w	r1, [lr], #4
 800815c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008160:	f8be 1000 	ldrh.w	r1, [lr]
 8008164:	0c12      	lsrs	r2, r2, #16
 8008166:	fb09 1102 	mla	r1, r9, r2, r1
 800816a:	4567      	cmp	r7, ip
 800816c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008170:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008174:	d8e6      	bhi.n	8008144 <__multiply+0x108>
 8008176:	9a01      	ldr	r2, [sp, #4]
 8008178:	50a9      	str	r1, [r5, r2]
 800817a:	3504      	adds	r5, #4
 800817c:	e79b      	b.n	80080b6 <__multiply+0x7a>
 800817e:	3e01      	subs	r6, #1
 8008180:	e79d      	b.n	80080be <__multiply+0x82>
 8008182:	bf00      	nop
 8008184:	08008f77 	.word	0x08008f77
 8008188:	08008fe8 	.word	0x08008fe8

0800818c <__pow5mult>:
 800818c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008190:	4615      	mov	r5, r2
 8008192:	f012 0203 	ands.w	r2, r2, #3
 8008196:	4606      	mov	r6, r0
 8008198:	460f      	mov	r7, r1
 800819a:	d007      	beq.n	80081ac <__pow5mult+0x20>
 800819c:	4c25      	ldr	r4, [pc, #148]	; (8008234 <__pow5mult+0xa8>)
 800819e:	3a01      	subs	r2, #1
 80081a0:	2300      	movs	r3, #0
 80081a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081a6:	f7ff fe9f 	bl	8007ee8 <__multadd>
 80081aa:	4607      	mov	r7, r0
 80081ac:	10ad      	asrs	r5, r5, #2
 80081ae:	d03d      	beq.n	800822c <__pow5mult+0xa0>
 80081b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081b2:	b97c      	cbnz	r4, 80081d4 <__pow5mult+0x48>
 80081b4:	2010      	movs	r0, #16
 80081b6:	f7ff fe11 	bl	8007ddc <malloc>
 80081ba:	4602      	mov	r2, r0
 80081bc:	6270      	str	r0, [r6, #36]	; 0x24
 80081be:	b928      	cbnz	r0, 80081cc <__pow5mult+0x40>
 80081c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081c4:	4b1c      	ldr	r3, [pc, #112]	; (8008238 <__pow5mult+0xac>)
 80081c6:	481d      	ldr	r0, [pc, #116]	; (800823c <__pow5mult+0xb0>)
 80081c8:	f000 fc5c 	bl	8008a84 <__assert_func>
 80081cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081d0:	6004      	str	r4, [r0, #0]
 80081d2:	60c4      	str	r4, [r0, #12]
 80081d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081dc:	b94c      	cbnz	r4, 80081f2 <__pow5mult+0x66>
 80081de:	f240 2171 	movw	r1, #625	; 0x271
 80081e2:	4630      	mov	r0, r6
 80081e4:	f7ff ff14 	bl	8008010 <__i2b>
 80081e8:	2300      	movs	r3, #0
 80081ea:	4604      	mov	r4, r0
 80081ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80081f0:	6003      	str	r3, [r0, #0]
 80081f2:	f04f 0900 	mov.w	r9, #0
 80081f6:	07eb      	lsls	r3, r5, #31
 80081f8:	d50a      	bpl.n	8008210 <__pow5mult+0x84>
 80081fa:	4639      	mov	r1, r7
 80081fc:	4622      	mov	r2, r4
 80081fe:	4630      	mov	r0, r6
 8008200:	f7ff ff1c 	bl	800803c <__multiply>
 8008204:	4680      	mov	r8, r0
 8008206:	4639      	mov	r1, r7
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff fe4b 	bl	8007ea4 <_Bfree>
 800820e:	4647      	mov	r7, r8
 8008210:	106d      	asrs	r5, r5, #1
 8008212:	d00b      	beq.n	800822c <__pow5mult+0xa0>
 8008214:	6820      	ldr	r0, [r4, #0]
 8008216:	b938      	cbnz	r0, 8008228 <__pow5mult+0x9c>
 8008218:	4622      	mov	r2, r4
 800821a:	4621      	mov	r1, r4
 800821c:	4630      	mov	r0, r6
 800821e:	f7ff ff0d 	bl	800803c <__multiply>
 8008222:	6020      	str	r0, [r4, #0]
 8008224:	f8c0 9000 	str.w	r9, [r0]
 8008228:	4604      	mov	r4, r0
 800822a:	e7e4      	b.n	80081f6 <__pow5mult+0x6a>
 800822c:	4638      	mov	r0, r7
 800822e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008232:	bf00      	nop
 8008234:	08009138 	.word	0x08009138
 8008238:	08008f05 	.word	0x08008f05
 800823c:	08008fe8 	.word	0x08008fe8

08008240 <__lshift>:
 8008240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008244:	460c      	mov	r4, r1
 8008246:	4607      	mov	r7, r0
 8008248:	4691      	mov	r9, r2
 800824a:	6923      	ldr	r3, [r4, #16]
 800824c:	6849      	ldr	r1, [r1, #4]
 800824e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008252:	68a3      	ldr	r3, [r4, #8]
 8008254:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008258:	f108 0601 	add.w	r6, r8, #1
 800825c:	42b3      	cmp	r3, r6
 800825e:	db0b      	blt.n	8008278 <__lshift+0x38>
 8008260:	4638      	mov	r0, r7
 8008262:	f7ff fddf 	bl	8007e24 <_Balloc>
 8008266:	4605      	mov	r5, r0
 8008268:	b948      	cbnz	r0, 800827e <__lshift+0x3e>
 800826a:	4602      	mov	r2, r0
 800826c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008270:	4b29      	ldr	r3, [pc, #164]	; (8008318 <__lshift+0xd8>)
 8008272:	482a      	ldr	r0, [pc, #168]	; (800831c <__lshift+0xdc>)
 8008274:	f000 fc06 	bl	8008a84 <__assert_func>
 8008278:	3101      	adds	r1, #1
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	e7ee      	b.n	800825c <__lshift+0x1c>
 800827e:	2300      	movs	r3, #0
 8008280:	f100 0114 	add.w	r1, r0, #20
 8008284:	f100 0210 	add.w	r2, r0, #16
 8008288:	4618      	mov	r0, r3
 800828a:	4553      	cmp	r3, sl
 800828c:	db37      	blt.n	80082fe <__lshift+0xbe>
 800828e:	6920      	ldr	r0, [r4, #16]
 8008290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008294:	f104 0314 	add.w	r3, r4, #20
 8008298:	f019 091f 	ands.w	r9, r9, #31
 800829c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80082a4:	d02f      	beq.n	8008306 <__lshift+0xc6>
 80082a6:	468a      	mov	sl, r1
 80082a8:	f04f 0c00 	mov.w	ip, #0
 80082ac:	f1c9 0e20 	rsb	lr, r9, #32
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	fa02 f209 	lsl.w	r2, r2, r9
 80082b6:	ea42 020c 	orr.w	r2, r2, ip
 80082ba:	f84a 2b04 	str.w	r2, [sl], #4
 80082be:	f853 2b04 	ldr.w	r2, [r3], #4
 80082c2:	4298      	cmp	r0, r3
 80082c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80082c8:	d8f2      	bhi.n	80082b0 <__lshift+0x70>
 80082ca:	1b03      	subs	r3, r0, r4
 80082cc:	3b15      	subs	r3, #21
 80082ce:	f023 0303 	bic.w	r3, r3, #3
 80082d2:	3304      	adds	r3, #4
 80082d4:	f104 0215 	add.w	r2, r4, #21
 80082d8:	4290      	cmp	r0, r2
 80082da:	bf38      	it	cc
 80082dc:	2304      	movcc	r3, #4
 80082de:	f841 c003 	str.w	ip, [r1, r3]
 80082e2:	f1bc 0f00 	cmp.w	ip, #0
 80082e6:	d001      	beq.n	80082ec <__lshift+0xac>
 80082e8:	f108 0602 	add.w	r6, r8, #2
 80082ec:	3e01      	subs	r6, #1
 80082ee:	4638      	mov	r0, r7
 80082f0:	4621      	mov	r1, r4
 80082f2:	612e      	str	r6, [r5, #16]
 80082f4:	f7ff fdd6 	bl	8007ea4 <_Bfree>
 80082f8:	4628      	mov	r0, r5
 80082fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008302:	3301      	adds	r3, #1
 8008304:	e7c1      	b.n	800828a <__lshift+0x4a>
 8008306:	3904      	subs	r1, #4
 8008308:	f853 2b04 	ldr.w	r2, [r3], #4
 800830c:	4298      	cmp	r0, r3
 800830e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008312:	d8f9      	bhi.n	8008308 <__lshift+0xc8>
 8008314:	e7ea      	b.n	80082ec <__lshift+0xac>
 8008316:	bf00      	nop
 8008318:	08008f77 	.word	0x08008f77
 800831c:	08008fe8 	.word	0x08008fe8

08008320 <__mcmp>:
 8008320:	4603      	mov	r3, r0
 8008322:	690a      	ldr	r2, [r1, #16]
 8008324:	6900      	ldr	r0, [r0, #16]
 8008326:	b530      	push	{r4, r5, lr}
 8008328:	1a80      	subs	r0, r0, r2
 800832a:	d10d      	bne.n	8008348 <__mcmp+0x28>
 800832c:	3314      	adds	r3, #20
 800832e:	3114      	adds	r1, #20
 8008330:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008334:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008338:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800833c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008340:	4295      	cmp	r5, r2
 8008342:	d002      	beq.n	800834a <__mcmp+0x2a>
 8008344:	d304      	bcc.n	8008350 <__mcmp+0x30>
 8008346:	2001      	movs	r0, #1
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	42a3      	cmp	r3, r4
 800834c:	d3f4      	bcc.n	8008338 <__mcmp+0x18>
 800834e:	e7fb      	b.n	8008348 <__mcmp+0x28>
 8008350:	f04f 30ff 	mov.w	r0, #4294967295
 8008354:	e7f8      	b.n	8008348 <__mcmp+0x28>
	...

08008358 <__mdiff>:
 8008358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835c:	460d      	mov	r5, r1
 800835e:	4607      	mov	r7, r0
 8008360:	4611      	mov	r1, r2
 8008362:	4628      	mov	r0, r5
 8008364:	4614      	mov	r4, r2
 8008366:	f7ff ffdb 	bl	8008320 <__mcmp>
 800836a:	1e06      	subs	r6, r0, #0
 800836c:	d111      	bne.n	8008392 <__mdiff+0x3a>
 800836e:	4631      	mov	r1, r6
 8008370:	4638      	mov	r0, r7
 8008372:	f7ff fd57 	bl	8007e24 <_Balloc>
 8008376:	4602      	mov	r2, r0
 8008378:	b928      	cbnz	r0, 8008386 <__mdiff+0x2e>
 800837a:	f240 2132 	movw	r1, #562	; 0x232
 800837e:	4b3a      	ldr	r3, [pc, #232]	; (8008468 <__mdiff+0x110>)
 8008380:	483a      	ldr	r0, [pc, #232]	; (800846c <__mdiff+0x114>)
 8008382:	f000 fb7f 	bl	8008a84 <__assert_func>
 8008386:	2301      	movs	r3, #1
 8008388:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800838c:	4610      	mov	r0, r2
 800838e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008392:	bfa4      	itt	ge
 8008394:	4623      	movge	r3, r4
 8008396:	462c      	movge	r4, r5
 8008398:	4638      	mov	r0, r7
 800839a:	6861      	ldr	r1, [r4, #4]
 800839c:	bfa6      	itte	ge
 800839e:	461d      	movge	r5, r3
 80083a0:	2600      	movge	r6, #0
 80083a2:	2601      	movlt	r6, #1
 80083a4:	f7ff fd3e 	bl	8007e24 <_Balloc>
 80083a8:	4602      	mov	r2, r0
 80083aa:	b918      	cbnz	r0, 80083b4 <__mdiff+0x5c>
 80083ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083b0:	4b2d      	ldr	r3, [pc, #180]	; (8008468 <__mdiff+0x110>)
 80083b2:	e7e5      	b.n	8008380 <__mdiff+0x28>
 80083b4:	f102 0814 	add.w	r8, r2, #20
 80083b8:	46c2      	mov	sl, r8
 80083ba:	f04f 0c00 	mov.w	ip, #0
 80083be:	6927      	ldr	r7, [r4, #16]
 80083c0:	60c6      	str	r6, [r0, #12]
 80083c2:	692e      	ldr	r6, [r5, #16]
 80083c4:	f104 0014 	add.w	r0, r4, #20
 80083c8:	f105 0914 	add.w	r9, r5, #20
 80083cc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80083d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083d4:	3410      	adds	r4, #16
 80083d6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80083da:	f859 3b04 	ldr.w	r3, [r9], #4
 80083de:	fa1f f18b 	uxth.w	r1, fp
 80083e2:	448c      	add	ip, r1
 80083e4:	b299      	uxth	r1, r3
 80083e6:	0c1b      	lsrs	r3, r3, #16
 80083e8:	ebac 0101 	sub.w	r1, ip, r1
 80083ec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083f0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80083f4:	b289      	uxth	r1, r1
 80083f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80083fa:	454e      	cmp	r6, r9
 80083fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008400:	f84a 3b04 	str.w	r3, [sl], #4
 8008404:	d8e7      	bhi.n	80083d6 <__mdiff+0x7e>
 8008406:	1b73      	subs	r3, r6, r5
 8008408:	3b15      	subs	r3, #21
 800840a:	f023 0303 	bic.w	r3, r3, #3
 800840e:	3515      	adds	r5, #21
 8008410:	3304      	adds	r3, #4
 8008412:	42ae      	cmp	r6, r5
 8008414:	bf38      	it	cc
 8008416:	2304      	movcc	r3, #4
 8008418:	4418      	add	r0, r3
 800841a:	4443      	add	r3, r8
 800841c:	461e      	mov	r6, r3
 800841e:	4605      	mov	r5, r0
 8008420:	4575      	cmp	r5, lr
 8008422:	d30e      	bcc.n	8008442 <__mdiff+0xea>
 8008424:	f10e 0103 	add.w	r1, lr, #3
 8008428:	1a09      	subs	r1, r1, r0
 800842a:	f021 0103 	bic.w	r1, r1, #3
 800842e:	3803      	subs	r0, #3
 8008430:	4586      	cmp	lr, r0
 8008432:	bf38      	it	cc
 8008434:	2100      	movcc	r1, #0
 8008436:	4419      	add	r1, r3
 8008438:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800843c:	b18b      	cbz	r3, 8008462 <__mdiff+0x10a>
 800843e:	6117      	str	r7, [r2, #16]
 8008440:	e7a4      	b.n	800838c <__mdiff+0x34>
 8008442:	f855 8b04 	ldr.w	r8, [r5], #4
 8008446:	fa1f f188 	uxth.w	r1, r8
 800844a:	4461      	add	r1, ip
 800844c:	140c      	asrs	r4, r1, #16
 800844e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008452:	b289      	uxth	r1, r1
 8008454:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008458:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800845c:	f846 1b04 	str.w	r1, [r6], #4
 8008460:	e7de      	b.n	8008420 <__mdiff+0xc8>
 8008462:	3f01      	subs	r7, #1
 8008464:	e7e8      	b.n	8008438 <__mdiff+0xe0>
 8008466:	bf00      	nop
 8008468:	08008f77 	.word	0x08008f77
 800846c:	08008fe8 	.word	0x08008fe8

08008470 <__d2b>:
 8008470:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008474:	2101      	movs	r1, #1
 8008476:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800847a:	4690      	mov	r8, r2
 800847c:	461d      	mov	r5, r3
 800847e:	f7ff fcd1 	bl	8007e24 <_Balloc>
 8008482:	4604      	mov	r4, r0
 8008484:	b930      	cbnz	r0, 8008494 <__d2b+0x24>
 8008486:	4602      	mov	r2, r0
 8008488:	f240 310a 	movw	r1, #778	; 0x30a
 800848c:	4b24      	ldr	r3, [pc, #144]	; (8008520 <__d2b+0xb0>)
 800848e:	4825      	ldr	r0, [pc, #148]	; (8008524 <__d2b+0xb4>)
 8008490:	f000 faf8 	bl	8008a84 <__assert_func>
 8008494:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008498:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800849c:	bb2d      	cbnz	r5, 80084ea <__d2b+0x7a>
 800849e:	9301      	str	r3, [sp, #4]
 80084a0:	f1b8 0300 	subs.w	r3, r8, #0
 80084a4:	d026      	beq.n	80084f4 <__d2b+0x84>
 80084a6:	4668      	mov	r0, sp
 80084a8:	9300      	str	r3, [sp, #0]
 80084aa:	f7ff fd83 	bl	8007fb4 <__lo0bits>
 80084ae:	9900      	ldr	r1, [sp, #0]
 80084b0:	b1f0      	cbz	r0, 80084f0 <__d2b+0x80>
 80084b2:	9a01      	ldr	r2, [sp, #4]
 80084b4:	f1c0 0320 	rsb	r3, r0, #32
 80084b8:	fa02 f303 	lsl.w	r3, r2, r3
 80084bc:	430b      	orrs	r3, r1
 80084be:	40c2      	lsrs	r2, r0
 80084c0:	6163      	str	r3, [r4, #20]
 80084c2:	9201      	str	r2, [sp, #4]
 80084c4:	9b01      	ldr	r3, [sp, #4]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	bf14      	ite	ne
 80084ca:	2102      	movne	r1, #2
 80084cc:	2101      	moveq	r1, #1
 80084ce:	61a3      	str	r3, [r4, #24]
 80084d0:	6121      	str	r1, [r4, #16]
 80084d2:	b1c5      	cbz	r5, 8008506 <__d2b+0x96>
 80084d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80084d8:	4405      	add	r5, r0
 80084da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80084de:	603d      	str	r5, [r7, #0]
 80084e0:	6030      	str	r0, [r6, #0]
 80084e2:	4620      	mov	r0, r4
 80084e4:	b002      	add	sp, #8
 80084e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084ee:	e7d6      	b.n	800849e <__d2b+0x2e>
 80084f0:	6161      	str	r1, [r4, #20]
 80084f2:	e7e7      	b.n	80084c4 <__d2b+0x54>
 80084f4:	a801      	add	r0, sp, #4
 80084f6:	f7ff fd5d 	bl	8007fb4 <__lo0bits>
 80084fa:	2101      	movs	r1, #1
 80084fc:	9b01      	ldr	r3, [sp, #4]
 80084fe:	6121      	str	r1, [r4, #16]
 8008500:	6163      	str	r3, [r4, #20]
 8008502:	3020      	adds	r0, #32
 8008504:	e7e5      	b.n	80084d2 <__d2b+0x62>
 8008506:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800850a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800850e:	6038      	str	r0, [r7, #0]
 8008510:	6918      	ldr	r0, [r3, #16]
 8008512:	f7ff fd2f 	bl	8007f74 <__hi0bits>
 8008516:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800851a:	6031      	str	r1, [r6, #0]
 800851c:	e7e1      	b.n	80084e2 <__d2b+0x72>
 800851e:	bf00      	nop
 8008520:	08008f77 	.word	0x08008f77
 8008524:	08008fe8 	.word	0x08008fe8

08008528 <_calloc_r>:
 8008528:	b570      	push	{r4, r5, r6, lr}
 800852a:	fba1 5402 	umull	r5, r4, r1, r2
 800852e:	b934      	cbnz	r4, 800853e <_calloc_r+0x16>
 8008530:	4629      	mov	r1, r5
 8008532:	f000 f875 	bl	8008620 <_malloc_r>
 8008536:	4606      	mov	r6, r0
 8008538:	b928      	cbnz	r0, 8008546 <_calloc_r+0x1e>
 800853a:	4630      	mov	r0, r6
 800853c:	bd70      	pop	{r4, r5, r6, pc}
 800853e:	220c      	movs	r2, #12
 8008540:	2600      	movs	r6, #0
 8008542:	6002      	str	r2, [r0, #0]
 8008544:	e7f9      	b.n	800853a <_calloc_r+0x12>
 8008546:	462a      	mov	r2, r5
 8008548:	4621      	mov	r1, r4
 800854a:	f7fd fdf5 	bl	8006138 <memset>
 800854e:	e7f4      	b.n	800853a <_calloc_r+0x12>

08008550 <_free_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4605      	mov	r5, r0
 8008554:	2900      	cmp	r1, #0
 8008556:	d040      	beq.n	80085da <_free_r+0x8a>
 8008558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800855c:	1f0c      	subs	r4, r1, #4
 800855e:	2b00      	cmp	r3, #0
 8008560:	bfb8      	it	lt
 8008562:	18e4      	addlt	r4, r4, r3
 8008564:	f000 fb14 	bl	8008b90 <__malloc_lock>
 8008568:	4a1c      	ldr	r2, [pc, #112]	; (80085dc <_free_r+0x8c>)
 800856a:	6813      	ldr	r3, [r2, #0]
 800856c:	b933      	cbnz	r3, 800857c <_free_r+0x2c>
 800856e:	6063      	str	r3, [r4, #4]
 8008570:	6014      	str	r4, [r2, #0]
 8008572:	4628      	mov	r0, r5
 8008574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008578:	f000 bb10 	b.w	8008b9c <__malloc_unlock>
 800857c:	42a3      	cmp	r3, r4
 800857e:	d908      	bls.n	8008592 <_free_r+0x42>
 8008580:	6820      	ldr	r0, [r4, #0]
 8008582:	1821      	adds	r1, r4, r0
 8008584:	428b      	cmp	r3, r1
 8008586:	bf01      	itttt	eq
 8008588:	6819      	ldreq	r1, [r3, #0]
 800858a:	685b      	ldreq	r3, [r3, #4]
 800858c:	1809      	addeq	r1, r1, r0
 800858e:	6021      	streq	r1, [r4, #0]
 8008590:	e7ed      	b.n	800856e <_free_r+0x1e>
 8008592:	461a      	mov	r2, r3
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	b10b      	cbz	r3, 800859c <_free_r+0x4c>
 8008598:	42a3      	cmp	r3, r4
 800859a:	d9fa      	bls.n	8008592 <_free_r+0x42>
 800859c:	6811      	ldr	r1, [r2, #0]
 800859e:	1850      	adds	r0, r2, r1
 80085a0:	42a0      	cmp	r0, r4
 80085a2:	d10b      	bne.n	80085bc <_free_r+0x6c>
 80085a4:	6820      	ldr	r0, [r4, #0]
 80085a6:	4401      	add	r1, r0
 80085a8:	1850      	adds	r0, r2, r1
 80085aa:	4283      	cmp	r3, r0
 80085ac:	6011      	str	r1, [r2, #0]
 80085ae:	d1e0      	bne.n	8008572 <_free_r+0x22>
 80085b0:	6818      	ldr	r0, [r3, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	4401      	add	r1, r0
 80085b6:	6011      	str	r1, [r2, #0]
 80085b8:	6053      	str	r3, [r2, #4]
 80085ba:	e7da      	b.n	8008572 <_free_r+0x22>
 80085bc:	d902      	bls.n	80085c4 <_free_r+0x74>
 80085be:	230c      	movs	r3, #12
 80085c0:	602b      	str	r3, [r5, #0]
 80085c2:	e7d6      	b.n	8008572 <_free_r+0x22>
 80085c4:	6820      	ldr	r0, [r4, #0]
 80085c6:	1821      	adds	r1, r4, r0
 80085c8:	428b      	cmp	r3, r1
 80085ca:	bf01      	itttt	eq
 80085cc:	6819      	ldreq	r1, [r3, #0]
 80085ce:	685b      	ldreq	r3, [r3, #4]
 80085d0:	1809      	addeq	r1, r1, r0
 80085d2:	6021      	streq	r1, [r4, #0]
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	6054      	str	r4, [r2, #4]
 80085d8:	e7cb      	b.n	8008572 <_free_r+0x22>
 80085da:	bd38      	pop	{r3, r4, r5, pc}
 80085dc:	200003ec 	.word	0x200003ec

080085e0 <sbrk_aligned>:
 80085e0:	b570      	push	{r4, r5, r6, lr}
 80085e2:	4e0e      	ldr	r6, [pc, #56]	; (800861c <sbrk_aligned+0x3c>)
 80085e4:	460c      	mov	r4, r1
 80085e6:	6831      	ldr	r1, [r6, #0]
 80085e8:	4605      	mov	r5, r0
 80085ea:	b911      	cbnz	r1, 80085f2 <sbrk_aligned+0x12>
 80085ec:	f000 f9e4 	bl	80089b8 <_sbrk_r>
 80085f0:	6030      	str	r0, [r6, #0]
 80085f2:	4621      	mov	r1, r4
 80085f4:	4628      	mov	r0, r5
 80085f6:	f000 f9df 	bl	80089b8 <_sbrk_r>
 80085fa:	1c43      	adds	r3, r0, #1
 80085fc:	d00a      	beq.n	8008614 <sbrk_aligned+0x34>
 80085fe:	1cc4      	adds	r4, r0, #3
 8008600:	f024 0403 	bic.w	r4, r4, #3
 8008604:	42a0      	cmp	r0, r4
 8008606:	d007      	beq.n	8008618 <sbrk_aligned+0x38>
 8008608:	1a21      	subs	r1, r4, r0
 800860a:	4628      	mov	r0, r5
 800860c:	f000 f9d4 	bl	80089b8 <_sbrk_r>
 8008610:	3001      	adds	r0, #1
 8008612:	d101      	bne.n	8008618 <sbrk_aligned+0x38>
 8008614:	f04f 34ff 	mov.w	r4, #4294967295
 8008618:	4620      	mov	r0, r4
 800861a:	bd70      	pop	{r4, r5, r6, pc}
 800861c:	200003f0 	.word	0x200003f0

08008620 <_malloc_r>:
 8008620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008624:	1ccd      	adds	r5, r1, #3
 8008626:	f025 0503 	bic.w	r5, r5, #3
 800862a:	3508      	adds	r5, #8
 800862c:	2d0c      	cmp	r5, #12
 800862e:	bf38      	it	cc
 8008630:	250c      	movcc	r5, #12
 8008632:	2d00      	cmp	r5, #0
 8008634:	4607      	mov	r7, r0
 8008636:	db01      	blt.n	800863c <_malloc_r+0x1c>
 8008638:	42a9      	cmp	r1, r5
 800863a:	d905      	bls.n	8008648 <_malloc_r+0x28>
 800863c:	230c      	movs	r3, #12
 800863e:	2600      	movs	r6, #0
 8008640:	603b      	str	r3, [r7, #0]
 8008642:	4630      	mov	r0, r6
 8008644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008648:	4e2e      	ldr	r6, [pc, #184]	; (8008704 <_malloc_r+0xe4>)
 800864a:	f000 faa1 	bl	8008b90 <__malloc_lock>
 800864e:	6833      	ldr	r3, [r6, #0]
 8008650:	461c      	mov	r4, r3
 8008652:	bb34      	cbnz	r4, 80086a2 <_malloc_r+0x82>
 8008654:	4629      	mov	r1, r5
 8008656:	4638      	mov	r0, r7
 8008658:	f7ff ffc2 	bl	80085e0 <sbrk_aligned>
 800865c:	1c43      	adds	r3, r0, #1
 800865e:	4604      	mov	r4, r0
 8008660:	d14d      	bne.n	80086fe <_malloc_r+0xde>
 8008662:	6834      	ldr	r4, [r6, #0]
 8008664:	4626      	mov	r6, r4
 8008666:	2e00      	cmp	r6, #0
 8008668:	d140      	bne.n	80086ec <_malloc_r+0xcc>
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	4631      	mov	r1, r6
 800866e:	4638      	mov	r0, r7
 8008670:	eb04 0803 	add.w	r8, r4, r3
 8008674:	f000 f9a0 	bl	80089b8 <_sbrk_r>
 8008678:	4580      	cmp	r8, r0
 800867a:	d13a      	bne.n	80086f2 <_malloc_r+0xd2>
 800867c:	6821      	ldr	r1, [r4, #0]
 800867e:	3503      	adds	r5, #3
 8008680:	1a6d      	subs	r5, r5, r1
 8008682:	f025 0503 	bic.w	r5, r5, #3
 8008686:	3508      	adds	r5, #8
 8008688:	2d0c      	cmp	r5, #12
 800868a:	bf38      	it	cc
 800868c:	250c      	movcc	r5, #12
 800868e:	4638      	mov	r0, r7
 8008690:	4629      	mov	r1, r5
 8008692:	f7ff ffa5 	bl	80085e0 <sbrk_aligned>
 8008696:	3001      	adds	r0, #1
 8008698:	d02b      	beq.n	80086f2 <_malloc_r+0xd2>
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	442b      	add	r3, r5
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	e00e      	b.n	80086c0 <_malloc_r+0xa0>
 80086a2:	6822      	ldr	r2, [r4, #0]
 80086a4:	1b52      	subs	r2, r2, r5
 80086a6:	d41e      	bmi.n	80086e6 <_malloc_r+0xc6>
 80086a8:	2a0b      	cmp	r2, #11
 80086aa:	d916      	bls.n	80086da <_malloc_r+0xba>
 80086ac:	1961      	adds	r1, r4, r5
 80086ae:	42a3      	cmp	r3, r4
 80086b0:	6025      	str	r5, [r4, #0]
 80086b2:	bf18      	it	ne
 80086b4:	6059      	strne	r1, [r3, #4]
 80086b6:	6863      	ldr	r3, [r4, #4]
 80086b8:	bf08      	it	eq
 80086ba:	6031      	streq	r1, [r6, #0]
 80086bc:	5162      	str	r2, [r4, r5]
 80086be:	604b      	str	r3, [r1, #4]
 80086c0:	4638      	mov	r0, r7
 80086c2:	f104 060b 	add.w	r6, r4, #11
 80086c6:	f000 fa69 	bl	8008b9c <__malloc_unlock>
 80086ca:	f026 0607 	bic.w	r6, r6, #7
 80086ce:	1d23      	adds	r3, r4, #4
 80086d0:	1af2      	subs	r2, r6, r3
 80086d2:	d0b6      	beq.n	8008642 <_malloc_r+0x22>
 80086d4:	1b9b      	subs	r3, r3, r6
 80086d6:	50a3      	str	r3, [r4, r2]
 80086d8:	e7b3      	b.n	8008642 <_malloc_r+0x22>
 80086da:	6862      	ldr	r2, [r4, #4]
 80086dc:	42a3      	cmp	r3, r4
 80086de:	bf0c      	ite	eq
 80086e0:	6032      	streq	r2, [r6, #0]
 80086e2:	605a      	strne	r2, [r3, #4]
 80086e4:	e7ec      	b.n	80086c0 <_malloc_r+0xa0>
 80086e6:	4623      	mov	r3, r4
 80086e8:	6864      	ldr	r4, [r4, #4]
 80086ea:	e7b2      	b.n	8008652 <_malloc_r+0x32>
 80086ec:	4634      	mov	r4, r6
 80086ee:	6876      	ldr	r6, [r6, #4]
 80086f0:	e7b9      	b.n	8008666 <_malloc_r+0x46>
 80086f2:	230c      	movs	r3, #12
 80086f4:	4638      	mov	r0, r7
 80086f6:	603b      	str	r3, [r7, #0]
 80086f8:	f000 fa50 	bl	8008b9c <__malloc_unlock>
 80086fc:	e7a1      	b.n	8008642 <_malloc_r+0x22>
 80086fe:	6025      	str	r5, [r4, #0]
 8008700:	e7de      	b.n	80086c0 <_malloc_r+0xa0>
 8008702:	bf00      	nop
 8008704:	200003ec 	.word	0x200003ec

08008708 <__sfputc_r>:
 8008708:	6893      	ldr	r3, [r2, #8]
 800870a:	b410      	push	{r4}
 800870c:	3b01      	subs	r3, #1
 800870e:	2b00      	cmp	r3, #0
 8008710:	6093      	str	r3, [r2, #8]
 8008712:	da07      	bge.n	8008724 <__sfputc_r+0x1c>
 8008714:	6994      	ldr	r4, [r2, #24]
 8008716:	42a3      	cmp	r3, r4
 8008718:	db01      	blt.n	800871e <__sfputc_r+0x16>
 800871a:	290a      	cmp	r1, #10
 800871c:	d102      	bne.n	8008724 <__sfputc_r+0x1c>
 800871e:	bc10      	pop	{r4}
 8008720:	f7fe ba00 	b.w	8006b24 <__swbuf_r>
 8008724:	6813      	ldr	r3, [r2, #0]
 8008726:	1c58      	adds	r0, r3, #1
 8008728:	6010      	str	r0, [r2, #0]
 800872a:	7019      	strb	r1, [r3, #0]
 800872c:	4608      	mov	r0, r1
 800872e:	bc10      	pop	{r4}
 8008730:	4770      	bx	lr

08008732 <__sfputs_r>:
 8008732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008734:	4606      	mov	r6, r0
 8008736:	460f      	mov	r7, r1
 8008738:	4614      	mov	r4, r2
 800873a:	18d5      	adds	r5, r2, r3
 800873c:	42ac      	cmp	r4, r5
 800873e:	d101      	bne.n	8008744 <__sfputs_r+0x12>
 8008740:	2000      	movs	r0, #0
 8008742:	e007      	b.n	8008754 <__sfputs_r+0x22>
 8008744:	463a      	mov	r2, r7
 8008746:	4630      	mov	r0, r6
 8008748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800874c:	f7ff ffdc 	bl	8008708 <__sfputc_r>
 8008750:	1c43      	adds	r3, r0, #1
 8008752:	d1f3      	bne.n	800873c <__sfputs_r+0xa>
 8008754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008758 <_vfiprintf_r>:
 8008758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875c:	460d      	mov	r5, r1
 800875e:	4614      	mov	r4, r2
 8008760:	4698      	mov	r8, r3
 8008762:	4606      	mov	r6, r0
 8008764:	b09d      	sub	sp, #116	; 0x74
 8008766:	b118      	cbz	r0, 8008770 <_vfiprintf_r+0x18>
 8008768:	6983      	ldr	r3, [r0, #24]
 800876a:	b90b      	cbnz	r3, 8008770 <_vfiprintf_r+0x18>
 800876c:	f7ff fa2c 	bl	8007bc8 <__sinit>
 8008770:	4b89      	ldr	r3, [pc, #548]	; (8008998 <_vfiprintf_r+0x240>)
 8008772:	429d      	cmp	r5, r3
 8008774:	d11b      	bne.n	80087ae <_vfiprintf_r+0x56>
 8008776:	6875      	ldr	r5, [r6, #4]
 8008778:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800877a:	07d9      	lsls	r1, r3, #31
 800877c:	d405      	bmi.n	800878a <_vfiprintf_r+0x32>
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	059a      	lsls	r2, r3, #22
 8008782:	d402      	bmi.n	800878a <_vfiprintf_r+0x32>
 8008784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008786:	f7ff fac2 	bl	8007d0e <__retarget_lock_acquire_recursive>
 800878a:	89ab      	ldrh	r3, [r5, #12]
 800878c:	071b      	lsls	r3, r3, #28
 800878e:	d501      	bpl.n	8008794 <_vfiprintf_r+0x3c>
 8008790:	692b      	ldr	r3, [r5, #16]
 8008792:	b9eb      	cbnz	r3, 80087d0 <_vfiprintf_r+0x78>
 8008794:	4629      	mov	r1, r5
 8008796:	4630      	mov	r0, r6
 8008798:	f7fe fa16 	bl	8006bc8 <__swsetup_r>
 800879c:	b1c0      	cbz	r0, 80087d0 <_vfiprintf_r+0x78>
 800879e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087a0:	07dc      	lsls	r4, r3, #31
 80087a2:	d50e      	bpl.n	80087c2 <_vfiprintf_r+0x6a>
 80087a4:	f04f 30ff 	mov.w	r0, #4294967295
 80087a8:	b01d      	add	sp, #116	; 0x74
 80087aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ae:	4b7b      	ldr	r3, [pc, #492]	; (800899c <_vfiprintf_r+0x244>)
 80087b0:	429d      	cmp	r5, r3
 80087b2:	d101      	bne.n	80087b8 <_vfiprintf_r+0x60>
 80087b4:	68b5      	ldr	r5, [r6, #8]
 80087b6:	e7df      	b.n	8008778 <_vfiprintf_r+0x20>
 80087b8:	4b79      	ldr	r3, [pc, #484]	; (80089a0 <_vfiprintf_r+0x248>)
 80087ba:	429d      	cmp	r5, r3
 80087bc:	bf08      	it	eq
 80087be:	68f5      	ldreq	r5, [r6, #12]
 80087c0:	e7da      	b.n	8008778 <_vfiprintf_r+0x20>
 80087c2:	89ab      	ldrh	r3, [r5, #12]
 80087c4:	0598      	lsls	r0, r3, #22
 80087c6:	d4ed      	bmi.n	80087a4 <_vfiprintf_r+0x4c>
 80087c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087ca:	f7ff faa1 	bl	8007d10 <__retarget_lock_release_recursive>
 80087ce:	e7e9      	b.n	80087a4 <_vfiprintf_r+0x4c>
 80087d0:	2300      	movs	r3, #0
 80087d2:	9309      	str	r3, [sp, #36]	; 0x24
 80087d4:	2320      	movs	r3, #32
 80087d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087da:	2330      	movs	r3, #48	; 0x30
 80087dc:	f04f 0901 	mov.w	r9, #1
 80087e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80087e4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80089a4 <_vfiprintf_r+0x24c>
 80087e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087ec:	4623      	mov	r3, r4
 80087ee:	469a      	mov	sl, r3
 80087f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087f4:	b10a      	cbz	r2, 80087fa <_vfiprintf_r+0xa2>
 80087f6:	2a25      	cmp	r2, #37	; 0x25
 80087f8:	d1f9      	bne.n	80087ee <_vfiprintf_r+0x96>
 80087fa:	ebba 0b04 	subs.w	fp, sl, r4
 80087fe:	d00b      	beq.n	8008818 <_vfiprintf_r+0xc0>
 8008800:	465b      	mov	r3, fp
 8008802:	4622      	mov	r2, r4
 8008804:	4629      	mov	r1, r5
 8008806:	4630      	mov	r0, r6
 8008808:	f7ff ff93 	bl	8008732 <__sfputs_r>
 800880c:	3001      	adds	r0, #1
 800880e:	f000 80aa 	beq.w	8008966 <_vfiprintf_r+0x20e>
 8008812:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008814:	445a      	add	r2, fp
 8008816:	9209      	str	r2, [sp, #36]	; 0x24
 8008818:	f89a 3000 	ldrb.w	r3, [sl]
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 80a2 	beq.w	8008966 <_vfiprintf_r+0x20e>
 8008822:	2300      	movs	r3, #0
 8008824:	f04f 32ff 	mov.w	r2, #4294967295
 8008828:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800882c:	f10a 0a01 	add.w	sl, sl, #1
 8008830:	9304      	str	r3, [sp, #16]
 8008832:	9307      	str	r3, [sp, #28]
 8008834:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008838:	931a      	str	r3, [sp, #104]	; 0x68
 800883a:	4654      	mov	r4, sl
 800883c:	2205      	movs	r2, #5
 800883e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008842:	4858      	ldr	r0, [pc, #352]	; (80089a4 <_vfiprintf_r+0x24c>)
 8008844:	f7ff fad2 	bl	8007dec <memchr>
 8008848:	9a04      	ldr	r2, [sp, #16]
 800884a:	b9d8      	cbnz	r0, 8008884 <_vfiprintf_r+0x12c>
 800884c:	06d1      	lsls	r1, r2, #27
 800884e:	bf44      	itt	mi
 8008850:	2320      	movmi	r3, #32
 8008852:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008856:	0713      	lsls	r3, r2, #28
 8008858:	bf44      	itt	mi
 800885a:	232b      	movmi	r3, #43	; 0x2b
 800885c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008860:	f89a 3000 	ldrb.w	r3, [sl]
 8008864:	2b2a      	cmp	r3, #42	; 0x2a
 8008866:	d015      	beq.n	8008894 <_vfiprintf_r+0x13c>
 8008868:	4654      	mov	r4, sl
 800886a:	2000      	movs	r0, #0
 800886c:	f04f 0c0a 	mov.w	ip, #10
 8008870:	9a07      	ldr	r2, [sp, #28]
 8008872:	4621      	mov	r1, r4
 8008874:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008878:	3b30      	subs	r3, #48	; 0x30
 800887a:	2b09      	cmp	r3, #9
 800887c:	d94e      	bls.n	800891c <_vfiprintf_r+0x1c4>
 800887e:	b1b0      	cbz	r0, 80088ae <_vfiprintf_r+0x156>
 8008880:	9207      	str	r2, [sp, #28]
 8008882:	e014      	b.n	80088ae <_vfiprintf_r+0x156>
 8008884:	eba0 0308 	sub.w	r3, r0, r8
 8008888:	fa09 f303 	lsl.w	r3, r9, r3
 800888c:	4313      	orrs	r3, r2
 800888e:	46a2      	mov	sl, r4
 8008890:	9304      	str	r3, [sp, #16]
 8008892:	e7d2      	b.n	800883a <_vfiprintf_r+0xe2>
 8008894:	9b03      	ldr	r3, [sp, #12]
 8008896:	1d19      	adds	r1, r3, #4
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	9103      	str	r1, [sp, #12]
 800889c:	2b00      	cmp	r3, #0
 800889e:	bfbb      	ittet	lt
 80088a0:	425b      	neglt	r3, r3
 80088a2:	f042 0202 	orrlt.w	r2, r2, #2
 80088a6:	9307      	strge	r3, [sp, #28]
 80088a8:	9307      	strlt	r3, [sp, #28]
 80088aa:	bfb8      	it	lt
 80088ac:	9204      	strlt	r2, [sp, #16]
 80088ae:	7823      	ldrb	r3, [r4, #0]
 80088b0:	2b2e      	cmp	r3, #46	; 0x2e
 80088b2:	d10c      	bne.n	80088ce <_vfiprintf_r+0x176>
 80088b4:	7863      	ldrb	r3, [r4, #1]
 80088b6:	2b2a      	cmp	r3, #42	; 0x2a
 80088b8:	d135      	bne.n	8008926 <_vfiprintf_r+0x1ce>
 80088ba:	9b03      	ldr	r3, [sp, #12]
 80088bc:	3402      	adds	r4, #2
 80088be:	1d1a      	adds	r2, r3, #4
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	9203      	str	r2, [sp, #12]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	bfb8      	it	lt
 80088c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80088cc:	9305      	str	r3, [sp, #20]
 80088ce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80089a8 <_vfiprintf_r+0x250>
 80088d2:	2203      	movs	r2, #3
 80088d4:	4650      	mov	r0, sl
 80088d6:	7821      	ldrb	r1, [r4, #0]
 80088d8:	f7ff fa88 	bl	8007dec <memchr>
 80088dc:	b140      	cbz	r0, 80088f0 <_vfiprintf_r+0x198>
 80088de:	2340      	movs	r3, #64	; 0x40
 80088e0:	eba0 000a 	sub.w	r0, r0, sl
 80088e4:	fa03 f000 	lsl.w	r0, r3, r0
 80088e8:	9b04      	ldr	r3, [sp, #16]
 80088ea:	3401      	adds	r4, #1
 80088ec:	4303      	orrs	r3, r0
 80088ee:	9304      	str	r3, [sp, #16]
 80088f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f4:	2206      	movs	r2, #6
 80088f6:	482d      	ldr	r0, [pc, #180]	; (80089ac <_vfiprintf_r+0x254>)
 80088f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088fc:	f7ff fa76 	bl	8007dec <memchr>
 8008900:	2800      	cmp	r0, #0
 8008902:	d03f      	beq.n	8008984 <_vfiprintf_r+0x22c>
 8008904:	4b2a      	ldr	r3, [pc, #168]	; (80089b0 <_vfiprintf_r+0x258>)
 8008906:	bb1b      	cbnz	r3, 8008950 <_vfiprintf_r+0x1f8>
 8008908:	9b03      	ldr	r3, [sp, #12]
 800890a:	3307      	adds	r3, #7
 800890c:	f023 0307 	bic.w	r3, r3, #7
 8008910:	3308      	adds	r3, #8
 8008912:	9303      	str	r3, [sp, #12]
 8008914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008916:	443b      	add	r3, r7
 8008918:	9309      	str	r3, [sp, #36]	; 0x24
 800891a:	e767      	b.n	80087ec <_vfiprintf_r+0x94>
 800891c:	460c      	mov	r4, r1
 800891e:	2001      	movs	r0, #1
 8008920:	fb0c 3202 	mla	r2, ip, r2, r3
 8008924:	e7a5      	b.n	8008872 <_vfiprintf_r+0x11a>
 8008926:	2300      	movs	r3, #0
 8008928:	f04f 0c0a 	mov.w	ip, #10
 800892c:	4619      	mov	r1, r3
 800892e:	3401      	adds	r4, #1
 8008930:	9305      	str	r3, [sp, #20]
 8008932:	4620      	mov	r0, r4
 8008934:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008938:	3a30      	subs	r2, #48	; 0x30
 800893a:	2a09      	cmp	r2, #9
 800893c:	d903      	bls.n	8008946 <_vfiprintf_r+0x1ee>
 800893e:	2b00      	cmp	r3, #0
 8008940:	d0c5      	beq.n	80088ce <_vfiprintf_r+0x176>
 8008942:	9105      	str	r1, [sp, #20]
 8008944:	e7c3      	b.n	80088ce <_vfiprintf_r+0x176>
 8008946:	4604      	mov	r4, r0
 8008948:	2301      	movs	r3, #1
 800894a:	fb0c 2101 	mla	r1, ip, r1, r2
 800894e:	e7f0      	b.n	8008932 <_vfiprintf_r+0x1da>
 8008950:	ab03      	add	r3, sp, #12
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	462a      	mov	r2, r5
 8008956:	4630      	mov	r0, r6
 8008958:	4b16      	ldr	r3, [pc, #88]	; (80089b4 <_vfiprintf_r+0x25c>)
 800895a:	a904      	add	r1, sp, #16
 800895c:	f7fd fc92 	bl	8006284 <_printf_float>
 8008960:	4607      	mov	r7, r0
 8008962:	1c78      	adds	r0, r7, #1
 8008964:	d1d6      	bne.n	8008914 <_vfiprintf_r+0x1bc>
 8008966:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008968:	07d9      	lsls	r1, r3, #31
 800896a:	d405      	bmi.n	8008978 <_vfiprintf_r+0x220>
 800896c:	89ab      	ldrh	r3, [r5, #12]
 800896e:	059a      	lsls	r2, r3, #22
 8008970:	d402      	bmi.n	8008978 <_vfiprintf_r+0x220>
 8008972:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008974:	f7ff f9cc 	bl	8007d10 <__retarget_lock_release_recursive>
 8008978:	89ab      	ldrh	r3, [r5, #12]
 800897a:	065b      	lsls	r3, r3, #25
 800897c:	f53f af12 	bmi.w	80087a4 <_vfiprintf_r+0x4c>
 8008980:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008982:	e711      	b.n	80087a8 <_vfiprintf_r+0x50>
 8008984:	ab03      	add	r3, sp, #12
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	462a      	mov	r2, r5
 800898a:	4630      	mov	r0, r6
 800898c:	4b09      	ldr	r3, [pc, #36]	; (80089b4 <_vfiprintf_r+0x25c>)
 800898e:	a904      	add	r1, sp, #16
 8008990:	f7fd ff14 	bl	80067bc <_printf_i>
 8008994:	e7e4      	b.n	8008960 <_vfiprintf_r+0x208>
 8008996:	bf00      	nop
 8008998:	08008fa8 	.word	0x08008fa8
 800899c:	08008fc8 	.word	0x08008fc8
 80089a0:	08008f88 	.word	0x08008f88
 80089a4:	08009144 	.word	0x08009144
 80089a8:	0800914a 	.word	0x0800914a
 80089ac:	0800914e 	.word	0x0800914e
 80089b0:	08006285 	.word	0x08006285
 80089b4:	08008733 	.word	0x08008733

080089b8 <_sbrk_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	2300      	movs	r3, #0
 80089bc:	4d05      	ldr	r5, [pc, #20]	; (80089d4 <_sbrk_r+0x1c>)
 80089be:	4604      	mov	r4, r0
 80089c0:	4608      	mov	r0, r1
 80089c2:	602b      	str	r3, [r5, #0]
 80089c4:	f7f9 fbde 	bl	8002184 <_sbrk>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	d102      	bne.n	80089d2 <_sbrk_r+0x1a>
 80089cc:	682b      	ldr	r3, [r5, #0]
 80089ce:	b103      	cbz	r3, 80089d2 <_sbrk_r+0x1a>
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	bd38      	pop	{r3, r4, r5, pc}
 80089d4:	200003f4 	.word	0x200003f4

080089d8 <__sread>:
 80089d8:	b510      	push	{r4, lr}
 80089da:	460c      	mov	r4, r1
 80089dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e0:	f000 f8e2 	bl	8008ba8 <_read_r>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	bfab      	itete	ge
 80089e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089ea:	89a3      	ldrhlt	r3, [r4, #12]
 80089ec:	181b      	addge	r3, r3, r0
 80089ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089f2:	bfac      	ite	ge
 80089f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80089f6:	81a3      	strhlt	r3, [r4, #12]
 80089f8:	bd10      	pop	{r4, pc}

080089fa <__swrite>:
 80089fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089fe:	461f      	mov	r7, r3
 8008a00:	898b      	ldrh	r3, [r1, #12]
 8008a02:	4605      	mov	r5, r0
 8008a04:	05db      	lsls	r3, r3, #23
 8008a06:	460c      	mov	r4, r1
 8008a08:	4616      	mov	r6, r2
 8008a0a:	d505      	bpl.n	8008a18 <__swrite+0x1e>
 8008a0c:	2302      	movs	r3, #2
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a14:	f000 f898 	bl	8008b48 <_lseek_r>
 8008a18:	89a3      	ldrh	r3, [r4, #12]
 8008a1a:	4632      	mov	r2, r6
 8008a1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a20:	81a3      	strh	r3, [r4, #12]
 8008a22:	4628      	mov	r0, r5
 8008a24:	463b      	mov	r3, r7
 8008a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2e:	f000 b817 	b.w	8008a60 <_write_r>

08008a32 <__sseek>:
 8008a32:	b510      	push	{r4, lr}
 8008a34:	460c      	mov	r4, r1
 8008a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a3a:	f000 f885 	bl	8008b48 <_lseek_r>
 8008a3e:	1c43      	adds	r3, r0, #1
 8008a40:	89a3      	ldrh	r3, [r4, #12]
 8008a42:	bf15      	itete	ne
 8008a44:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a4e:	81a3      	strheq	r3, [r4, #12]
 8008a50:	bf18      	it	ne
 8008a52:	81a3      	strhne	r3, [r4, #12]
 8008a54:	bd10      	pop	{r4, pc}

08008a56 <__sclose>:
 8008a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5a:	f000 b831 	b.w	8008ac0 <_close_r>
	...

08008a60 <_write_r>:
 8008a60:	b538      	push	{r3, r4, r5, lr}
 8008a62:	4604      	mov	r4, r0
 8008a64:	4608      	mov	r0, r1
 8008a66:	4611      	mov	r1, r2
 8008a68:	2200      	movs	r2, #0
 8008a6a:	4d05      	ldr	r5, [pc, #20]	; (8008a80 <_write_r+0x20>)
 8008a6c:	602a      	str	r2, [r5, #0]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f7f9 fb3c 	bl	80020ec <_write>
 8008a74:	1c43      	adds	r3, r0, #1
 8008a76:	d102      	bne.n	8008a7e <_write_r+0x1e>
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	b103      	cbz	r3, 8008a7e <_write_r+0x1e>
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	200003f4 	.word	0x200003f4

08008a84 <__assert_func>:
 8008a84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a86:	4614      	mov	r4, r2
 8008a88:	461a      	mov	r2, r3
 8008a8a:	4b09      	ldr	r3, [pc, #36]	; (8008ab0 <__assert_func+0x2c>)
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68d8      	ldr	r0, [r3, #12]
 8008a92:	b14c      	cbz	r4, 8008aa8 <__assert_func+0x24>
 8008a94:	4b07      	ldr	r3, [pc, #28]	; (8008ab4 <__assert_func+0x30>)
 8008a96:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a9a:	9100      	str	r1, [sp, #0]
 8008a9c:	462b      	mov	r3, r5
 8008a9e:	4906      	ldr	r1, [pc, #24]	; (8008ab8 <__assert_func+0x34>)
 8008aa0:	f000 f81e 	bl	8008ae0 <fiprintf>
 8008aa4:	f000 f89f 	bl	8008be6 <abort>
 8008aa8:	4b04      	ldr	r3, [pc, #16]	; (8008abc <__assert_func+0x38>)
 8008aaa:	461c      	mov	r4, r3
 8008aac:	e7f3      	b.n	8008a96 <__assert_func+0x12>
 8008aae:	bf00      	nop
 8008ab0:	20000024 	.word	0x20000024
 8008ab4:	08009155 	.word	0x08009155
 8008ab8:	08009162 	.word	0x08009162
 8008abc:	08009190 	.word	0x08009190

08008ac0 <_close_r>:
 8008ac0:	b538      	push	{r3, r4, r5, lr}
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	4d05      	ldr	r5, [pc, #20]	; (8008adc <_close_r+0x1c>)
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	4608      	mov	r0, r1
 8008aca:	602b      	str	r3, [r5, #0]
 8008acc:	f7f9 fb2a 	bl	8002124 <_close>
 8008ad0:	1c43      	adds	r3, r0, #1
 8008ad2:	d102      	bne.n	8008ada <_close_r+0x1a>
 8008ad4:	682b      	ldr	r3, [r5, #0]
 8008ad6:	b103      	cbz	r3, 8008ada <_close_r+0x1a>
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	bd38      	pop	{r3, r4, r5, pc}
 8008adc:	200003f4 	.word	0x200003f4

08008ae0 <fiprintf>:
 8008ae0:	b40e      	push	{r1, r2, r3}
 8008ae2:	b503      	push	{r0, r1, lr}
 8008ae4:	4601      	mov	r1, r0
 8008ae6:	ab03      	add	r3, sp, #12
 8008ae8:	4805      	ldr	r0, [pc, #20]	; (8008b00 <fiprintf+0x20>)
 8008aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aee:	6800      	ldr	r0, [r0, #0]
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	f7ff fe31 	bl	8008758 <_vfiprintf_r>
 8008af6:	b002      	add	sp, #8
 8008af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008afc:	b003      	add	sp, #12
 8008afe:	4770      	bx	lr
 8008b00:	20000024 	.word	0x20000024

08008b04 <_fstat_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	2300      	movs	r3, #0
 8008b08:	4d06      	ldr	r5, [pc, #24]	; (8008b24 <_fstat_r+0x20>)
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	4611      	mov	r1, r2
 8008b10:	602b      	str	r3, [r5, #0]
 8008b12:	f7f9 fb12 	bl	800213a <_fstat>
 8008b16:	1c43      	adds	r3, r0, #1
 8008b18:	d102      	bne.n	8008b20 <_fstat_r+0x1c>
 8008b1a:	682b      	ldr	r3, [r5, #0]
 8008b1c:	b103      	cbz	r3, 8008b20 <_fstat_r+0x1c>
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	bd38      	pop	{r3, r4, r5, pc}
 8008b22:	bf00      	nop
 8008b24:	200003f4 	.word	0x200003f4

08008b28 <_isatty_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	4d05      	ldr	r5, [pc, #20]	; (8008b44 <_isatty_r+0x1c>)
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	602b      	str	r3, [r5, #0]
 8008b34:	f7f9 fb10 	bl	8002158 <_isatty>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_isatty_r+0x1a>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_isatty_r+0x1a>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	200003f4 	.word	0x200003f4

08008b48 <_lseek_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	4611      	mov	r1, r2
 8008b50:	2200      	movs	r2, #0
 8008b52:	4d05      	ldr	r5, [pc, #20]	; (8008b68 <_lseek_r+0x20>)
 8008b54:	602a      	str	r2, [r5, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f7f9 fb08 	bl	800216c <_lseek>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_lseek_r+0x1e>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_lseek_r+0x1e>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	200003f4 	.word	0x200003f4

08008b6c <__ascii_mbtowc>:
 8008b6c:	b082      	sub	sp, #8
 8008b6e:	b901      	cbnz	r1, 8008b72 <__ascii_mbtowc+0x6>
 8008b70:	a901      	add	r1, sp, #4
 8008b72:	b142      	cbz	r2, 8008b86 <__ascii_mbtowc+0x1a>
 8008b74:	b14b      	cbz	r3, 8008b8a <__ascii_mbtowc+0x1e>
 8008b76:	7813      	ldrb	r3, [r2, #0]
 8008b78:	600b      	str	r3, [r1, #0]
 8008b7a:	7812      	ldrb	r2, [r2, #0]
 8008b7c:	1e10      	subs	r0, r2, #0
 8008b7e:	bf18      	it	ne
 8008b80:	2001      	movne	r0, #1
 8008b82:	b002      	add	sp, #8
 8008b84:	4770      	bx	lr
 8008b86:	4610      	mov	r0, r2
 8008b88:	e7fb      	b.n	8008b82 <__ascii_mbtowc+0x16>
 8008b8a:	f06f 0001 	mvn.w	r0, #1
 8008b8e:	e7f8      	b.n	8008b82 <__ascii_mbtowc+0x16>

08008b90 <__malloc_lock>:
 8008b90:	4801      	ldr	r0, [pc, #4]	; (8008b98 <__malloc_lock+0x8>)
 8008b92:	f7ff b8bc 	b.w	8007d0e <__retarget_lock_acquire_recursive>
 8008b96:	bf00      	nop
 8008b98:	200003e8 	.word	0x200003e8

08008b9c <__malloc_unlock>:
 8008b9c:	4801      	ldr	r0, [pc, #4]	; (8008ba4 <__malloc_unlock+0x8>)
 8008b9e:	f7ff b8b7 	b.w	8007d10 <__retarget_lock_release_recursive>
 8008ba2:	bf00      	nop
 8008ba4:	200003e8 	.word	0x200003e8

08008ba8 <_read_r>:
 8008ba8:	b538      	push	{r3, r4, r5, lr}
 8008baa:	4604      	mov	r4, r0
 8008bac:	4608      	mov	r0, r1
 8008bae:	4611      	mov	r1, r2
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	4d05      	ldr	r5, [pc, #20]	; (8008bc8 <_read_r+0x20>)
 8008bb4:	602a      	str	r2, [r5, #0]
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f7f9 fa7b 	bl	80020b2 <_read>
 8008bbc:	1c43      	adds	r3, r0, #1
 8008bbe:	d102      	bne.n	8008bc6 <_read_r+0x1e>
 8008bc0:	682b      	ldr	r3, [r5, #0]
 8008bc2:	b103      	cbz	r3, 8008bc6 <_read_r+0x1e>
 8008bc4:	6023      	str	r3, [r4, #0]
 8008bc6:	bd38      	pop	{r3, r4, r5, pc}
 8008bc8:	200003f4 	.word	0x200003f4

08008bcc <__ascii_wctomb>:
 8008bcc:	4603      	mov	r3, r0
 8008bce:	4608      	mov	r0, r1
 8008bd0:	b141      	cbz	r1, 8008be4 <__ascii_wctomb+0x18>
 8008bd2:	2aff      	cmp	r2, #255	; 0xff
 8008bd4:	d904      	bls.n	8008be0 <__ascii_wctomb+0x14>
 8008bd6:	228a      	movs	r2, #138	; 0x8a
 8008bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bdc:	601a      	str	r2, [r3, #0]
 8008bde:	4770      	bx	lr
 8008be0:	2001      	movs	r0, #1
 8008be2:	700a      	strb	r2, [r1, #0]
 8008be4:	4770      	bx	lr

08008be6 <abort>:
 8008be6:	2006      	movs	r0, #6
 8008be8:	b508      	push	{r3, lr}
 8008bea:	f000 f82b 	bl	8008c44 <raise>
 8008bee:	2001      	movs	r0, #1
 8008bf0:	f7f9 fa55 	bl	800209e <_exit>

08008bf4 <_raise_r>:
 8008bf4:	291f      	cmp	r1, #31
 8008bf6:	b538      	push	{r3, r4, r5, lr}
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	460d      	mov	r5, r1
 8008bfc:	d904      	bls.n	8008c08 <_raise_r+0x14>
 8008bfe:	2316      	movs	r3, #22
 8008c00:	6003      	str	r3, [r0, #0]
 8008c02:	f04f 30ff 	mov.w	r0, #4294967295
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c0a:	b112      	cbz	r2, 8008c12 <_raise_r+0x1e>
 8008c0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c10:	b94b      	cbnz	r3, 8008c26 <_raise_r+0x32>
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 f830 	bl	8008c78 <_getpid_r>
 8008c18:	462a      	mov	r2, r5
 8008c1a:	4601      	mov	r1, r0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c22:	f000 b817 	b.w	8008c54 <_kill_r>
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d00a      	beq.n	8008c40 <_raise_r+0x4c>
 8008c2a:	1c59      	adds	r1, r3, #1
 8008c2c:	d103      	bne.n	8008c36 <_raise_r+0x42>
 8008c2e:	2316      	movs	r3, #22
 8008c30:	6003      	str	r3, [r0, #0]
 8008c32:	2001      	movs	r0, #1
 8008c34:	e7e7      	b.n	8008c06 <_raise_r+0x12>
 8008c36:	2400      	movs	r4, #0
 8008c38:	4628      	mov	r0, r5
 8008c3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c3e:	4798      	blx	r3
 8008c40:	2000      	movs	r0, #0
 8008c42:	e7e0      	b.n	8008c06 <_raise_r+0x12>

08008c44 <raise>:
 8008c44:	4b02      	ldr	r3, [pc, #8]	; (8008c50 <raise+0xc>)
 8008c46:	4601      	mov	r1, r0
 8008c48:	6818      	ldr	r0, [r3, #0]
 8008c4a:	f7ff bfd3 	b.w	8008bf4 <_raise_r>
 8008c4e:	bf00      	nop
 8008c50:	20000024 	.word	0x20000024

08008c54 <_kill_r>:
 8008c54:	b538      	push	{r3, r4, r5, lr}
 8008c56:	2300      	movs	r3, #0
 8008c58:	4d06      	ldr	r5, [pc, #24]	; (8008c74 <_kill_r+0x20>)
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	4608      	mov	r0, r1
 8008c5e:	4611      	mov	r1, r2
 8008c60:	602b      	str	r3, [r5, #0]
 8008c62:	f7f9 fa0c 	bl	800207e <_kill>
 8008c66:	1c43      	adds	r3, r0, #1
 8008c68:	d102      	bne.n	8008c70 <_kill_r+0x1c>
 8008c6a:	682b      	ldr	r3, [r5, #0]
 8008c6c:	b103      	cbz	r3, 8008c70 <_kill_r+0x1c>
 8008c6e:	6023      	str	r3, [r4, #0]
 8008c70:	bd38      	pop	{r3, r4, r5, pc}
 8008c72:	bf00      	nop
 8008c74:	200003f4 	.word	0x200003f4

08008c78 <_getpid_r>:
 8008c78:	f7f9 b9fa 	b.w	8002070 <_getpid>

08008c7c <sqrt>:
 8008c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7e:	4606      	mov	r6, r0
 8008c80:	460f      	mov	r7, r1
 8008c82:	f000 f81f 	bl	8008cc4 <__ieee754_sqrt>
 8008c86:	4632      	mov	r2, r6
 8008c88:	4604      	mov	r4, r0
 8008c8a:	460d      	mov	r5, r1
 8008c8c:	463b      	mov	r3, r7
 8008c8e:	4630      	mov	r0, r6
 8008c90:	4639      	mov	r1, r7
 8008c92:	f7f7 febb 	bl	8000a0c <__aeabi_dcmpun>
 8008c96:	b990      	cbnz	r0, 8008cbe <sqrt+0x42>
 8008c98:	2200      	movs	r2, #0
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	4639      	mov	r1, r7
 8008ca0:	f7f7 fe8c 	bl	80009bc <__aeabi_dcmplt>
 8008ca4:	b158      	cbz	r0, 8008cbe <sqrt+0x42>
 8008ca6:	f7fd fa1d 	bl	80060e4 <__errno>
 8008caa:	2321      	movs	r3, #33	; 0x21
 8008cac:	2200      	movs	r2, #0
 8008cae:	6003      	str	r3, [r0, #0]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	4610      	mov	r0, r2
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	f7f7 fd39 	bl	800072c <__aeabi_ddiv>
 8008cba:	4604      	mov	r4, r0
 8008cbc:	460d      	mov	r5, r1
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008cc4 <__ieee754_sqrt>:
 8008cc4:	f8df c158 	ldr.w	ip, [pc, #344]	; 8008e20 <__ieee754_sqrt+0x15c>
 8008cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ccc:	ea3c 0c01 	bics.w	ip, ip, r1
 8008cd0:	4606      	mov	r6, r0
 8008cd2:	460d      	mov	r5, r1
 8008cd4:	460c      	mov	r4, r1
 8008cd6:	460a      	mov	r2, r1
 8008cd8:	4607      	mov	r7, r0
 8008cda:	4603      	mov	r3, r0
 8008cdc:	d10f      	bne.n	8008cfe <__ieee754_sqrt+0x3a>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	f7f7 fbf9 	bl	80004d8 <__aeabi_dmul>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	460b      	mov	r3, r1
 8008cea:	4630      	mov	r0, r6
 8008cec:	4629      	mov	r1, r5
 8008cee:	f7f7 fa3d 	bl	800016c <__adddf3>
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	460d      	mov	r5, r1
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cfe:	2900      	cmp	r1, #0
 8008d00:	dc0e      	bgt.n	8008d20 <__ieee754_sqrt+0x5c>
 8008d02:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008d06:	ea5c 0707 	orrs.w	r7, ip, r7
 8008d0a:	d0f4      	beq.n	8008cf6 <__ieee754_sqrt+0x32>
 8008d0c:	b141      	cbz	r1, 8008d20 <__ieee754_sqrt+0x5c>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	460b      	mov	r3, r1
 8008d12:	f7f7 fa29 	bl	8000168 <__aeabi_dsub>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	f7f7 fd07 	bl	800072c <__aeabi_ddiv>
 8008d1e:	e7e8      	b.n	8008cf2 <__ieee754_sqrt+0x2e>
 8008d20:	1521      	asrs	r1, r4, #20
 8008d22:	d075      	beq.n	8008e10 <__ieee754_sqrt+0x14c>
 8008d24:	07cc      	lsls	r4, r1, #31
 8008d26:	f04f 0400 	mov.w	r4, #0
 8008d2a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008d2e:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8008d32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008d36:	bf5e      	ittt	pl
 8008d38:	0fd9      	lsrpl	r1, r3, #31
 8008d3a:	005b      	lslpl	r3, r3, #1
 8008d3c:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8008d40:	0fd9      	lsrs	r1, r3, #31
 8008d42:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008d46:	2516      	movs	r5, #22
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d4e:	107f      	asrs	r7, r7, #1
 8008d50:	005b      	lsls	r3, r3, #1
 8008d52:	1846      	adds	r6, r0, r1
 8008d54:	4296      	cmp	r6, r2
 8008d56:	bfde      	ittt	le
 8008d58:	1b92      	suble	r2, r2, r6
 8008d5a:	1870      	addle	r0, r6, r1
 8008d5c:	1864      	addle	r4, r4, r1
 8008d5e:	0052      	lsls	r2, r2, #1
 8008d60:	3d01      	subs	r5, #1
 8008d62:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008d66:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008d6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008d6e:	d1f0      	bne.n	8008d52 <__ieee754_sqrt+0x8e>
 8008d70:	4629      	mov	r1, r5
 8008d72:	f04f 0e20 	mov.w	lr, #32
 8008d76:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008d7a:	4282      	cmp	r2, r0
 8008d7c:	eb06 0c05 	add.w	ip, r6, r5
 8008d80:	dc02      	bgt.n	8008d88 <__ieee754_sqrt+0xc4>
 8008d82:	d113      	bne.n	8008dac <__ieee754_sqrt+0xe8>
 8008d84:	459c      	cmp	ip, r3
 8008d86:	d811      	bhi.n	8008dac <__ieee754_sqrt+0xe8>
 8008d88:	f1bc 0f00 	cmp.w	ip, #0
 8008d8c:	eb0c 0506 	add.w	r5, ip, r6
 8008d90:	da43      	bge.n	8008e1a <__ieee754_sqrt+0x156>
 8008d92:	2d00      	cmp	r5, #0
 8008d94:	db41      	blt.n	8008e1a <__ieee754_sqrt+0x156>
 8008d96:	f100 0801 	add.w	r8, r0, #1
 8008d9a:	1a12      	subs	r2, r2, r0
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	459c      	cmp	ip, r3
 8008da0:	bf88      	it	hi
 8008da2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008da6:	eba3 030c 	sub.w	r3, r3, ip
 8008daa:	4431      	add	r1, r6
 8008dac:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008db0:	f1be 0e01 	subs.w	lr, lr, #1
 8008db4:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8008db8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008dbc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008dc0:	d1db      	bne.n	8008d7a <__ieee754_sqrt+0xb6>
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	d006      	beq.n	8008dd4 <__ieee754_sqrt+0x110>
 8008dc6:	1c48      	adds	r0, r1, #1
 8008dc8:	bf0b      	itete	eq
 8008dca:	4671      	moveq	r1, lr
 8008dcc:	3101      	addne	r1, #1
 8008dce:	3401      	addeq	r4, #1
 8008dd0:	f021 0101 	bicne.w	r1, r1, #1
 8008dd4:	1063      	asrs	r3, r4, #1
 8008dd6:	0849      	lsrs	r1, r1, #1
 8008dd8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008ddc:	07e2      	lsls	r2, r4, #31
 8008dde:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008de2:	bf48      	it	mi
 8008de4:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8008de8:	460e      	mov	r6, r1
 8008dea:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008dee:	e782      	b.n	8008cf6 <__ieee754_sqrt+0x32>
 8008df0:	0ada      	lsrs	r2, r3, #11
 8008df2:	3815      	subs	r0, #21
 8008df4:	055b      	lsls	r3, r3, #21
 8008df6:	2a00      	cmp	r2, #0
 8008df8:	d0fa      	beq.n	8008df0 <__ieee754_sqrt+0x12c>
 8008dfa:	02d5      	lsls	r5, r2, #11
 8008dfc:	d50a      	bpl.n	8008e14 <__ieee754_sqrt+0x150>
 8008dfe:	f1c1 0420 	rsb	r4, r1, #32
 8008e02:	fa23 f404 	lsr.w	r4, r3, r4
 8008e06:	1e4d      	subs	r5, r1, #1
 8008e08:	408b      	lsls	r3, r1
 8008e0a:	4322      	orrs	r2, r4
 8008e0c:	1b41      	subs	r1, r0, r5
 8008e0e:	e789      	b.n	8008d24 <__ieee754_sqrt+0x60>
 8008e10:	4608      	mov	r0, r1
 8008e12:	e7f0      	b.n	8008df6 <__ieee754_sqrt+0x132>
 8008e14:	0052      	lsls	r2, r2, #1
 8008e16:	3101      	adds	r1, #1
 8008e18:	e7ef      	b.n	8008dfa <__ieee754_sqrt+0x136>
 8008e1a:	4680      	mov	r8, r0
 8008e1c:	e7bd      	b.n	8008d9a <__ieee754_sqrt+0xd6>
 8008e1e:	bf00      	nop
 8008e20:	7ff00000 	.word	0x7ff00000

08008e24 <_init>:
 8008e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e26:	bf00      	nop
 8008e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e2a:	bc08      	pop	{r3}
 8008e2c:	469e      	mov	lr, r3
 8008e2e:	4770      	bx	lr

08008e30 <_fini>:
 8008e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e32:	bf00      	nop
 8008e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e36:	bc08      	pop	{r3}
 8008e38:	469e      	mov	lr, r3
 8008e3a:	4770      	bx	lr
