$date
	Sun May 18 13:46:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_gating_cell_tb $end
$var wire 1 ! gated_clock $end
$var reg 1 " clk $end
$var reg 1 # clk_enable $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clk_enable $end
$var wire 1 ! gated_clock $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
0!
$end
#5000
1!
1"
#10000
0!
0"
#15000
1!
1"
#20000
0$
0!
0"
0#
#25000
1"
#30000
0"
#35000
1"
#40000
1$
0"
1#
#43000
0$
0#
#45000
1"
#50000
0"
#55000
1#
1"
#60000
1$
0"
#65000
1!
1"
