`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿??1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±ï¿??
    (*mark_debug="true"*)output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    (*mark_debug="true"*)output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output wire base_ram_ce_n,       //BaseRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    (*mark_debug="true"*)output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    (*mark_debug="true"*)output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘ï¿½?ï¿½ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ï¿??

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚ï¿½?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¿??16bitæ¨¡å¼æ— æ„ï¿??
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§ï¿??
    output wire flash_ce_n,         //Flashç‰‡ï¿½?ï¿½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashï¿??16ä½æ¨¡å¼æ—¶è¯·è®¾ï¿??1

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¿??3ï¿??
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¿??3ï¿??
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¿??2ï¿??
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡ï¿??
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡ï¿??
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšï¿??
);

/* =========== Demo code begin =========== */

// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked, clk_10M, clk_20M;
pll_example clock_gen 
 (
  // Clock in ports
  .clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
  // Clock out ports
  .clk_out1(clk_10M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ï¿??
  .clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ï¿??
  // Status and control signals
  .reset(reset_btn), // PLLå¤ä½è¾“å…¥
  .locked(locked)    // PLLé”å®šæŒ‡ç¤ºè¾“å‡ºï¿??"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¿??
                     // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
 );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œå°†lockedä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ä½reset_of_clk10M
always@(posedge clk_10M or negedge locked) begin
    if(~locked) reset_of_clk10M <= 1'b1;
    else        reset_of_clk10M <= 1'b0;
end

(*mark_debug="true"*)wire [31:0] baseRam_rdata;
wire [31:0] baseRam_wdata;
assign baseRam_rdata = base_ram_data;
assign base_ram_data = !base_ram_we_n ? baseRam_wdata : 32'hZZZZZZZZ;

(*mark_debug="true"*)wire [31:0] extRam_rdata;
(*mark_debug="true"*)wire [31:0] extRam_wdata;
assign extRam_rdata = ext_ram_data;
assign ext_ram_data = !ext_ram_we_n ? extRam_wdata : 32'hZZZZZZZZ;
NewCpu core(
    .clock(clk_10M),
    .reset(reset_of_clk10M),
    
    .io_baseRam_in_rData(baseRam_rdata),
    .io_baseRam_out_wData(baseRam_wdata),
    .io_baseRam_out_addr(base_ram_addr),
    .io_baseRam_out_byteSelN(base_ram_be_n),
    .io_baseRam_out_ce(base_ram_ce_n),
    .io_baseRam_out_oe(base_ram_oe_n),
    .io_baseRam_out_we(base_ram_we_n),

    .io_extRam_in_rData(extRam_rdata),
    .io_extRam_out_wData(extRam_wdata),
    .io_extRam_out_addr(ext_ram_addr),
    .io_extRam_out_byteSelN(ext_ram_be_n),
    .io_extRam_out_ce(ext_ram_ce_n),
    .io_extRam_out_oe(ext_ram_oe_n),
    .io_extRam_out_we(ext_ram_we_n),

    .io_uart_rxd(rxd),
    .io_uart_txd(txd)
);
// æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberï¿??16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
wire[7:0] number;
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

reg[15:0] led_bits;
assign leds = led_bits;

always@(posedge clock_btn or posedge reset_btn) begin
    if(reset_btn)begin //å¤ä½æŒ‰ä¸‹ï¼Œè®¾ç½®LEDä¸ºåˆå§‹ï¿½??
        led_bits <= 16'h1;
    end
    else begin //æ¯æ¬¡æŒ‰ä¸‹æ—¶é’ŸæŒ‰é’®ï¼ŒLEDå¾ªç¯å·¦ç§»
        led_bits <= {led_bits[14:0],led_bits[15]};
    end
end

//å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º50MHz
wire [11:0] hdata;
assign video_red = hdata < 266 ? 3'b111 : 0; //çº¢è‰²ç«–æ¡
assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0; //ç»¿è‰²ç«–æ¡
assign video_blue = hdata >= 532 ? 2'b11 : 0; //è“è‰²ç«–æ¡
assign video_clk = clk_50M;
vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    .clk(clk_50M), 
    .hdata(hdata), //æ¨ªåï¿??
    .vdata(),      //çºµåï¿??
    .hsync(video_hsync),
    .vsync(video_vsync),
    .data_enable(video_de)
);
/* =========== Demo code end =========== */

endmodule
