module disxx.disasm.decoder.LoadsAndStores.NoAllocatePairOffset.SubDecoder;

import disxx.disasm.operand.LoadsAndStoresAddress;
import disxx.disasm.DisassemblyError;
import disxx.disasm.operand.Immediate;
import disxx.disasm.operand.Register;
import disxx.disasm.InstructionIdentifier;
import disxx.disasm.utility.bits;

namespace disxx::disasm::decoder::LoadsAndStores::NoAllocatePairOffset
{
	SubDecoder::SubDecoder(void) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{}
	{}

	SubDecoder::SubDecoder(std::uint32_t insn, std::uint64_t addr) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{insn, addr}
	{}

	SubDecoder::SubDecoder(const SubDecoder &other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{other}
	{}

	SubDecoder &SubDecoder::operator=(const SubDecoder &other) noexcept
	{
		if (this != &other)
			[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(other)};
		return *this;
	}

	SubDecoder::SubDecoder(SubDecoder &&other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{std::move(other)}
	{}

	SubDecoder &SubDecoder::operator=(SubDecoder &&other) noexcept
	{
		[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(std::move(other))};
		return *this;
	}

	std::unique_ptr<disxx::disasm::decoder::abstract::SubDecoder> SubDecoder::Clone(void) const noexcept
	{ return std::make_unique<std::decay_t<decltype(*this)>>(*this); }

	DisassemblyResult SubDecoder::Decode(void) const noexcept
	{
        // +---+---+--+---+-+----+---+--+--+
        // |opc|101|VR|000|L|imm7|Rt2|Rn|Rt|
        // +---+---+--+---+-+----+---+--+--+

        unsigned short int opc, VR, L, Rt2, Rn, Rt;
        opc = utility::bits::extract<unsigned short int, std::uint32_t, 30, 31>(this->m_Insn);
        VR = utility::bits::extract<unsigned short int, std::uint32_t, 26, 26>(this->m_Insn);
        L = utility::bits::extract<unsigned short int, std::uint32_t, 22, 22>(this->m_Insn);
        Rt2 = utility::bits::extract<unsigned short int, std::uint32_t, 10, 14>(this->m_Insn);
        Rn = utility::bits::extract<unsigned short int, std::uint32_t, 5, 9>(this->m_Insn);
        Rt = utility::bits::extract<unsigned short int, std::uint32_t, 0, 4>(this->m_Insn);
        const auto imm7
        {
            disxx::disasm::operand::Immediate<signed short int, 7>
            {
                utility::bits::extract<signed short int, std::uint32_t, 15, 21>(this->m_Insn),
                disxx::disasm::operand::Immediate<signed short int, 7>::Option::OPT_SIGNEXTEND
            }
        };

        if (opc == 0b01 && VR == 0b0) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};

        const std::unordered_map<unsigned short int, std::tuple<InstructionIdentifier, disxx::disasm::operand::Register::Type, unsigned short int>> insnTable = {
        //  |encoding|mnemonic|type|scale|
            {0b0000, {InstructionIdentifier::ID_STNP, disxx::disasm::operand::Register::Type::TYPE_W, 2 + utility::bits::extract<unsigned short int, unsigned short int, 1, 1>(opc)}},
            {0b0001, {InstructionIdentifier::ID_LDNP, disxx::disasm::operand::Register::Type::TYPE_W, 2 + utility::bits::extract<unsigned short int, unsigned short int, 1, 1>(opc)}},
            {0b0010, {InstructionIdentifier::ID_STNP, disxx::disasm::operand::Register::Type::TYPE_S, 2 + opc}},
            {0b0011, {InstructionIdentifier::ID_LDNP, disxx::disasm::operand::Register::Type::TYPE_S, 2 + opc}},
            {0b0110, {InstructionIdentifier::ID_STNP, disxx::disasm::operand::Register::Type::TYPE_D, 2 + opc}},
            {0b0111, {InstructionIdentifier::ID_LDNP, disxx::disasm::operand::Register::Type::TYPE_D, 2 + opc}},
            {0b1000, {InstructionIdentifier::ID_STNP, disxx::disasm::operand::Register::Type::TYPE_X, 2 + utility::bits::extract<unsigned short int, unsigned short int, 1, 1>(opc)}},
            {0b1001, {InstructionIdentifier::ID_LDNP, disxx::disasm::operand::Register::Type::TYPE_X, 2 + utility::bits::extract<unsigned short int, unsigned short int, 1, 1>(opc)}},
            {0b1010, {InstructionIdentifier::ID_STNP, disxx::disasm::operand::Register::Type::TYPE_Q, 2 + opc}},
            {0b1011, {InstructionIdentifier::ID_LDNP, disxx::disasm::operand::Register::Type::TYPE_Q, 2 + opc}},
            {0b1100, {InstructionIdentifier::ID_STTNP, disxx::disasm::operand::Register::Type::TYPE_D, 3}},
            {0b1101, {InstructionIdentifier::ID_LDTNP, disxx::disasm::operand::Register::Type::TYPE_X, 3}},
            {0b1110, {InstructionIdentifier::ID_STTNP, disxx::disasm::operand::Register::Type::TYPE_Q, 4}},
            {0b1111, {InstructionIdentifier::ID_LDTNP, disxx::disasm::operand::Register::Type::TYPE_Q, 4}}
        };

        const auto encoding{static_cast<unsigned short int>((opc << 2) | (VR << 1) | L)};
        const auto it{insnTable.find(encoding)};
        if (it == insnTable.end()) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};
        const auto &[insn, rtype, scale]{it->second};
    
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(rtype, Rt));
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(rtype, Rt2));
        this->m_Operands.emplace_back
		(
			std::make_unique<disxx::disasm::operand::LoadsAndStoresAddress>
			(
				disxx::disasm::operand::Register
				{
					disxx::disasm::operand::Register::Type::TYPE_X,
					Rn,
					true
				}
			)
		);
        static_cast<disxx::disasm::operand::LoadsAndStoresAddress *>(this->m_Operands.rbegin()->get())
            ->AddImmediatePreIndexedOffset(imm7 << scale, disxx::disasm::operand::LoadsAndStoresAddress::PreIndexedOffsetKind::IDX_REGULAR);
        
		return std::make_pair(insn, std::move(this->m_Operands));
	}
} /* disxx::disasm::decoder::LoadsAndStores::NoAllocatePairOffset */
