
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1466.281 ; gain = 78.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'video_pll' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.runs/synth_1/.Xil/Vivado-10992-DESKTOP-0FF260C/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_pll' (2#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.runs/synth_1/.Xil/Vivado-10992-DESKTOP-0FF260C/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ax_pwm' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/ax_pwm.v:34]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ax_pwm' (3#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/ax_pwm.v:34]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000001100100000 
	Parameter H_FP bound to: 16'b0000000000101000 
	Parameter H_SYNC bound to: 16'b0000000010000000 
	Parameter H_BP bound to: 16'b0000000001011000 
	Parameter V_ACTIVE bound to: 16'b0000000111100000 
	Parameter V_FP bound to: 16'b0000000000000001 
	Parameter V_SYNC bound to: 16'b0000000000000011 
	Parameter V_BP bound to: 16'b0000000000010101 
	Parameter HS_POL bound to: 1'b0 
	Parameter VS_POL bound to: 1'b0 
	Parameter H_TOTAL bound to: 16'b0000010000100000 
	Parameter V_TOTAL bound to: 16'b0000000111111001 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (4#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/color_bar.v:33]
INFO: [Synth 8-6157] synthesizing module 'osd_display' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/osd_display.v:29]
	Parameter OSD_WIDTH bound to: 12'b000010010000 
	Parameter OSD_HEGIHT bound to: 12'b000000100000 
INFO: [Synth 8-6157] synthesizing module 'osd_rom' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.runs/synth_1/.Xil/Vivado-10992-DESKTOP-0FF260C/realtime/osd_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'osd_rom' (5#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.runs/synth_1/.Xil/Vivado-10992-DESKTOP-0FF260C/realtime/osd_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'osd_rom' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/osd_display.v:127]
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (6#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-6155] done synthesizing module 'osd_display' (7#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/osd_display.v:29]
WARNING: [Synth 8-7071] port 'wave_color' of module 'osd_display' is unconnected for instance 'osd_display_m0' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
WARNING: [Synth 8-7071] port 'adc_clk' of module 'osd_display' is unconnected for instance 'osd_display_m0' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
WARNING: [Synth 8-7071] port 'adc_buf_wr' of module 'osd_display' is unconnected for instance 'osd_display_m0' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
WARNING: [Synth 8-7071] port 'adc_buf_addr' of module 'osd_display' is unconnected for instance 'osd_display_m0' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
WARNING: [Synth 8-7071] port 'adc_buf_data' of module 'osd_display' is unconnected for instance 'osd_display_m0' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
WARNING: [Synth 8-7023] instance 'osd_display_m0' of module 'osd_display' has 15 connections declared, but only 10 given [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:104]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/src/top.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1519.785 ; gain = 131.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.648 ; gain = 149.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.648 ; gain = 149.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1549.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc:4]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/sources_1/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/constrs_1/new/lcd_test.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/constrs_1/new/lcd_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.srcs/constrs_1/new/lcd_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1650.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.270 ; gain = 262.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.270 ; gain = 262.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for osd_display_m0/osd_rom_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.270 ; gain = 262.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.270 ; gain = 262.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.270 ; gain = 262.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2247.000 ; gain = 859.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.770 ; gain = 879.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2269.285 ; gain = 881.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
|2     |osd_rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |osd_rom   |     1|
|2     |video_pll |     1|
|3     |BUFG      |     1|
|4     |CARRY8    |    10|
|5     |LUT1      |    11|
|6     |LUT2      |    24|
|7     |LUT3      |    22|
|8     |LUT4      |    22|
|9     |LUT5      |    25|
|10    |LUT6      |    40|
|11    |FDCE      |    96|
|12    |FDRE      |    35|
|13    |FDSE      |     1|
|14    |IBUF      |     1|
|15    |OBUF      |    29|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2275.074 ; gain = 774.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.074 ; gain = 887.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2283.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2305.090 ; gain = 1231.793
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_2_lcd7_char/lcd_char_an070.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 14:49:13 2020...
