# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Top Module
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 21:07:24 on Oct 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
quit -sim
# End time: 21:10:26 on Oct 27,2025, Elapsed time: 0:03:02
# Errors: 1548, Warnings: 0
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 21:11:40 on Oct 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
add wave -position insertpoint  \
sim:/tb_TopModule/clk \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso
add wave -position insertpoint  \
sim:/tb_TopModule/sclk
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 21:55:28 on Oct 27,2025, Elapsed time: 0:43:48
# Errors: 915, Warnings: 1
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 11:56:55 on Oct 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
quit -sim
# End time: 12:04:42 on Oct 28,2025, Elapsed time: 0:07:47
# Errors: 842, Warnings: 0
# Compile of Control_State_Machine.v was successful.
# Compile of expansion.v was successful.
# Compile of f_func.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of Final_Permutation.v was successful.
# Compile of Initial_Permutation.v was successful.
# Compile of key_schedule.v was successful.
# Compile of left_shift.v was successful.
# Compile of pbox.v was successful.
# Compile of PC1.v was successful.
# Compile of PC2.v was successful.
# Compile of sbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of SPI.v was successful.
# Compile of tb_TopModule.v was successful.
# Compile of TopModule.v was successful.
# 16 compiles, 0 failed with no errors.
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 12:05:19 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "Control_State_Machine(fast)".
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: 0000000000000000
# Expected:   b5219ee81aa7499d
# FAIL
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: 0000000000000000
# 
#  decryption progress
# timeout
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(162)
#    Time: 100795 ns  Iteration: 1  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 162
quit -sim
# End time: 12:06:52 on Oct 28,2025, Elapsed time: 0:01:33
# Errors: 843, Warnings: 0
# Compile of Control_State_Machine.v was successful.
# Compile of expansion.v was successful.
# Compile of f_func.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of Final_Permutation.v was successful.
# Compile of Initial_Permutation.v was successful.
# Compile of key_schedule.v was successful.
# Compile of left_shift.v was successful.
# Compile of pbox.v was successful.
# Compile of PC1.v was successful.
# Compile of PC2.v was successful.
# Compile of sbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of SPI.v was successful.
# Compile of tb_TopModule.v was successful.
# Compile of TopModule.v was successful.
# 16 compiles, 0 failed with no errors.
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 12:08:20 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "Control_State_Machine(fast)".
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
RUN -ALL
# invalid command name "RUN"
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
quit -sim
# End time: 12:10:07 on Oct 28,2025, Elapsed time: 0:01:47
# Errors: 855, Warnings: 0
# Compile of Control_State_Machine.v was successful.
# Compile of expansion.v was successful.
# Compile of f_func.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of Final_Permutation.v was successful.
# Compile of Initial_Permutation.v was successful.
# Compile of key_schedule.v was successful.
# Compile of left_shift.v was successful.
# Compile of pbox.v was successful.
# Compile of PC1.v was successful.
# Compile of PC2.v was successful.
# Compile of sbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of SPI.v was successful.
# Compile of tb_TopModule.v was successful.
# Compile of TopModule.v was successful.
# 16 compiles, 0 failed with no errors.
vsim {Top Module.tb_TopModule} -voptargs=+acc
# vsim Top Module.tb_TopModule -voptargs="+acc" 
# Start time: 12:12:34 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "TopModule(fast)".
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
add wave -position insertpoint  \
sim:/tb_TopModule/mosi \
sim:/tb_TopModule/miso \
sim:/tb_TopModule/key \
sim:/tb_TopModule/plaintext \
sim:/tb_TopModule/ciphertext \
sim:/tb_TopModule/decrypted
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.SPI(fast)
# Loading work.Control_State_Machine(fast)
# Loading work.Initial_Permutation(fast)
# Loading work.key_schedule(fast)
# Loading work.PC1(fast)
# Loading work.left_shift(fast)
# Loading work.PC2(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
# Loading work.Final_Permutation(fast)
run -all
# === ENCRYPTION TEST ===
# Key:       752878397493cb70
# Plaintext: 1122334455667788
# Expected:  b5219ee81aa7499d
# 
#  encryption progress
# 
# --- ENCRYPTION RESULT ---
# Ciphertext: b5219ee81aa7499d
# Expected:   b5219ee81aa7499d
# PASS
# === DECRYPTION TEST ===
# Key:        752878397493cb70
# Ciphertext: b5219ee81aa7499d
# 
#  decryption progress
# 
# --- DECRYPTION RESULT ---
# Decrypted:  1122334455667788
# Expected:   1122334455667788
# PASS
# ============
# ALL TESTS PASSED
# ** Note: $stop    : /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v(186)
#    Time: 58905 ns  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at /home/u1425837/des-project/modelsim/RTL/tb_TopModule.v line 186
quit -sim
# End time: 12:14:25 on Oct 28,2025, Elapsed time: 0:01:51
# Errors: 853, Warnings: 0
# Compile of Control_State_Machine.v was successful.
# Compile of expansion.v was successful.
# Compile of f_func.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of Final_Permutation.v was successful.
# Compile of Initial_Permutation.v was successful.
# Compile of key_schedule.v was successful.
# Compile of left_shift.v was successful.
# Compile of pbox.v was successful.
# Compile of PC1.v was successful.
# Compile of PC2.v was successful.
# Compile of sbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of SPI.v was successful.
# Compile of tb_TopModule.v was successful.
# Compile of TopModule.v was successful.
# 16 compiles, 0 failed with no errors.
