# ece571-riscv-sv-conversion
Project attempting to convert  yanyan2060's risc-v implementation from verilog to systemverilog
