---
layout: post
date: 2025-03-01 15:59:00-0400
inline: true
related_posts: false
---

My thesis **Equality Saturation for Circuit Synthesis and Verification** is now finalized and can be downloaded [at this link](/assets/pdf/Thesis_Imperial.pdf).

