/* Generated by Yosys 0.48+51 (git sha1 17a53b838, clang++ 18.1.8 -fPIC -O3) */

module append_auth_tag_0clk_08de2a73(clk, clock_enable, \global_to_module.append_auth_tag_axis_in , \global_to_module.append_auth_tag_axis_out_ready , \global_to_module.append_auth_tag_auth_tag_in , \module_to_global.append_auth_tag_axis_in_ready , \module_to_global.append_auth_tag_auth_tag_in_ready , \module_to_global.append_auth_tag_axis_out );
  wire _0_;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iffalse;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iftrue;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iffalse;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iftrue;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output;
  wire append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_cond;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_iffalse;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_iftrue;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_12a1_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_12a1_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_12a1_right;
  wire bin_op_and_append_auth_tag_c_l39_c8_86eb_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_86eb_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_86eb_right;
  wire bin_op_and_append_auth_tag_c_l53_c8_8796_left;
  wire bin_op_and_append_auth_tag_c_l53_c8_8796_return_output;
  wire bin_op_and_append_auth_tag_c_l53_c8_8796_right;
  reg bin_op_eq_append_auth_tag_c_l32_c6_8325_left = 1'h0;
  wire bin_op_eq_append_auth_tag_c_l32_c6_8325_return_output;
  wire bin_op_eq_append_auth_tag_c_l32_c6_8325_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_x;
  input [128:0] \global_to_module.append_auth_tag_auth_tag_in ;
  wire [128:0] \global_to_module.append_auth_tag_auth_tag_in ;
  input [145:0] \global_to_module.append_auth_tag_axis_in ;
  wire [145:0] \global_to_module.append_auth_tag_axis_in ;
  input \global_to_module.append_auth_tag_axis_out_ready ;
  wire \global_to_module.append_auth_tag_axis_out_ready ;
  output \module_to_global.append_auth_tag_auth_tag_in_ready ;
  wire \module_to_global.append_auth_tag_auth_tag_in_ready ;
  output \module_to_global.append_auth_tag_axis_in_ready ;
  wire \module_to_global.append_auth_tag_axis_in_ready ;
  output [145:0] \module_to_global.append_auth_tag_axis_out ;
  wire [145:0] \module_to_global.append_auth_tag_axis_out ;
  wire reg_comb_state;
  wire state;
  wire state_mux_append_auth_tag_c_l32_c3_fce1_cond;
  wire state_mux_append_auth_tag_c_l32_c3_fce1_iffalse;
  wire state_mux_append_auth_tag_c_l32_c3_fce1_iftrue;
  wire state_mux_append_auth_tag_c_l32_c3_fce1_return_output;
  wire state_mux_append_auth_tag_c_l39_c5_ddf1_cond;
  wire state_mux_append_auth_tag_c_l39_c5_ddf1_iffalse;
  wire state_mux_append_auth_tag_c_l39_c5_ddf1_iftrue;
  wire state_mux_append_auth_tag_c_l39_c5_ddf1_return_output;
  wire state_mux_append_auth_tag_c_l53_c5_25a5_cond;
  wire state_mux_append_auth_tag_c_l53_c5_25a5_iffalse;
  wire state_mux_append_auth_tag_c_l53_c5_25a5_iftrue;
  wire state_mux_append_auth_tag_c_l53_c5_25a5_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_append_auth_tag_c_l32_c6_8325_left <= _0_;
  assign \module_to_global.append_auth_tag_axis_in_ready  = clock_enable ? append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output : 1'h0;
  assign \module_to_global.append_auth_tag_auth_tag_in_ready  = clock_enable ? append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output : 1'h0;
  assign \module_to_global.append_auth_tag_axis_out  = clock_enable ? append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_return_output : 146'h0000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_state : 1'hx;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond),
    .iffalse(\global_to_module.append_auth_tag_axis_out_ready ),
    .iftrue(1'h0),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.append_auth_tag_axis_out_ready ),
    .return_output(append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond),
    .\iffalse.data ({ 17'h1ffff, for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_return_output[7:0] }),
    .\iffalse.valid (\global_to_module.append_auth_tag_auth_tag_in [128]),
    .\iftrue.data ({ 1'h0, \global_to_module.append_auth_tag_axis_in [143:0] }),
    .\iftrue.valid (\global_to_module.append_auth_tag_axis_in [145]),
    .\return_output.data (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_return_output[144:0]),
    .\return_output.valid (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_return_output[145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_12a1 (
    .left(\global_to_module.append_auth_tag_axis_in [144]),
    .return_output(bin_op_and_append_auth_tag_c_l39_c8_86eb_left),
    .right(\global_to_module.append_auth_tag_axis_in [145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_86eb (
    .left(bin_op_and_append_auth_tag_c_l39_c8_86eb_left),
    .return_output(state_mux_append_auth_tag_c_l39_c5_ddf1_cond),
    .right(\global_to_module.append_auth_tag_axis_out_ready )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l53_c8_8796 (
    .left(\global_to_module.append_auth_tag_auth_tag_in [128]),
    .return_output(state_mux_append_auth_tag_c_l53_c5_25a5_cond),
    .right(\global_to_module.append_auth_tag_axis_out_ready )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_append_auth_tag_c_l32_c6_8325 (
    .left(bin_op_eq_append_auth_tag_c_l32_c6_8325_left),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond),
    .right(1'h0)
  );
  const_sr_0_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_80_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_88_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_96_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_104_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_112_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_120_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_8_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_16_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_24_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_32_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_40_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_48_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_56_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_64_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_72_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e (
    .return_output(for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l32_c3_fce1 (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond),
    .iffalse(state_mux_append_auth_tag_c_l32_c3_fce1_iffalse),
    .iftrue(state_mux_append_auth_tag_c_l32_c3_fce1_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l39_c5_ddf1 (
    .cond(state_mux_append_auth_tag_c_l39_c5_ddf1_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_8325_left),
    .iftrue(1'h1),
    .return_output(state_mux_append_auth_tag_c_l32_c3_fce1_iftrue)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l53_c5_25a5 (
    .cond(state_mux_append_auth_tag_c_l53_c5_25a5_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_8325_left),
    .iftrue(1'h0),
    .return_output(state_mux_append_auth_tag_c_l32_c3_fce1_iffalse)
  );
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iffalse = \global_to_module.append_auth_tag_axis_out_ready ;
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iftrue = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iffalse = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_fce1_iftrue = \global_to_module.append_auth_tag_axis_out_ready ;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_iffalse = { \global_to_module.append_auth_tag_auth_tag_in [128], 17'h1ffff, for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_return_output[7:0], for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_return_output[7:0] };
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_fce1_iftrue = { \global_to_module.append_auth_tag_axis_in [145], 1'h0, \global_to_module.append_auth_tag_axis_in [143:0] };
  assign bin_op_and_append_auth_tag_c_l39_c8_12a1_left = \global_to_module.append_auth_tag_axis_in [144];
  assign bin_op_and_append_auth_tag_c_l39_c8_12a1_return_output = bin_op_and_append_auth_tag_c_l39_c8_86eb_left;
  assign bin_op_and_append_auth_tag_c_l39_c8_12a1_right = \global_to_module.append_auth_tag_axis_in [145];
  assign bin_op_and_append_auth_tag_c_l39_c8_86eb_return_output = state_mux_append_auth_tag_c_l39_c5_ddf1_cond;
  assign bin_op_and_append_auth_tag_c_l39_c8_86eb_right = \global_to_module.append_auth_tag_axis_out_ready ;
  assign bin_op_and_append_auth_tag_c_l53_c8_8796_left = \global_to_module.append_auth_tag_auth_tag_in [128];
  assign bin_op_and_append_auth_tag_c_l53_c8_8796_return_output = state_mux_append_auth_tag_c_l53_c5_25a5_cond;
  assign bin_op_and_append_auth_tag_c_l53_c8_8796_right = \global_to_module.append_auth_tag_axis_out_ready ;
  assign bin_op_eq_append_auth_tag_c_l32_c6_8325_return_output = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  assign bin_op_eq_append_auth_tag_c_l32_c6_8325_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign for_append_auth_tag_c_l48_c36_e346_iter_0_const_sr_0_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_10_const_sr_80_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_11_const_sr_88_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_12_const_sr_96_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_13_const_sr_104_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_14_const_sr_112_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_15_const_sr_120_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_1_const_sr_8_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_2_const_sr_16_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_3_const_sr_24_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_4_const_sr_32_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_5_const_sr_40_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_6_const_sr_48_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_7_const_sr_56_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_8_const_sr_64_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_e346_iter_9_const_sr_72_append_auth_tag_c_l48_c174_612e_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign state = bin_op_eq_append_auth_tag_c_l32_c6_8325_left;
  assign state_mux_append_auth_tag_c_l32_c3_fce1_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_fce1_cond;
  assign state_mux_append_auth_tag_c_l32_c3_fce1_return_output = reg_comb_state;
  assign state_mux_append_auth_tag_c_l39_c5_ddf1_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_8325_left;
  assign state_mux_append_auth_tag_c_l39_c5_ddf1_iftrue = 1'h1;
  assign state_mux_append_auth_tag_c_l39_c5_ddf1_return_output = state_mux_append_auth_tag_c_l32_c3_fce1_iftrue;
  assign state_mux_append_auth_tag_c_l53_c5_25a5_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_8325_left;
  assign state_mux_append_auth_tag_c_l53_c5_25a5_iftrue = 1'h0;
  assign state_mux_append_auth_tag_c_l53_c5_25a5_return_output = state_mux_append_auth_tag_c_l32_c3_fce1_iffalse;
endmodule

module axis128_array_to_axis512_0clk_fcdf4ca0(axis_chunks, \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  input [583:0] axis_chunks;
  wire [583:0] axis_chunks;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_left;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_right;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_left;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_left;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_right;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_left;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_left;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_right;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_left;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_left;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_right;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_left;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output;
  wire for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_right),
    .right(axis_chunks[582])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949 (
    .left(1'h0),
    .return_output(for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_left),
    .right(for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[581])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[571])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[570])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[569])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[568])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[567])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[566])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[580])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[579])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[578])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[577])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[576])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[575])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[574])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[573])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[572])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_right),
    .right(axis_chunks[436])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3 (
    .left(for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_left),
    .return_output(for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_left),
    .right(for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[435])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[425])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[424])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[423])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[422])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[421])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[420])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[434])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[433])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[432])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[431])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[430])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[429])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[428])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[427])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[426])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_right),
    .right(axis_chunks[290])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de (
    .left(for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_left),
    .return_output(for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_left),
    .right(for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[289])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[279])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[278])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[277])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[276])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[275])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[274])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[288])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[287])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[286])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[285])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[284])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[283])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[282])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[281])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[280])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_right),
    .right(axis_chunks[144])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f (
    .left(for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_left),
    .return_output(\return_output.tlast ),
    .right(for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[143])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[133])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[132])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[131])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[130])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[129])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[128])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[142])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[141])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[140])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[139])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[138])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[137])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[136])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[135])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output),
    .right(axis_chunks[134])
  );
  assign for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_return_output = for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_right;
  assign for_axis_h_l342_c3_c976_iter_0_bin_op_and_axis_h_l345_c20_ba37_right = axis_chunks[582];
  assign for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_left = 1'h0;
  assign for_axis_h_l342_c3_c976_iter_0_bin_op_or_axis_h_l345_c5_f949_return_output = for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_left;
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[581];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[571];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[570];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[569];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[568];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[567];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[566];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[580];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[579];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[578];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[577];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[576];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[575];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[574];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[573];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[583];
  assign for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[572];
  assign for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_return_output = for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_right;
  assign for_axis_h_l342_c3_c976_iter_1_bin_op_and_axis_h_l345_c20_ba37_right = axis_chunks[436];
  assign for_axis_h_l342_c3_c976_iter_1_bin_op_or_axis_h_l345_c5_53a3_return_output = for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_left;
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[435];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[425];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[424];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[423];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[422];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[421];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[420];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[434];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[433];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[432];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[431];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[430];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[429];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[428];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[427];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[437];
  assign for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[426];
  assign for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_return_output = for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_right;
  assign for_axis_h_l342_c3_c976_iter_2_bin_op_and_axis_h_l345_c20_ba37_right = axis_chunks[290];
  assign for_axis_h_l342_c3_c976_iter_2_bin_op_or_axis_h_l345_c5_d7de_return_output = for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_left;
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[289];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[279];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[278];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[277];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[276];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[275];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[274];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[288];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[287];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[286];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[285];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[284];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[283];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[282];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[281];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[291];
  assign for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[280];
  assign for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_return_output = for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_right;
  assign for_axis_h_l342_c3_c976_iter_3_bin_op_and_axis_h_l345_c20_ba37_right = axis_chunks[144];
  assign for_axis_h_l342_c3_c976_iter_3_bin_op_or_axis_h_l345_c5_d28f_return_output = \return_output.tlast ;
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[143];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[133];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[132];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[131];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[130];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[129];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[128];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[142];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[141];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[140];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[139];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[138];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[137];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[136];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[135];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_left = axis_chunks[145];
  assign for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_right = axis_chunks[134];
  assign \return_output.tdata  = { axis_chunks[565:438], axis_chunks[419:292], axis_chunks[273:146], axis_chunks[127:0] };
  assign \return_output.tkeep  = { for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_0_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_1_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_2_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_0_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_1_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_2_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_3_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_4_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_5_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_6_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_7_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_8_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_9_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_10_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_11_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_12_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_13_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_14_bin_op_and_axis_h_l350_c39_8760_return_output, for_axis_h_l342_c3_c976_iter_3_for_axis_h_l346_c5_dccc_iter_15_bin_op_and_axis_h_l350_c39_8760_return_output };
endmodule

module axis128_early_tlast_0clk_4e6656cf(clk, clock_enable, \axis_in.data , \axis_in.valid , ready_for_axis_out, \return_output.axis_out , \return_output.next_axis_out_is_tlast , \return_output.ready_for_axis_in );
  wire [145:0] _0_;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_strip_auth_tag_c_l35_c7_9681_left;
  wire bin_op_and_strip_auth_tag_c_l35_c7_9681_return_output;
  wire bin_op_and_strip_auth_tag_c_l35_c7_9681_right;
  wire bin_op_and_strip_auth_tag_c_l45_c34_2bb6_left;
  wire bin_op_and_strip_auth_tag_c_l45_c34_2bb6_return_output;
  wire bin_op_and_strip_auth_tag_c_l45_c34_2bb6_right;
  wire bin_op_and_strip_auth_tag_c_l49_c8_9a12_left;
  wire bin_op_and_strip_auth_tag_c_l49_c8_9a12_return_output;
  wire bin_op_and_strip_auth_tag_c_l49_c8_9a12_right;
  wire bin_op_and_strip_auth_tag_c_l56_c8_1b0d_left;
  wire bin_op_and_strip_auth_tag_c_l56_c8_1b0d_return_output;
  wire bin_op_and_strip_auth_tag_c_l56_c8_1b0d_right;
  wire bin_op_or_strip_auth_tag_c_l39_c7_488c_left;
  wire bin_op_or_strip_auth_tag_c_l39_c7_488c_return_output;
  wire bin_op_or_strip_auth_tag_c_l39_c7_488c_right;
  wire [145:0] buffer_reg;
  wire buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_cond;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_iffalse;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_iftrue;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_return_output;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_cond;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_iffalse;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_iftrue;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond;
  wire [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iffalse;
  reg [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue = 146'h0000000000000000000000000000000000000;
  wire [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_return_output;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_cond;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iffalse;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iftrue;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  wire [145:0] reg_comb_buffer_reg;
  output [145:0] \return_output.axis_out ;
  wire [145:0] \return_output.axis_out ;
  output \return_output.next_axis_out_is_tlast ;
  wire \return_output.next_axis_out_is_tlast ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  wire unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr;
  wire unary_op_not_strip_auth_tag_c_l54_c28_18b7_return_output;
  always @(posedge clk)
    if (clock_enable) o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue <= _0_;
  assign _0_ = clock_enable ? reg_comb_buffer_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l35_c7_9681 (
    .left(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[145]),
    .return_output(bin_op_or_strip_auth_tag_c_l39_c7_488c_left),
    .right(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[144])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l45_c34_2bb6 (
    .left(\axis_in.valid ),
    .return_output(o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iftrue),
    .right(\axis_in.data [144])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l49_c8_9a12 (
    .left(bin_op_and_strip_auth_tag_c_l49_c8_9a12_left),
    .return_output(buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l56_c8_1b0d (
    .left(\axis_in.valid ),
    .return_output(buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_cond),
    .right(bin_op_and_strip_auth_tag_c_l56_c8_1b0d_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_strip_auth_tag_c_l39_c7_488c (
    .left(bin_op_or_strip_auth_tag_c_l39_c7_488c_left),
    .return_output(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond),
    .right(\axis_in.valid )
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9 (
    .cond(buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_cond),
    .\iffalse.data (o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[144:0]),
    .\iffalse.valid (unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_buffer_reg[144:0]),
    .\return_output.valid (reg_comb_buffer_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e (
    .cond(buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_cond),
    .iffalse(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d (
    .cond(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond),
    .\iffalse.data (145'h0000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data (o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[144:0]),
    .\iftrue.valid (o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[145]),
    .\return_output.data (\return_output.axis_out [144:0]),
    .\return_output.valid (bin_op_and_strip_auth_tag_c_l49_c8_9a12_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d (
    .cond(o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond),
    .iffalse(1'h0),
    .iftrue(o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iftrue),
    .return_output(\return_output.next_axis_out_is_tlast )
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_strip_auth_tag_c_l54_c28_18b7 (
    .expr(unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr),
    .return_output(bin_op_and_strip_auth_tag_c_l56_c8_1b0d_right)
  );
  assign bin_op_and_strip_auth_tag_c_l35_c7_9681_left = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[145];
  assign bin_op_and_strip_auth_tag_c_l35_c7_9681_return_output = bin_op_or_strip_auth_tag_c_l39_c7_488c_left;
  assign bin_op_and_strip_auth_tag_c_l35_c7_9681_right = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[144];
  assign bin_op_and_strip_auth_tag_c_l45_c34_2bb6_left = \axis_in.valid ;
  assign bin_op_and_strip_auth_tag_c_l45_c34_2bb6_return_output = o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iftrue;
  assign bin_op_and_strip_auth_tag_c_l45_c34_2bb6_right = \axis_in.data [144];
  assign bin_op_and_strip_auth_tag_c_l49_c8_9a12_return_output = buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_cond;
  assign bin_op_and_strip_auth_tag_c_l49_c8_9a12_right = ready_for_axis_out;
  assign bin_op_and_strip_auth_tag_c_l56_c8_1b0d_left = \axis_in.valid ;
  assign bin_op_and_strip_auth_tag_c_l56_c8_1b0d_return_output = buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_cond;
  assign bin_op_or_strip_auth_tag_c_l39_c7_488c_return_output = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond;
  assign bin_op_or_strip_auth_tag_c_l39_c7_488c_right = \axis_in.valid ;
  assign buffer_reg = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue;
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_iffalse = { unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr, o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[144:0] };
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_iftrue = { \axis_in.valid , \axis_in.data  };
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_98c9_return_output = reg_comb_buffer_reg;
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_iffalse = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iftrue[145];
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_iftrue = 1'h0;
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_d13e_return_output = unary_op_not_strip_auth_tag_c_l54_c28_18b7_expr;
  assign clk_en_internal = clock_enable;
  assign o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_iffalse = 146'h0000000000000000000000000000000000000;
  assign o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_return_output = { bin_op_and_strip_auth_tag_c_l49_c8_9a12_left, \return_output.axis_out [144:0] };
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_cond = o_axis_out_mux_strip_auth_tag_c_l43_c5_c46d_cond;
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_iffalse = 1'h0;
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_c46d_return_output = \return_output.next_axis_out_is_tlast ;
  assign \return_output.axis_out [145] = bin_op_and_strip_auth_tag_c_l49_c8_9a12_left;
  assign \return_output.ready_for_axis_in  = bin_op_and_strip_auth_tag_c_l56_c8_1b0d_right;
  assign unary_op_not_strip_auth_tag_c_l54_c28_18b7_return_output = bin_op_and_strip_auth_tag_c_l56_c8_1b0d_right;
endmodule

module axis128_keep_count_0clk_08de2a73(\axis.tdata , \axis.tkeep , \axis.tlast , return_output);
  input [127:0] \axis.tdata ;
  wire [127:0] \axis.tdata ;
  input [15:0] \axis.tkeep ;
  wire [15:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire [4:0] for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_return_output;
  wire for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_return_output;
  wire for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_return_output;
  wire for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_return_output;
  wire for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_return_output;
  wire for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_return_output;
  wire for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_return_output;
  wire for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_return_output;
  wire for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_return_output;
  wire for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_return_output;
  wire for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_return_output;
  wire for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_return_output;
  wire for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_return_output;
  wire for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_return_output;
  wire for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_return_output;
  wire for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_right;
  wire [4:0] for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_return_output;
  wire for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_right;
  output [4:0] return_output;
  wire [4:0] return_output;
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7 (
    .left(5'h00),
    .return_output(for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_return_output),
    .right(\axis.tkeep [15])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd (
    .left(for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_return_output),
    .right(\axis.tkeep [5])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4 (
    .left(for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_return_output),
    .right(\axis.tkeep [4])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075 (
    .left(for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_return_output),
    .right(\axis.tkeep [3])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c (
    .left(for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_return_output),
    .right(\axis.tkeep [2])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33 (
    .left(for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_return_output),
    .right(\axis.tkeep [1])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6 (
    .left(for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_return_output),
    .right(\axis.tkeep [0])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a (
    .left(for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_return_output),
    .right(\axis.tkeep [14])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334 (
    .left(for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_return_output),
    .right(\axis.tkeep [13])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22 (
    .left(for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_return_output),
    .right(\axis.tkeep [12])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91 (
    .left(for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_return_output),
    .right(\axis.tkeep [11])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0 (
    .left(for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_return_output),
    .right(\axis.tkeep [10])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8 (
    .left(for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_return_output),
    .right(\axis.tkeep [9])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293 (
    .left(for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_return_output),
    .right(\axis.tkeep [8])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9 (
    .left(for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_return_output),
    .right(\axis.tkeep [7])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562 (
    .left(for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_return_output),
    .right(\axis.tkeep [6])
  );
  assign for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_left = 5'h00;
  assign for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_right = \axis.tkeep [15];
  assign for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_left = for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_right = \axis.tkeep [5];
  assign for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_left = for_axis_h_l90_c3_8706_iter_10_bin_op_plus_axis_h_l91_c5_f4dd_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_right = \axis.tkeep [4];
  assign for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_left = for_axis_h_l90_c3_8706_iter_11_bin_op_plus_axis_h_l91_c5_d5a4_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_right = \axis.tkeep [3];
  assign for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_left = for_axis_h_l90_c3_8706_iter_12_bin_op_plus_axis_h_l91_c5_a075_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_right = \axis.tkeep [2];
  assign for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_left = for_axis_h_l90_c3_8706_iter_13_bin_op_plus_axis_h_l91_c5_9e2c_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_right = \axis.tkeep [1];
  assign for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_left = for_axis_h_l90_c3_8706_iter_14_bin_op_plus_axis_h_l91_c5_6f33_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_right = \axis.tkeep [0];
  assign for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_left = for_axis_h_l90_c3_8706_iter_0_bin_op_plus_axis_h_l91_c5_d7e7_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_right = \axis.tkeep [14];
  assign for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_left = for_axis_h_l90_c3_8706_iter_1_bin_op_plus_axis_h_l91_c5_df3a_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_right = \axis.tkeep [13];
  assign for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_left = for_axis_h_l90_c3_8706_iter_2_bin_op_plus_axis_h_l91_c5_3334_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_right = \axis.tkeep [12];
  assign for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_left = for_axis_h_l90_c3_8706_iter_3_bin_op_plus_axis_h_l91_c5_8d22_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_right = \axis.tkeep [11];
  assign for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_left = for_axis_h_l90_c3_8706_iter_4_bin_op_plus_axis_h_l91_c5_6d91_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_right = \axis.tkeep [10];
  assign for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_left = for_axis_h_l90_c3_8706_iter_5_bin_op_plus_axis_h_l91_c5_87b0_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_right = \axis.tkeep [9];
  assign for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_left = for_axis_h_l90_c3_8706_iter_6_bin_op_plus_axis_h_l91_c5_71a8_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_right = \axis.tkeep [8];
  assign for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_left = for_axis_h_l90_c3_8706_iter_7_bin_op_plus_axis_h_l91_c5_e293_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_right = \axis.tkeep [7];
  assign for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_left = for_axis_h_l90_c3_8706_iter_8_bin_op_plus_axis_h_l91_c5_8ab9_return_output[4:0];
  assign for_axis_h_l90_c3_8706_iter_9_bin_op_plus_axis_h_l91_c5_2562_right = \axis.tkeep [6];
  assign return_output = for_axis_h_l90_c3_8706_iter_15_bin_op_plus_axis_h_l91_c5_71b6_return_output[4:0];
endmodule

module axis128_to_axis512_0clk_c1f85885(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [145:0] _0_;
  wire [577:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l424_c25_4bae_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l393_c43_e169_axis;
  (* unused_bits = "438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583" *)
  wire [583:0] axis512_to_axis128_array_axis_h_l393_c43_e169_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  reg [145:0] axis_in_reg = 146'h0000000000000000000000000000000000000;
  wire axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_iffalse;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_iftrue;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_return_output;
  wire axis_in_reg_mux_axis_h_l433_c3_8fed_cond;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_8fed_iffalse;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_8fed_iftrue;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_8fed_return_output;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_cond;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_return_output;
  wire axis_out_as_chunks_mux_axis_h_l407_c5_35ba_cond;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iffalse;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iftrue;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_35ba_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [577:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_iffalse;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_iftrue;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output;
  wire axis_out_reg_mux_axis_h_l389_c3_eb5d_cond;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_eb5d_iffalse;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_eb5d_return_output;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_7973_cond;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_7973_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_7973_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_7973_return_output;
  wire bin_op_and_axis_h_l377_c6_743e_left;
  wire bin_op_and_axis_h_l377_c6_743e_return_output;
  wire bin_op_and_axis_h_l377_c6_743e_right;
  wire bin_op_and_axis_h_l389_c6_3c60_left;
  wire bin_op_and_axis_h_l389_c6_3c60_return_output;
  wire bin_op_and_axis_h_l389_c6_3c60_right;
  wire bin_op_and_axis_h_l433_c6_84f4_left;
  wire bin_op_and_axis_h_l433_c6_84f4_return_output;
  wire bin_op_and_axis_h_l433_c6_84f4_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output;
  wire for_axis_h_l411_c7_fed8_iter_0_unary_op_not_axis_h_l415_c13_5177_expr;
  wire for_axis_h_l411_c7_fed8_iter_0_unary_op_not_axis_h_l415_c13_5177_return_output;
  wire for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output;
  wire for_axis_h_l411_c7_fed8_iter_1_unary_op_not_axis_h_l415_c13_5177_expr;
  wire for_axis_h_l411_c7_fed8_iter_1_unary_op_not_axis_h_l415_c13_5177_return_output;
  wire for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue;
  wire [583:0] for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output;
  wire for_axis_h_l411_c7_fed8_iter_2_unary_op_not_axis_h_l415_c13_5177_expr;
  wire for_axis_h_l411_c7_fed8_iter_2_unary_op_not_axis_h_l415_c13_5177_return_output;
  wire [145:0] reg_comb_axis_in_reg;
  wire [577:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [577:0] \return_output.axis_out ;
  reg [577:0] \return_output.axis_out  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l388_c28_e1b5_expr;
  wire unary_op_not_axis_h_l388_c28_e1b5_return_output;
  wire unary_op_not_axis_h_l432_c22_7bd6_expr;
  wire unary_op_not_axis_h_l432_c22_7bd6_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l424_c25_4bae (
    .axis_chunks(axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks),
    .\return_output.tdata (axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[511:0]),
    .\return_output.tkeep (axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[575:512]),
    .\return_output.tlast (axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[576])
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l393_c43_e169 (
    .\axis.tdata (\return_output.axis_out [511:0]),
    .\axis.tkeep (axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output),
    .\axis.tlast (axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l393_c43_e169_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond),
    .iffalse(axis_in_reg[143:128]),
    .iftrue(16'h0000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond),
    .iffalse(axis_in_reg[144]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l433_c3_8fed (
    .cond(axis_in_reg_mux_axis_h_l433_c3_8fed_cond),
    .\iffalse.data ({ axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_return_output, axis_in_reg[127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l432_c22_7bd6_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[144:0]),
    .\return_output.valid (reg_comb_axis_in_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l389_c3_eb5d (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond),
    .iffalse(axis_in_reg[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l432_c22_7bd6_expr)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 axis_out_as_chunks_mux_axis_h_l407_c5_35ba (
    .cond(axis_in_reg[144]),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437:0], axis_in_reg }),
    .iftrue(axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iftrue),
    .return_output(axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond),
    .iffalse(\return_output.axis_out [575:512]),
    .iftrue(64'h0000000000000000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond),
    .iffalse(\return_output.axis_out [576]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l389_c3_eb5d (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output, \return_output.axis_out [511:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l388_c28_e1b5_expr),
    .\iftrue.data (axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[576:0]),
    .\iftrue.valid (axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks[583]),
    .\return_output.data (reg_comb_axis_out_reg[576:0]),
    .\return_output.valid (reg_comb_axis_out_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l377_c3_7973 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond),
    .iffalse(\return_output.axis_out [577]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l388_c28_e1b5_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l377_c6_743e (
    .left(\return_output.axis_out [577]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l389_c6_3c60 (
    .left(axis_in_reg[145]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond),
    .right(bin_op_and_axis_h_l389_c6_3c60_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l433_c6_84f4 (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l433_c3_8fed_cond),
    .right(bin_op_and_axis_h_l433_c6_84f4_right)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad (
    .cond(for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437:0], axis_in_reg }),
    .iftrue({ axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_0_unary_op_not_axis_h_l415_c13_5177 (
    .expr(axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437]),
    .return_output(for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad (
    .cond(for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond),
    .iffalse(for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse),
    .iftrue({ for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_1_unary_op_not_axis_h_l415_c13_5177 (
    .expr(for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[583]),
    .return_output(for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad (
    .cond(for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond),
    .iffalse(for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse),
    .iftrue({ for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_fed8_iter_2_unary_op_not_axis_h_l415_c13_5177 (
    .expr(for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[583]),
    .return_output(for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l388_c28_e1b5 (
    .expr(unary_op_not_axis_h_l388_c28_e1b5_expr),
    .return_output(bin_op_and_axis_h_l389_c6_3c60_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l432_c22_7bd6 (
    .expr(unary_op_not_axis_h_l432_c22_7bd6_expr),
    .return_output(bin_op_and_axis_h_l433_c6_84f4_right)
  );
  assign axis128_array_to_axis512_axis_h_l424_c25_4bae_return_output = axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[576:0];
  assign axis512_to_axis128_array_axis_h_l393_c43_e169_axis = { axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output, \return_output.axis_out [511:0] };
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_iffalse = axis_in_reg[143:128];
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_iftrue = 16'h0000;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_iffalse = axis_in_reg[144];
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l433_c3_8fed_iffalse = { unary_op_not_axis_h_l432_c22_7bd6_expr, axis_in_reg_data_tlast_mux_axis_h_l389_c3_eb5d_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_return_output, axis_in_reg[127:0] };
  assign axis_in_reg_mux_axis_h_l433_c3_8fed_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l433_c3_8fed_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_iffalse = axis_in_reg[145];
  assign axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_iftrue = 1'h0;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_eb5d_return_output = unary_op_not_axis_h_l432_c22_7bd6_expr;
  assign axis_out_as_chunks_mux_axis_h_l407_c5_35ba_cond = axis_in_reg[144];
  assign axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437:0], axis_in_reg };
  assign axis_out_as_chunks_mux_axis_h_l407_c5_35ba_return_output = axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_iffalse = \return_output.axis_out [575:512];
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_iftrue = 64'h0000000000000000;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_iffalse = \return_output.axis_out [576];
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l389_c3_eb5d_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond;
  assign axis_out_reg_mux_axis_h_l389_c3_eb5d_iffalse = { unary_op_not_axis_h_l388_c28_e1b5_expr, axis_out_reg_data_tlast_mux_axis_h_l377_c3_7973_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_return_output, \return_output.axis_out [511:0] };
  assign axis_out_reg_mux_axis_h_l389_c3_eb5d_iftrue[577] = axis128_array_to_axis512_axis_h_l424_c25_4bae_axis_chunks[583];
  assign axis_out_reg_mux_axis_h_l389_c3_eb5d_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_7973_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_7973_iffalse = \return_output.axis_out [577];
  assign axis_out_reg_valid_mux_axis_h_l377_c3_7973_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_7973_return_output = unary_op_not_axis_h_l388_c28_e1b5_expr;
  assign bin_op_and_axis_h_l377_c6_743e_left = \return_output.axis_out [577];
  assign bin_op_and_axis_h_l377_c6_743e_return_output = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_7973_cond;
  assign bin_op_and_axis_h_l377_c6_743e_right = axis_out_ready;
  assign bin_op_and_axis_h_l389_c6_3c60_left = axis_in_reg[145];
  assign bin_op_and_axis_h_l389_c6_3c60_return_output = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_eb5d_cond;
  assign bin_op_and_axis_h_l433_c6_84f4_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l433_c6_84f4_return_output = axis_in_reg_mux_axis_h_l433_c3_8fed_cond;
  assign clk_en_internal = clock_enable;
  assign for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437:0], axis_in_reg };
  assign for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue = { axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output = for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse;
  assign for_axis_h_l411_c7_fed8_iter_0_unary_op_not_axis_h_l415_c13_5177_expr = axis512_to_axis128_array_axis_h_l393_c43_e169_return_output[437];
  assign for_axis_h_l411_c7_fed8_iter_0_unary_op_not_axis_h_l415_c13_5177_return_output = for_axis_h_l411_c7_fed8_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  assign for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue = { for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output = for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse;
  assign for_axis_h_l411_c7_fed8_iter_1_unary_op_not_axis_h_l415_c13_5177_expr = for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[583];
  assign for_axis_h_l411_c7_fed8_iter_1_unary_op_not_axis_h_l415_c13_5177_return_output = for_axis_h_l411_c7_fed8_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  assign for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iftrue = { for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_return_output = axis_out_as_chunks_mux_axis_h_l407_c5_35ba_iftrue;
  assign for_axis_h_l411_c7_fed8_iter_2_unary_op_not_axis_h_l415_c13_5177_expr = for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_iffalse[583];
  assign for_axis_h_l411_c7_fed8_iter_2_unary_op_not_axis_h_l415_c13_5177_return_output = for_axis_h_l411_c7_fed8_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_7aad_cond;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l433_c6_84f4_right;
  assign unary_op_not_axis_h_l388_c28_e1b5_return_output = bin_op_and_axis_h_l389_c6_3c60_right;
  assign unary_op_not_axis_h_l432_c22_7bd6_return_output = bin_op_and_axis_h_l433_c6_84f4_right;
endmodule

module axis512_to_axis128_0clk_79a197f4(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [577:0] _0_;
  wire [145:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l489_c24_524b_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l489_c24_524b_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l478_c43_b968_axis;
  wire [583:0] axis512_to_axis128_array_axis_h_l478_c43_b968_return_output;
  input [576:0] \axis_in.data ;
  wire [576:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire [577:0] axis_in_reg;
  wire axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iffalse;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iftrue;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_return_output;
  wire axis_in_reg_mux_axis_h_l474_c3_e7de_cond;
  reg [577:0] axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_e7de_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_e7de_return_output;
  wire axis_in_reg_mux_axis_h_l507_c3_e4f3_cond;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_e4f3_iffalse;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_e4f3_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_e4f3_return_output;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_cond;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [145:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_iffalse;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_iftrue;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_return_output;
  wire axis_out_reg_mux_axis_h_l474_c3_e7de_cond;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_e7de_iffalse;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_e7de_iftrue;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_e7de_return_output;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_cond;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_return_output;
  wire bin_op_and_axis_h_l462_c6_b056_left;
  wire bin_op_and_axis_h_l462_c6_b056_return_output;
  wire bin_op_and_axis_h_l462_c6_b056_right;
  wire bin_op_and_axis_h_l474_c6_e5bb_left;
  wire bin_op_and_axis_h_l474_c6_e5bb_return_output;
  wire bin_op_and_axis_h_l474_c6_e5bb_right;
  wire bin_op_and_axis_h_l507_c6_babe_left;
  wire bin_op_and_axis_h_l507_c6_babe_return_output;
  wire bin_op_and_axis_h_l507_c6_babe_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [577:0] reg_comb_axis_in_reg;
  wire [145:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [145:0] \return_output.axis_out ;
  reg [145:0] \return_output.axis_out  = 146'h0000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l473_c28_a75c_expr;
  wire unary_op_not_axis_h_l473_c28_a75c_return_output;
  wire unary_op_not_axis_h_l493_c9_1dcc_expr;
  wire unary_op_not_axis_h_l493_c9_1dcc_return_output;
  wire unary_op_not_axis_h_l506_c22_9eaf_expr;
  wire unary_op_not_axis_h_l506_c22_9eaf_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l489_c24_524b (
    .axis_chunks({ axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[437:0], 146'h0000000000000000000000000000000000000 }),
    .\return_output.tdata (axis_in_reg_mux_axis_h_l474_c3_e7de_iftrue[511:0]),
    .\return_output.tkeep (axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iffalse),
    .\return_output.tlast (axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iffalse)
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l478_c43_b968 (
    .\axis.tdata (axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[511:0]),
    .\axis.tkeep (axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[575:512]),
    .\axis.tlast (axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[576]),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l478_c43_b968_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond),
    .iffalse(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iffalse),
    .iftrue(64'h0000000000000000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond),
    .iffalse(axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iffalse),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l474_c3_e7de (
    .cond(axis_in_reg_mux_axis_h_l474_c3_e7de_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[576:0]),
    .\iffalse.valid (axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[577]),
    .\iftrue.data ({ axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_return_output, axis_in_reg_mux_axis_h_l474_c3_e7de_iftrue[511:0] }),
    .\iftrue.valid (axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_return_output),
    .\return_output.data (axis_in_reg_mux_axis_h_l507_c3_e4f3_iffalse[576:0]),
    .\return_output.valid (unary_op_not_axis_h_l506_c22_9eaf_expr)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l507_c3_e4f3 (
    .cond(axis_in_reg_mux_axis_h_l507_c3_e4f3_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l507_c3_e4f3_iffalse[576:0]),
    .\iffalse.valid (unary_op_not_axis_h_l506_c22_9eaf_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[576:0]),
    .\return_output.valid (reg_comb_axis_in_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l493_c5_cbe0 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond),
    .iffalse(axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[577]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond),
    .iffalse(\return_output.axis_out [143:128]),
    .iftrue(16'h0000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond),
    .iffalse(\return_output.axis_out [144]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l474_c3_e7de (
    .cond(axis_in_reg_mux_axis_h_l474_c3_e7de_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_return_output, \return_output.axis_out [127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l473_c28_a75c_expr),
    .\iftrue.data (axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[582:438]),
    .\iftrue.valid (axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[583]),
    .\return_output.data (reg_comb_axis_out_reg[144:0]),
    .\return_output.valid (reg_comb_axis_out_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l462_c3_b4f8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond),
    .iffalse(\return_output.axis_out [145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l473_c28_a75c_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l462_c6_b056 (
    .left(\return_output.axis_out [145]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l474_c6_e5bb (
    .left(axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[577]),
    .return_output(axis_in_reg_mux_axis_h_l474_c3_e7de_cond),
    .right(bin_op_and_axis_h_l474_c6_e5bb_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l507_c6_babe (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l507_c3_e4f3_cond),
    .right(bin_op_and_axis_h_l507_c6_babe_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l473_c28_a75c (
    .expr(unary_op_not_axis_h_l473_c28_a75c_expr),
    .return_output(bin_op_and_axis_h_l474_c6_e5bb_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l493_c9_1dcc (
    .expr(axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[437]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l506_c22_9eaf (
    .expr(unary_op_not_axis_h_l506_c22_9eaf_expr),
    .return_output(bin_op_and_axis_h_l507_c6_babe_right)
  );
  assign axis128_array_to_axis512_axis_h_l489_c24_524b_axis_chunks = { axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[437:0], 146'h0000000000000000000000000000000000000 };
  assign axis128_array_to_axis512_axis_h_l489_c24_524b_return_output = { axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iffalse, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iffalse, axis_in_reg_mux_axis_h_l474_c3_e7de_iftrue[511:0] };
  assign axis512_to_axis128_array_axis_h_l478_c43_b968_axis = axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[576:0];
  assign axis_in_reg = axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse;
  assign axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_iftrue = 64'h0000000000000000;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l474_c3_e7de_iftrue[577:512] = { axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_return_output, axis_in_reg_data_tlast_mux_axis_h_l493_c5_cbe0_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_return_output };
  assign axis_in_reg_mux_axis_h_l474_c3_e7de_return_output = { unary_op_not_axis_h_l506_c22_9eaf_expr, axis_in_reg_mux_axis_h_l507_c3_e4f3_iffalse[576:0] };
  assign axis_in_reg_mux_axis_h_l507_c3_e4f3_iffalse[577] = unary_op_not_axis_h_l506_c22_9eaf_expr;
  assign axis_in_reg_mux_axis_h_l507_c3_e4f3_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l507_c3_e4f3_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_iffalse = axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[577];
  assign axis_in_reg_valid_mux_axis_h_l493_c5_cbe0_iftrue = 1'h0;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_iffalse = \return_output.axis_out [143:128];
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_iftrue = 16'h0000;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_iffalse = \return_output.axis_out [144];
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l474_c3_e7de_cond = axis_in_reg_mux_axis_h_l474_c3_e7de_cond;
  assign axis_out_reg_mux_axis_h_l474_c3_e7de_iffalse = { unary_op_not_axis_h_l473_c28_a75c_expr, axis_out_reg_data_tlast_mux_axis_h_l462_c3_b4f8_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_return_output, \return_output.axis_out [127:0] };
  assign axis_out_reg_mux_axis_h_l474_c3_e7de_iftrue = axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[583:438];
  assign axis_out_reg_mux_axis_h_l474_c3_e7de_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_iffalse = \return_output.axis_out [145];
  assign axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_b4f8_return_output = unary_op_not_axis_h_l473_c28_a75c_expr;
  assign bin_op_and_axis_h_l462_c6_b056_left = \return_output.axis_out [145];
  assign bin_op_and_axis_h_l462_c6_b056_return_output = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_b4f8_cond;
  assign bin_op_and_axis_h_l462_c6_b056_right = axis_out_ready;
  assign bin_op_and_axis_h_l474_c6_e5bb_left = axis_in_reg_mux_axis_h_l474_c3_e7de_iffalse[577];
  assign bin_op_and_axis_h_l474_c6_e5bb_return_output = axis_in_reg_mux_axis_h_l474_c3_e7de_cond;
  assign bin_op_and_axis_h_l507_c6_babe_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l507_c6_babe_return_output = axis_in_reg_mux_axis_h_l507_c3_e4f3_cond;
  assign clk_en_internal = clock_enable;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l507_c6_babe_right;
  assign unary_op_not_axis_h_l473_c28_a75c_return_output = bin_op_and_axis_h_l474_c6_e5bb_right;
  assign unary_op_not_axis_h_l493_c9_1dcc_expr = axis512_to_axis128_array_axis_h_l478_c43_b968_return_output[437];
  assign unary_op_not_axis_h_l493_c9_1dcc_return_output = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_cbe0_cond;
  assign unary_op_not_axis_h_l506_c22_9eaf_return_output = bin_op_and_axis_h_l507_c6_babe_right;
endmodule

module axis512_to_axis128_array_0clk_4b8d8b28(\axis.tdata , \axis.tkeep , \axis.tlast , \return_output.axis_chunks );
  input [511:0] \axis.tdata ;
  wire [511:0] \axis.tdata ;
  input [63:0] \axis.tkeep ;
  wire [63:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_left;
  wire for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_return_output;
  wire for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_right;
  wire for_axis_h_l327_c3_d719_iter_0_unary_op_not_axis_h_l329_c36_e95b_expr;
  wire for_axis_h_l327_c3_d719_iter_0_unary_op_not_axis_h_l329_c36_e95b_return_output;
  wire for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_left;
  wire for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_return_output;
  wire for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_right;
  wire for_axis_h_l327_c3_d719_iter_1_unary_op_not_axis_h_l329_c36_e95b_expr;
  wire for_axis_h_l327_c3_d719_iter_1_unary_op_not_axis_h_l329_c36_e95b_return_output;
  wire for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_left;
  wire for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_return_output;
  wire for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_right;
  wire for_axis_h_l327_c3_d719_iter_2_unary_op_not_axis_h_l329_c36_e95b_expr;
  wire for_axis_h_l327_c3_d719_iter_2_unary_op_not_axis_h_l329_c36_e95b_return_output;
  output [583:0] \return_output.axis_chunks ;
  wire [583:0] \return_output.axis_chunks ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_return_output),
    .right(for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_0_unary_op_not_axis_h_l329_c36_e95b (
    .expr(\axis.tkeep [47]),
    .return_output(for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_return_output),
    .right(for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_1_unary_op_not_axis_h_l329_c36_e95b (
    .expr(\axis.tkeep [31]),
    .return_output(for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_return_output),
    .right(for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_d719_iter_2_unary_op_not_axis_h_l329_c36_e95b (
    .expr(\axis.tkeep [15]),
    .return_output(for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_right)
  );
  assign for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_left = \axis.tlast ;
  assign for_axis_h_l327_c3_d719_iter_0_unary_op_not_axis_h_l329_c36_e95b_expr = \axis.tkeep [47];
  assign for_axis_h_l327_c3_d719_iter_0_unary_op_not_axis_h_l329_c36_e95b_return_output = for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_right;
  assign for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_left = \axis.tlast ;
  assign for_axis_h_l327_c3_d719_iter_1_unary_op_not_axis_h_l329_c36_e95b_expr = \axis.tkeep [31];
  assign for_axis_h_l327_c3_d719_iter_1_unary_op_not_axis_h_l329_c36_e95b_return_output = for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_right;
  assign for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_left = \axis.tlast ;
  assign for_axis_h_l327_c3_d719_iter_2_unary_op_not_axis_h_l329_c36_e95b_expr = \axis.tkeep [15];
  assign for_axis_h_l327_c3_d719_iter_2_unary_op_not_axis_h_l329_c36_e95b_return_output = for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_right;
  assign \return_output.axis_chunks  = { \axis.tkeep [63], for_axis_h_l327_c3_d719_iter_0_bin_op_and_axis_h_l330_c35_40c0_return_output, \axis.tkeep [63:48], \axis.tdata [511:384], \axis.tkeep [47], for_axis_h_l327_c3_d719_iter_1_bin_op_and_axis_h_l330_c35_40c0_return_output, \axis.tkeep [47:32], \axis.tdata [383:256], \axis.tkeep [31], for_axis_h_l327_c3_d719_iter_2_bin_op_and_axis_h_l330_c35_40c0_return_output, \axis.tkeep [31:16], \axis.tdata [255:128], \axis.tkeep [15], \axis.tlast , \axis.tkeep [15:0], \axis.tdata [127:0] };
endmodule

module bin_op_and_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \5834.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left & right;
  assign \5834.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_and_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [319:0] \22387.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = left & right;
  assign \22387.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_and_uint8_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [35:0] \24342.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left & { 4'h0, right };
  assign \24342.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_and_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \24369.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left & right;
  assign \24369.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_eq_uint11_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [35:0] \24191.read_pipe ;
  input [10:0] left;
  wire [10:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 10'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \24191.read_pipe  = { left, right, 24'bx01111111111111111111111 };
endmodule

module bin_op_eq_uint128_t_uint128_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [513:0] \11031.read_pipe ;
  input [127:0] left;
  wire [127:0] left;
  output return_output;
  wire return_output;
  input [127:0] right;
  wire [127:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \11031.read_pipe  = { left, right, 258'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint16_t_uint16_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [65:0] \24115.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \24115.read_pipe  = { left, right, 34'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [5:0] \10813.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \10813.read_pipe  = { left, right, 4'bx011 };
endmodule

module bin_op_eq_uint2_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [9:0] \10924.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \10924.read_pipe  = { left, right, 6'bx01111 };
endmodule

module bin_op_eq_uint3_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [13:0] \18863.read_pipe ;
  input [2:0] left;
  wire [2:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \18863.read_pipe  = { left, right, 8'bx0111111 };
endmodule

module bin_op_eq_uint4_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [14:0] \26756.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 3'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \26756.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [15:0] \26643.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == { 2'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \26643.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [16:0] \26681.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 1'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \26681.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [17:0] \26719.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \26719.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [257:0] \22592.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22592.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint7_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [23:0] \23998.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 6'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \23998.read_pipe  = { left, right, 16'bx011111111111111 };
endmodule

module bin_op_eq_uint9_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [29:0] \15984.read_pipe ;
  input [8:0] left;
  wire [8:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 8'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \15984.read_pipe  = { left, right, 20'bx0111111111111111111 };
endmodule

module bin_op_gt_int17_t_int32_t_0clk_794ce60a(left, right, return_output);
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_left;
  wire bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_return_output;
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_right;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_left;
  wire bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_return_output;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_right;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_x;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_x;
  input [16:0] left;
  wire [16:0] left;
  output return_output;
  wire return_output;
  input [31:0] right;
  wire [31:0] right;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_cond;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iffalse;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iftrue;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_return_output;
  bin_op_eq_uint16_t_uint16_t_0clk_de264c78 bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3 (
    .left(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_return_output[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_cond),
    .right(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_return_output[15:0])
  );
  bin_op_gt_uint16_t_uint16_t_0clk_380ecc95 bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f (
    .left(left[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iftrue),
    .right(right[15:0])
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07 (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_return_output),
    .x(right)
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128 (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_return_output),
    .x({ left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left })
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494 (
    .cond(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_cond),
    .iffalse(right[31]),
    .iftrue(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iftrue),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_left = const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_return_output[15:0];
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_cond;
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_acd3_right = const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_return_output[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_left = left[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iftrue;
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_e74f_right = right[15:0];
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_4d07_x = right;
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_9128_x = { left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left };
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_iffalse = right[31];
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_e494_return_output = return_output;
endmodule

module bin_op_gt_uint16_t_uint16_t_0clk_380ecc95(left, right, return_output);
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17" *)
  wire [17:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_return_output;
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_right;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  bin_op_minus_int17_t_int17_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_6d22_return_output[16];
endmodule

module bin_op_gt_uint16_t_uint5_t_0clk_5af1a430(left, right, return_output);
  wire [10:0] bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_left;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_return_output;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_right;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_left;
  (* unused_bits = "0 1 2 3 4 6" *)
  wire [6:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_return_output;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_right;
  (* unused_bits = "11 12 13 14 15" *)
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_return_output;
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [4:0] right;
  wire [4:0] right;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_cond;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_iffalse;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_iftrue;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_return_output;
  bin_op_eq_uint11_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54 (
    .left(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_return_output[10:0]),
    .return_output(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_cond),
    .right(1'h0)
  );
  bin_op_minus_int6_t_int6_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_return_output),
    .right({ 1'h0, left[4:0] })
  );
  const_sr_5_uint16_t_0clk_de264c78 const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320 (
    .return_output(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23 (
    .cond(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_return_output[5]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_left = const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_return_output[10:0];
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_return_output = rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_cond;
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_2e54_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_right = { 1'h0, left[4:0] };
  assign const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_6320_x = left;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_iftrue = bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_9b10_return_output[5];
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_0c23_return_output = return_output;
endmodule

module bin_op_gt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_return_output;
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_3eb0_return_output[64];
endmodule

module bin_op_gt_uint8_t_uint1_t_0clk_5af1a430(left, right, return_output);
  wire [6:0] bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_left;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_return_output;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_right;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_left;
  (* unused_bits = "0 2" *)
  wire [2:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_return_output;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_right;
  (* unused_bits = "7" *)
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_return_output;
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_x;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_cond;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_iffalse;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_iftrue;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_return_output;
  bin_op_eq_uint7_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8 (
    .left(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_return_output[6:0]),
    .return_output(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_cond),
    .right(1'h0)
  );
  bin_op_minus_int2_t_int2_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_return_output),
    .right({ 1'h0, left[0] })
  );
  const_sr_1_uint8_t_0clk_de264c78 const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648 (
    .return_output(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d (
    .cond(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_return_output[1]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_left = const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_return_output[6:0];
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_return_output = rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_cond;
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_16e8_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_right = { 1'h0, left[0] };
  assign const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_4648_x = left;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_iftrue = bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_c8ff_return_output[1];
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_0e8d_return_output = return_output;
endmodule

module bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_return_output;
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_5040_expr;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_5040_return_output;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_return_output),
    .right({ 1'h0, right })
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_5040 (
    .expr(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_return_output[64]),
    .return_output(return_output)
  );
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_left = { 1'h0, left };
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_right = { 1'h0, right };
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_5040_expr = bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_94d6_return_output[64];
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_5040_return_output = return_output;
endmodule

module bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire [133:0] \22471.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [66:0] return_output;
  wire [66:0] return_output;
  input [2:0] right;
  wire [2:0] right;
  assign return_output = { 3'h0, left } * { 64'h0000000000000000, right };
  assign \22471.read_pipe  = { 67'hxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [255:0] \21673.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 64'h0000000000000000, left } * { 64'h0000000000000000, right };
  assign \21673.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_lt_uint16_t_uint7_t_0clk_5af1a430(left, right, return_output);
  wire [8:0] bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_right;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_left;
  (* unused_bits = "0 1 2 3 4 5 6 8" *)
  wire [8:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_return_output;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_right;
  (* unused_bits = "9 10 11 12 13 14 15" *)
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_return_output;
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [6:0] right;
  wire [6:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_return_output;
  bin_op_eq_uint9_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc (
    .left(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_return_output[8:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_cond),
    .right(1'h0)
  );
  bin_op_minus_int8_t_int8_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696 (
    .left({ 1'h0, left[6:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_return_output),
    .right({ 1'h0, right })
  );
  const_sr_7_uint16_t_0clk_de264c78 const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88 (
    .return_output(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4 (
    .cond(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_return_output[7]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_left = const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_return_output[8:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_return_output = rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_cddc_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_left = { 1'h0, left[6:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_right = { 1'h0, right };
  assign const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_5d88_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_f696_return_output[7];
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_b4b4_return_output = return_output;
endmodule

module bin_op_lt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output[64];
endmodule

module bin_op_lt_uint64_t_uint64_t_1clk_0a60eee4(clk, left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_1clk_0993d27d bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f (
    .clk(clk),
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output[64];
endmodule

module bin_op_lt_uint64_t_uint64_t_1clk_fc2280c6(clk, left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_1clk_5c4b64d2 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f (
    .clk(clk),
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_cf6f_return_output[64];
endmodule

module bin_op_minus_int17_t_int17_t_0clk_de264c78(left, right, return_output);
  wire [156:0] \25290.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [16:0] right;
  wire [16:0] right;
  assign return_output = { left[16], left } - { right[16], right };
  assign \25290.read_pipe  = { left, right, 123'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int2_t_int2_t_0clk_de264c78(left, right, return_output);
  wire [21:0] \24036.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output [2:0] return_output;
  wire [2:0] return_output;
  input [1:0] right;
  wire [1:0] right;
  assign return_output = { left[1], left } - { right[1], right };
  assign \24036.read_pipe  = { left, right, 18'hxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_0clk_de264c78(left, right, return_output);
  wire [588:0] \24938.read_pipe ;
  input [64:0] left;
  wire [64:0] left;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  assign return_output = { left[64], left } - { right[64], right };
  assign \24938.read_pipe  = { left, right, 459'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_1clk_0993d27d(clk, left, right, return_output);
  wire [588:0] \24999.read_pipe ;
  input clk;
  wire clk;
  input [64:0] left;
  wire [64:0] left;
  wire [1177:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588" *)
  wire [1177:0] manual_registers_r;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  reg [1110:0] _0_;
  always @(posedge clk)
    _0_ <= { left, right, manual_registers[980:916], right, left, right, left, manual_registers[655], manual_registers[980:916], manual_registers[655], manual_registers_r[1177:1048], manual_registers_r[589], manual_registers_r[980:916], manual_registers_r[589], manual_registers_r[980:589] };
  assign { manual_registers_r[1177:1048], manual_registers_r[980:0] } = _0_;
  assign { manual_registers[655], manual_registers[980:916] } = { 1'h0, left } - { 1'h0, right };
  assign \24999.read_pipe  = { manual_registers_r[1177:1048], 67'h00000000000000000, manual_registers_r[980:589] };
  assign { manual_registers[1177:981], manual_registers[915:656], manual_registers[654:0] } = { left, right, 67'h00000000000000000, right, left, right, left, manual_registers[980:916], manual_registers[655], manual_registers_r[1177:1048], manual_registers_r[589], manual_registers_r[980:916], manual_registers_r[589], manual_registers_r[980:589] };
  assign manual_registers_r[1047:981] = 67'h00000000000000000;
  assign return_output = { manual_registers_r[589], manual_registers_r[980:916] };
endmodule

module bin_op_minus_int65_t_int65_t_1clk_5c4b64d2(clk, left, right, return_output);
  wire [53:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 197 198 199 200 201 202 203 204 205 206 207 208 262 263 264 265 266 267 268 269 270 271 272 273" *)
  wire [588:0] \25075.read_pipe ;
  input clk;
  wire clk;
  input [64:0] left;
  wire [64:0] left;
  wire [1177:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 590 591 592 593 594 595 596 597 598 599 600 601 602 786 787 788 789 790 791 792 793 794 795 796 797 851 852 853 854 855 856 857 858 859 860 861 862" *)
  wire [1177:0] manual_registers_r;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  reg [862:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[927:916], right[11:0], left[11:0], right, left, manual_registers[602], manual_registers[927:916], manual_registers[602], manual_registers_r[1177:1048], manual_registers[458:405], manual_registers_r[927:916], manual_registers[458:405], manual_registers_r[927:916], manual_registers_r[785:733], manual_registers_r[720:668], manual_registers_r[785:656], manual_registers[458:405], manual_registers[458] };
  assign { manual_registers_r[1177:1048], manual_registers_r[927:916], manual_registers_r[862:851], manual_registers_r[797:656], manual_registers_r[602:327], manual_registers_r[314:262], manual_registers_r[249:67], manual_registers_r[54:0] } = _1_;
  assign { manual_registers[602], manual_registers[927:916] } = { 1'h0, left[11:0] } - { 1'h0, right[11:0] };
  assign _0_ = { manual_registers_r[720], manual_registers_r[720:668] } - { manual_registers_r[785], manual_registers_r[785:733] };
  assign manual_registers[458:405] = _0_ - { 53'h00000000000000, manual_registers_r[589] };
  assign \25075.read_pipe  = { manual_registers_r[1177:1048], 120'h000000000000000000000000000000, manual_registers_r[927:916], 53'h00000000000000, manual_registers_r[862:851], 53'h00000000000000, manual_registers_r[797:656], 53'h00000000000000, manual_registers_r[602:589] };
  assign { manual_registers[1177:928], manual_registers[915:603], manual_registers[601:459], manual_registers[404:0] } = { left, right, 173'h00000000000000000000000000000000000000000000, right[11:0], 53'h00000000000000, left[11:0], right, left, 53'h00000000000000, manual_registers[927:916], manual_registers[602], manual_registers_r[1177:1048], manual_registers_r[927:916], manual_registers[458:405], manual_registers_r[927:916], 12'h000, manual_registers_r[785:733], 12'h000, manual_registers_r[720:668], manual_registers_r[785:656], 12'h000, manual_registers[458:405], manual_registers[458] };
  assign { manual_registers_r[1047:928], manual_registers_r[915:863], manual_registers_r[850:798], manual_registers_r[655:603], manual_registers_r[326:315], manual_registers_r[261:250], manual_registers_r[66:55] } = 315'h0000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[458:405], manual_registers_r[927:916] };
endmodule

module bin_op_minus_int6_t_int6_t_0clk_de264c78(left, right, return_output);
  wire [57:0] \24229.read_pipe ;
  input [5:0] left;
  wire [5:0] left;
  output [6:0] return_output;
  wire [6:0] return_output;
  input [5:0] right;
  wire [5:0] right;
  assign return_output = { left[5], left } - { right[5], right };
  assign \24229.read_pipe  = { left, right, 46'hxxxxxxxxxxxx };
endmodule

module bin_op_minus_int8_t_int8_t_0clk_de264c78(left, right, return_output);
  wire [75:0] \16022.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = { left[7], left } - { right[7], right };
  assign \16022.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [130:0] \5956.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input right;
  wire right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 16'h0000, right };
  assign _0_[15:0] = return_output;
  assign \5956.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [134:0] \18344.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 12'h000, right };
  assign _0_[15:0] = return_output;
  assign \18344.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "64" *)
  wire [64:0] _0_;
  wire [577:0] \22671.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign { _0_[64], return_output } = { 1'h0, left } - { 1'h0, right };
  assign _0_[63:0] = return_output;
  assign \22671.read_pipe  = { left, right, 450'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_neq_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [194:0] \22413.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 63'h0000000000000000, right };
  assign return_output = _0_ ? 1'h0 : 1'h1;
  assign \22413.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_neq_uint8_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [26:0] \6402.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 7'h00, right };
  assign return_output = _0_ ? 1'h0 : 1'h1;
  assign \6402.read_pipe  = { left, right, 18'bx01111111111111111 };
endmodule

module bin_op_or_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \10898.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left | right;
  assign \10898.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_or_uint64_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [259:0] \16093.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left | { 60'h000000000000000, right };
  assign \16093.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [132:0] \5903.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 16'h0000, right };
  assign \5903.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  wire [136:0] \18544.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign return_output = { 1'h0, left } + { 12'h000, right };
  assign \18544.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_0clk_de264c78(left, right, return_output);
  wire [2883:0] \24395.read_pipe ;
  input [319:0] left;
  wire [319:0] left;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \24395.read_pipe  = { left, right, 2244'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_1clk_bdca026f(clk, left, right, return_output);
  wire [15:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1907" *)
  wire [2883:0] \21476.read_pipe ;
  input clk;
  wire clk;
  input [319:0] left;
  wire [319:0] left;
  wire [5767:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4791" *)
  wire [5767:0] manual_registers_r;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  reg [4471:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[4791:4486], right[304:0], left[304:0], right, left, manual_registers[4791:4486], manual_registers[4791], manual_registers_r[5767:5128], manual_registers[2243:2228], manual_registers_r[4790:4486], manual_registers[2243:2228], manual_registers_r[4790:4486], manual_registers_r[3845:3831], manual_registers_r[3525:3511], manual_registers_r[3845:3206], manual_registers[2243:2228], manual_registers[2243] };
  assign { manual_registers_r[5767:5128], manual_registers_r[4791:4486], manual_registers_r[4470:4166], manual_registers_r[4150:3206], manual_registers_r[3190:1602], manual_registers_r[1296:1282], manual_registers_r[976:322], manual_registers_r[16:0] } = _1_;
  assign manual_registers[4791:4486] = { 1'h0, left[304:0] } + { 1'h0, right[304:0] };
  assign _0_ = { 1'h0, manual_registers_r[3525:3511] } + { 1'h0, manual_registers_r[3845:3831] };
  assign manual_registers[2243:2228] = _0_ + { 15'h0000, manual_registers_r[2884] };
  assign \21476.read_pipe  = { manual_registers_r[5767:5128], 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[4791:4486], 15'h0000, manual_registers_r[4470:4166], 15'h0000, manual_registers_r[4150:3206], 15'h0000, manual_registers_r[3190:2884] };
  assign { manual_registers[5767:4792], manual_registers[4485:2244], manual_registers[2227:0] } = { left, right, 351'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, right[304:0], 15'h0000, left[304:0], right, left, 15'h0000, manual_registers[4791:4486], manual_registers[4791], manual_registers_r[5767:5128], manual_registers_r[4790:4486], manual_registers[2243:2228], manual_registers_r[4790:4486], 305'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[3845:3831], 305'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[3525:3511], manual_registers_r[3845:3206], 305'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers[2243:2228], manual_registers[2243] };
  assign { manual_registers_r[5127:4792], manual_registers_r[4485:4471], manual_registers_r[4165:4151], manual_registers_r[3205:3191], manual_registers_r[1601:1297], manual_registers_r[1281:977], manual_registers_r[321:17] } = 1296'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[2243:2228], manual_registers_r[4790:4486] };
endmodule

module bin_op_plus_uint320_t_uint320_t_1clk_d2566b8e(clk, left, right, return_output);
  wire [308:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 962 963 964 965 966 967 968 969 970 971 972 973 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1614" *)
  wire [2883:0] \25188.read_pipe ;
  input clk;
  wire clk;
  input [319:0] left;
  wire [319:0] left;
  wire [5767:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4498" *)
  wire [5767:0] manual_registers_r;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  reg [4178:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[4498:4486], right[11:0], left[11:0], right, left, manual_registers[4498:4486], manual_registers[4498], manual_registers_r[5767:5128], manual_registers[2243:1935], manual_registers_r[4497:4486], manual_registers[2243:1935], manual_registers_r[4497:4486], manual_registers_r[3845:3538], manual_registers_r[3525:3218], manual_registers_r[3845:3206], manual_registers[2243:1935], manual_registers[2243] };
  assign { manual_registers_r[5767:5128], manual_registers_r[4498:4486], manual_registers_r[4177:4166], manual_registers_r[3857:3206], manual_registers_r[2897:1602], manual_registers_r[1589:1282], manual_registers_r[1269:322], manual_registers_r[309:0] } = _1_;
  assign manual_registers[4498:4486] = { 1'h0, left[11:0] } + { 1'h0, right[11:0] };
  assign _0_ = { 1'h0, manual_registers_r[3525:3218] } + { 1'h0, manual_registers_r[3845:3538] };
  assign manual_registers[2243:1935] = _0_ + { 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[2884] };
  assign \25188.read_pipe  = { manual_registers_r[5767:5128], 629'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[4498:4486], 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[4177:4166], 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[3857:3206], 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers_r[2897:2884] };
  assign { manual_registers[5767:4499], manual_registers[4485:2244], manual_registers[1934:0] } = { left, right, 937'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, right[11:0], 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, left[11:0], right, left, 308'h00000000000000000000000000000000000000000000000000000000000000000000000000000, manual_registers[4498:4486], manual_registers[4498], manual_registers_r[5767:5128], manual_registers_r[4497:4486], manual_registers[2243:1935], manual_registers_r[4497:4486], 12'h000, manual_registers_r[3845:3538], 12'h000, manual_registers_r[3525:3218], manual_registers_r[3845:3206], 12'h000, manual_registers[2243:1935], manual_registers[2243] };
  assign { manual_registers_r[5127:4499], manual_registers_r[4485:4178], manual_registers_r[4165:3858], manual_registers_r[3205:2898], manual_registers_r[1601:1590], manual_registers_r[1281:1270], manual_registers_r[321:310] } = 1589'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[2243:1935], manual_registers_r[4497:4486] };
endmodule

module bin_op_plus_uint32_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [260:0] \17721.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 32'h00000000, right };
  assign \17721.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [291:0] \24701.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \24701.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint5_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [44:0] \24289.read_pipe ;
  input [4:0] left;
  wire [4:0] left;
  output [5:0] return_output;
  wire [5:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 5'h00, right };
  assign \24289.read_pipe  = { left, right, 39'hxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [516:0] \21839.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 64'h0000000000000000, right };
  assign \21839.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_1clk_7cb059a1(clk, left, right, return_output);
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 258 357" *)
  wire [516:0] \21893.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1033:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 775 874" *)
  wire [1033:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  reg [558:0] _0_;
  always @(posedge clk)
    _0_ <= { left, right, manual_registers[874:839], right, left[34:0], right, left, manual_registers[874:839], manual_registers[874], manual_registers_r[1033:969], manual_registers[451:422], manual_registers_r[873:839], manual_registers[451:422], manual_registers_r[873:839], manual_registers_r[646:618], manual_registers_r[647:583], manual_registers[451:422], manual_registers[451] };
  assign { manual_registers_r[1033:969], manual_registers_r[874:839], manual_registers_r[775], manual_registers_r[745:711], manual_registers_r[647:583], manual_registers_r[553:322], manual_registers_r[222:194], manual_registers_r[130:66], manual_registers_r[30:0] } = _0_;
  assign manual_registers[874:839] = { 1'h0, left[34:0] } + { 35'h000000000, right };
  assign manual_registers[451:422] = { 1'h0, manual_registers_r[646:618] } + { 29'h00000000, manual_registers_r[517] };
  assign \21893.read_pipe  = { manual_registers_r[1033:969], 94'h000000000000000000000000, manual_registers_r[874:839], 63'h0000000000000000, manual_registers_r[775], 29'h00000000, manual_registers_r[745:711], 63'h0000000000000000, manual_registers_r[647:583], 29'h00000000, manual_registers_r[553:517] };
  assign { manual_registers[1033:875], manual_registers[838:452], manual_registers[421:0] } = { left, right, 157'h0000000000000000000000000000000000000000, right, 29'h00000000, left[34:0], 63'h0000000000000000, right, left, 29'h00000000, manual_registers[874:839], manual_registers[874], manual_registers_r[1033:969], manual_registers_r[873:839], manual_registers[451:422], manual_registers_r[873:839], 99'h0000000000000000000000000, manual_registers_r[646:618], 63'h0000000000000000, manual_registers_r[647:583], 35'h000000000, manual_registers[451:422], manual_registers[451] };
  assign { manual_registers_r[968:875], manual_registers_r[838:776], manual_registers_r[774:746], manual_registers_r[710:648], manual_registers_r[582:554], manual_registers_r[321:223], manual_registers_r[193:131], manual_registers_r[65:31] } = 475'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:422], manual_registers_r[873:839] };
endmodule

module bin_op_plus_uint64_t_uint1_t_1clk_e41a6d75(clk, left, right, return_output);
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 258 367" *)
  wire [516:0] \22105.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1033:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 775 884" *)
  wire [1033:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  reg [568:0] _0_;
  always @(posedge clk)
    _0_ <= { left, right, manual_registers[884:839], right, left[44:0], right, left, manual_registers[884:839], manual_registers[884], manual_registers_r[1033:969], manual_registers[451:432], manual_registers_r[883:839], manual_registers[451:432], manual_registers_r[883:839], manual_registers_r[646:628], manual_registers_r[647:583], manual_registers[451:432], manual_registers[451] };
  assign { manual_registers_r[1033:969], manual_registers_r[884:839], manual_registers_r[775], manual_registers_r[755:711], manual_registers_r[647:583], manual_registers_r[563:322], manual_registers_r[212:194], manual_registers_r[130:66], manual_registers_r[20:0] } = _0_;
  assign manual_registers[884:839] = { 1'h0, left[44:0] } + { 45'h000000000000, right };
  assign manual_registers[451:432] = { 1'h0, manual_registers_r[646:628] } + { 19'h00000, manual_registers_r[517] };
  assign \22105.read_pipe  = { manual_registers_r[1033:969], 84'h000000000000000000000, manual_registers_r[884:839], 63'h0000000000000000, manual_registers_r[775], 19'h00000, manual_registers_r[755:711], 63'h0000000000000000, manual_registers_r[647:583], 19'h00000, manual_registers_r[563:517] };
  assign { manual_registers[1033:885], manual_registers[838:452], manual_registers[431:0] } = { left, right, 147'h0000000000000000000000000000000000000, right, 19'h00000, left[44:0], 63'h0000000000000000, right, left, 19'h00000, manual_registers[884:839], manual_registers[884], manual_registers_r[1033:969], manual_registers_r[883:839], manual_registers[451:432], manual_registers_r[883:839], 109'h0000000000000000000000000000, manual_registers_r[646:628], 63'h0000000000000000, manual_registers_r[647:583], 45'h000000000000, manual_registers[451:432], manual_registers[451] };
  assign { manual_registers_r[968:885], manual_registers_r[838:776], manual_registers_r[774:756], manual_registers_r[710:648], manual_registers_r[582:564], manual_registers_r[321:213], manual_registers_r[193:131], manual_registers_r[65:21] } = 465'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:432], manual_registers_r[883:839] };
endmodule

module bin_op_plus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [579:0] \21694.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \21694.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_0993d27d(clk, left, right, return_output);
  wire [579:0] \22040.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [1094:0] _0_;
  always @(posedge clk)
    _0_ <= { left, right, manual_registers[966:902], right, left, right, left, manual_registers[966:902], manual_registers[966], manual_registers_r[1159:1032], manual_registers_r[966:902], manual_registers_r[966:580] };
  assign { manual_registers_r[1159:1032], manual_registers_r[966:0] } = _0_;
  assign manual_registers[966:902] = { 1'h0, left } + { 1'h0, right };
  assign \22040.read_pipe  = { manual_registers_r[1159:1032], 65'h00000000000000000, manual_registers_r[966:580] };
  assign { manual_registers[1159:967], manual_registers[901:0] } = { left, right, 65'h00000000000000000, right, left, right, left, manual_registers[966:902], manual_registers[966], manual_registers_r[1159:1032], manual_registers_r[966:902], manual_registers_r[966:580] };
  assign manual_registers_r[1031:967] = 65'h00000000000000000;
  assign return_output = manual_registers_r[966:902];
endmodule

module bin_op_plus_uint64_t_uint64_t_1clk_ee8cd5fb(clk, left, right, return_output);
  wire [21:0] _0_;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 365" *)
  wire [579:0] \22209.read_pipe ;
  input clk;
  wire clk;
  input [63:0] left;
  wire [63:0] left;
  wire [1159:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 945" *)
  wire [1159:0] manual_registers_r;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  reg [881:0] _1_;
  always @(posedge clk)
    _1_ <= { left, right, manual_registers[945:902], right[42:0], left[42:0], right, left, manual_registers[945:902], manual_registers[945], manual_registers_r[1159:1032], manual_registers[451:430], manual_registers_r[944:902], manual_registers[451:430], manual_registers_r[944:902], manual_registers_r[773:753], manual_registers_r[709:689], manual_registers_r[773:646], manual_registers[451:430], manual_registers[451] };
  assign { manual_registers_r[1159:1032], manual_registers_r[945:902], manual_registers_r[880:838], manual_registers_r[816:646], manual_registers_r[624:322], manual_registers_r[278:258], manual_registers_r[214:66], manual_registers_r[22:0] } = _1_;
  assign manual_registers[945:902] = { 1'h0, left[42:0] } + { 1'h0, right[42:0] };
  assign _0_ = { 1'h0, manual_registers_r[709:689] } + { 1'h0, manual_registers_r[773:753] };
  assign manual_registers[451:430] = _0_ + { 21'h000000, manual_registers_r[580] };
  assign \22209.read_pipe  = { manual_registers_r[1159:1032], 86'h0000000000000000000000, manual_registers_r[945:902], 21'h000000, manual_registers_r[880:838], 21'h000000, manual_registers_r[816:646], 21'h000000, manual_registers_r[624:580] };
  assign { manual_registers[1159:946], manual_registers[901:452], manual_registers[429:0] } = { left, right, 107'h000000000000000000000000000, right[42:0], 21'h000000, left[42:0], right, left, 21'h000000, manual_registers[945:902], manual_registers[945], manual_registers_r[1159:1032], manual_registers_r[944:902], manual_registers[451:430], manual_registers_r[944:902], 43'h00000000000, manual_registers_r[773:753], 43'h00000000000, manual_registers_r[709:689], manual_registers_r[773:646], 43'h00000000000, manual_registers[451:430], manual_registers[451] };
  assign { manual_registers_r[1031:946], manual_registers_r[901:881], manual_registers_r[837:817], manual_registers_r[645:625], manual_registers_r[321:279], manual_registers_r[257:215], manual_registers_r[65:23] } = 278'h0000000000000000000000000000000000000000000000000000000000000000000000;
  assign return_output = { manual_registers[451:430], manual_registers_r[944:902] };
endmodule

module bin_op_xor_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [159:0] \26126.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = left ^ right;
  assign \26126.read_pipe  = { left, right, 96'hxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \21236.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left ^ right;
  assign \21236.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bytes_to_u320_t_0clk_4bbc8984(bytes, \return_output.limbs );
  input [319:0] bytes;
  wire [319:0] bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839 (
    .bytes(bytes[319:256]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839 (
    .bytes(bytes[255:192]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839 (
    .bytes(bytes[191:128]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839 (
    .bytes(bytes[127:64]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839 (
    .bytes(bytes[63:0]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output)
  );
  assign for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes = bytes[319:256];
  assign for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes = bytes[255:192];
  assign for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes = bytes[191:128];
  assign for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes = bytes[127:64];
  assign for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_bytes = bytes[63:0];
  assign \return_output.limbs  = { for_u320_t_bytes_t_h_l44_c1_549c_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output, for_u320_t_bytes_t_h_l44_c1_549c_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output, for_u320_t_bytes_t_h_l44_c1_549c_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output, for_u320_t_bytes_t_h_l44_c1_549c_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output, for_u320_t_bytes_t_h_l44_c1_549c_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0839_return_output };
endmodule

module bytes_to_uint320_0clk_b3848d7a(src, \return_output.limbs );
  wire [319:0] bytes_to_u320_t_poly1305_h_l76_c12_642c_bytes;
  wire [319:0] bytes_to_u320_t_poly1305_h_l76_c12_642c_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  input [319:0] src;
  wire [319:0] src;
  bytes_to_u320_t_0clk_4bbc8984 bytes_to_u320_t_poly1305_h_l76_c12_642c (
    .bytes(src),
    .\return_output.limbs (\return_output.limbs )
  );
  assign bytes_to_u320_t_poly1305_h_l76_c12_642c_bytes = src;
  assign bytes_to_u320_t_poly1305_h_l76_c12_642c_return_output = \return_output.limbs ;
endmodule

module bytes_to_uint64_t_0clk_36723c85(bytes, return_output);
  input [63:0] bytes;
  wire [63:0] bytes;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = { bytes[7:0], bytes[15:8], bytes[23:16], bytes[31:24], bytes[39:32], bytes[47:40], bytes[55:48], bytes[63:56] };
endmodule

module chacha20_block_30clk_e6e1d2ce(clk, \state.state , \return_output.state );
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_86ee_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_86ee_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_31b4_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_31b4_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_4a30_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_4a30_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_c2ca_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_c2ca_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_0ccc_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_0ccc_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_308c_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_308c_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_6d7a_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_6d7a_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e56d_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e56d_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_cda5_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_cda5_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_029c_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_029c_state0;
  input clk;
  wire clk;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_return_output;
  reg [31:0] for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state.state ;
  wire [511:0] \state.state ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [511:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [479:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [447:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [415:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [383:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [351:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [319:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [287:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [255:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [223:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [191:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [159:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [127:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [95:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [63:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= \state.state [31:0];
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right <= comb_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l73_c28_86ee (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l74_c28_31b4_state0),
    .\state0.state (\state.state )
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l74_c28_31b4 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l75_c28_4a30_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l74_c28_31b4_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l75_c28_4a30 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l76_c28_c2ca_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l75_c28_4a30_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l76_c28_c2ca (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l77_c28_0ccc_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l76_c28_c2ca_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l77_c28_0ccc (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l78_c28_308c_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l77_c28_0ccc_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l78_c28_308c (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l79_c28_6d7a_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l78_c28_308c_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l79_c28_6d7a (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l80_c28_e56d_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l79_c28_6d7a_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l80_c28_e56d (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l81_c28_cda5_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l80_c28_e56d_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l81_c28_cda5 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_029c_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l81_c28_cda5_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l82_c29_029c (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_029c_return_output),
    .\state0.state (chacha20_block_step_chacha20_h_l82_c29_029c_state0)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[511:480]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[191:160]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[159:128]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[127:96]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[95:64]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[63:32]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[31:0]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[479:448]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[447:416]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[415:384]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[383:352]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[351:320]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[319:288]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[287:256]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[255:224]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8 (
    .left(chacha20_block_step_chacha20_h_l82_c29_029c_return_output[223:192]),
    .return_output(for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_return_output),
    .right(for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right)
  );
  assign chacha20_block_step_chacha20_h_l73_c28_86ee_return_output = chacha20_block_step_chacha20_h_l74_c28_31b4_state0;
  assign chacha20_block_step_chacha20_h_l73_c28_86ee_state0 = \state.state ;
  assign chacha20_block_step_chacha20_h_l74_c28_31b4_return_output = chacha20_block_step_chacha20_h_l75_c28_4a30_state0;
  assign chacha20_block_step_chacha20_h_l75_c28_4a30_return_output = chacha20_block_step_chacha20_h_l76_c28_c2ca_state0;
  assign chacha20_block_step_chacha20_h_l76_c28_c2ca_return_output = chacha20_block_step_chacha20_h_l77_c28_0ccc_state0;
  assign chacha20_block_step_chacha20_h_l77_c28_0ccc_return_output = chacha20_block_step_chacha20_h_l78_c28_308c_state0;
  assign chacha20_block_step_chacha20_h_l78_c28_308c_return_output = chacha20_block_step_chacha20_h_l79_c28_6d7a_state0;
  assign chacha20_block_step_chacha20_h_l79_c28_6d7a_return_output = chacha20_block_step_chacha20_h_l80_c28_e56d_state0;
  assign chacha20_block_step_chacha20_h_l80_c28_e56d_return_output = chacha20_block_step_chacha20_h_l81_c28_cda5_state0;
  assign chacha20_block_step_chacha20_h_l81_c28_cda5_return_output = chacha20_block_step_chacha20_h_l82_c29_029c_state0;
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [511:480];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [191:160];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [159:128];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [127:96];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [95:64];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [63:32];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [31:0];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [479:448];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [447:416];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [415:384];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [383:352];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [351:320];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [319:288];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [287:256];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [255:224];
  assign comb_stage0_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = \state.state [223:192];
  assign for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[511:480];
  assign for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[191:160];
  assign for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[159:128];
  assign for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[127:96];
  assign for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[95:64];
  assign for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[63:32];
  assign for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[31:0];
  assign for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[479:448];
  assign for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[447:416];
  assign for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[415:384];
  assign for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[383:352];
  assign for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[351:320];
  assign for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[319:288];
  assign for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[287:256];
  assign for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[255:224];
  assign for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_left = chacha20_block_step_chacha20_h_l82_c29_029c_return_output[223:192];
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage0_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage11_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage12_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage13_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage14_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage15_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage16_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage17_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage18_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage19_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage1_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage20_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage21_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage22_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage23_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage24_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage25_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage26_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage27_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage28_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage29_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage2_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage3_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage4_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage5_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage6_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage7_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage8_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign reg_stage9_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right = comb_stage10_for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_right;
  assign \return_output.state  = { for_chacha20_h_l86_c5_a507_iter_0_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_1_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_2_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_3_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_4_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_5_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_6_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_7_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_8_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_9_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_10_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_11_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_12_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_13_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_14_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0], for_chacha20_h_l86_c5_a507_iter_15_bin_op_plus_chacha20_h_l88_c27_98d8_return_output[31:0] };
endmodule

module chacha20_block_step_3clk_8bb6be71(clk, \state0.state , \return_output.state );
  input clk;
  wire clk;
  wire [1023:0] io_registers;
  reg [1023:0] io_registers_r = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [3:0] quarter_round_chacha20_h_l55_c29_8a62_a;
  wire [3:0] quarter_round_chacha20_h_l55_c29_8a62_b;
  wire [3:0] quarter_round_chacha20_h_l55_c29_8a62_c;
  wire [3:0] quarter_round_chacha20_h_l55_c29_8a62_d;
  wire [511:0] quarter_round_chacha20_h_l55_c29_8a62_return_output;
  wire [511:0] quarter_round_chacha20_h_l55_c29_8a62_s;
  wire [3:0] quarter_round_chacha20_h_l56_c29_b3b8_a;
  wire [3:0] quarter_round_chacha20_h_l56_c29_b3b8_b;
  wire [3:0] quarter_round_chacha20_h_l56_c29_b3b8_c;
  wire [3:0] quarter_round_chacha20_h_l56_c29_b3b8_d;
  wire [511:0] quarter_round_chacha20_h_l56_c29_b3b8_return_output;
  wire [511:0] quarter_round_chacha20_h_l56_c29_b3b8_s;
  wire [3:0] quarter_round_chacha20_h_l57_c29_24f2_a;
  wire [3:0] quarter_round_chacha20_h_l57_c29_24f2_b;
  wire [3:0] quarter_round_chacha20_h_l57_c29_24f2_c;
  wire [3:0] quarter_round_chacha20_h_l57_c29_24f2_d;
  wire [511:0] quarter_round_chacha20_h_l57_c29_24f2_return_output;
  wire [511:0] quarter_round_chacha20_h_l57_c29_24f2_s;
  wire [3:0] quarter_round_chacha20_h_l58_c29_5052_a;
  wire [3:0] quarter_round_chacha20_h_l58_c29_5052_b;
  wire [3:0] quarter_round_chacha20_h_l58_c29_5052_c;
  wire [3:0] quarter_round_chacha20_h_l58_c29_5052_d;
  wire [511:0] quarter_round_chacha20_h_l58_c29_5052_return_output;
  wire [511:0] quarter_round_chacha20_h_l58_c29_5052_s;
  wire [3:0] quarter_round_chacha20_h_l59_c29_164f_a;
  wire [3:0] quarter_round_chacha20_h_l59_c29_164f_b;
  wire [3:0] quarter_round_chacha20_h_l59_c29_164f_c;
  wire [3:0] quarter_round_chacha20_h_l59_c29_164f_d;
  wire [511:0] quarter_round_chacha20_h_l59_c29_164f_return_output;
  wire [511:0] quarter_round_chacha20_h_l59_c29_164f_s;
  wire [3:0] quarter_round_chacha20_h_l60_c29_ca9e_a;
  wire [3:0] quarter_round_chacha20_h_l60_c29_ca9e_b;
  wire [3:0] quarter_round_chacha20_h_l60_c29_ca9e_c;
  wire [3:0] quarter_round_chacha20_h_l60_c29_ca9e_d;
  wire [511:0] quarter_round_chacha20_h_l60_c29_ca9e_return_output;
  wire [511:0] quarter_round_chacha20_h_l60_c29_ca9e_s;
  wire [3:0] quarter_round_chacha20_h_l61_c29_a15c_a;
  wire [3:0] quarter_round_chacha20_h_l61_c29_a15c_b;
  wire [3:0] quarter_round_chacha20_h_l61_c29_a15c_c;
  wire [3:0] quarter_round_chacha20_h_l61_c29_a15c_d;
  wire [511:0] quarter_round_chacha20_h_l61_c29_a15c_return_output;
  wire [511:0] quarter_round_chacha20_h_l61_c29_a15c_s;
  wire [3:0] quarter_round_chacha20_h_l62_c29_8280_a;
  wire [3:0] quarter_round_chacha20_h_l62_c29_8280_b;
  wire [3:0] quarter_round_chacha20_h_l62_c29_8280_c;
  wire [3:0] quarter_round_chacha20_h_l62_c29_8280_d;
  wire [511:0] quarter_round_chacha20_h_l62_c29_8280_return_output;
  wire [511:0] quarter_round_chacha20_h_l62_c29_8280_s;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state0.state ;
  wire [511:0] \state0.state ;
  always @(posedge clk)
    io_registers_r <= { quarter_round_chacha20_h_l62_c29_8280_return_output, \state0.state  };
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l55_c29_8a62 (
    .a(4'h0),
    .b(4'h4),
    .c(4'h8),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l56_c29_b3b8_s),
    .\s.state (io_registers_r[511:0])
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l56_c29_b3b8 (
    .a(4'h1),
    .b(4'h5),
    .c(4'h9),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l57_c29_24f2_s),
    .\s.state (quarter_round_chacha20_h_l56_c29_b3b8_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l57_c29_24f2 (
    .a(4'h2),
    .b(4'h6),
    .c(4'ha),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l58_c29_5052_s),
    .\s.state (quarter_round_chacha20_h_l57_c29_24f2_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l58_c29_5052 (
    .a(4'h3),
    .b(4'h7),
    .c(4'hb),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l59_c29_164f_s),
    .\s.state (quarter_round_chacha20_h_l58_c29_5052_s)
  );
  quarter_round_1clk_76f45219 quarter_round_chacha20_h_l59_c29_164f (
    .a(4'h0),
    .b(4'h5),
    .c(4'ha),
    .clk(clk),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l60_c29_ca9e_s),
    .\s.state (quarter_round_chacha20_h_l59_c29_164f_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l60_c29_ca9e (
    .a(4'h1),
    .b(4'h6),
    .c(4'hb),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l61_c29_a15c_s),
    .\s.state (quarter_round_chacha20_h_l60_c29_ca9e_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l61_c29_a15c (
    .a(4'h2),
    .b(4'h7),
    .c(4'h8),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_8280_s),
    .\s.state (quarter_round_chacha20_h_l61_c29_a15c_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l62_c29_8280 (
    .a(4'h3),
    .b(4'h4),
    .c(4'h9),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_8280_return_output),
    .\s.state (quarter_round_chacha20_h_l62_c29_8280_s)
  );
  assign io_registers = { quarter_round_chacha20_h_l62_c29_8280_return_output, \state0.state  };
  assign quarter_round_chacha20_h_l55_c29_8a62_a = 4'h0;
  assign quarter_round_chacha20_h_l55_c29_8a62_b = 4'h4;
  assign quarter_round_chacha20_h_l55_c29_8a62_c = 4'h8;
  assign quarter_round_chacha20_h_l55_c29_8a62_d = 4'hc;
  assign quarter_round_chacha20_h_l55_c29_8a62_return_output = quarter_round_chacha20_h_l56_c29_b3b8_s;
  assign quarter_round_chacha20_h_l55_c29_8a62_s = io_registers_r[511:0];
  assign quarter_round_chacha20_h_l56_c29_b3b8_a = 4'h1;
  assign quarter_round_chacha20_h_l56_c29_b3b8_b = 4'h5;
  assign quarter_round_chacha20_h_l56_c29_b3b8_c = 4'h9;
  assign quarter_round_chacha20_h_l56_c29_b3b8_d = 4'hd;
  assign quarter_round_chacha20_h_l56_c29_b3b8_return_output = quarter_round_chacha20_h_l57_c29_24f2_s;
  assign quarter_round_chacha20_h_l57_c29_24f2_a = 4'h2;
  assign quarter_round_chacha20_h_l57_c29_24f2_b = 4'h6;
  assign quarter_round_chacha20_h_l57_c29_24f2_c = 4'ha;
  assign quarter_round_chacha20_h_l57_c29_24f2_d = 4'he;
  assign quarter_round_chacha20_h_l57_c29_24f2_return_output = quarter_round_chacha20_h_l58_c29_5052_s;
  assign quarter_round_chacha20_h_l58_c29_5052_a = 4'h3;
  assign quarter_round_chacha20_h_l58_c29_5052_b = 4'h7;
  assign quarter_round_chacha20_h_l58_c29_5052_c = 4'hb;
  assign quarter_round_chacha20_h_l58_c29_5052_d = 4'hf;
  assign quarter_round_chacha20_h_l58_c29_5052_return_output = quarter_round_chacha20_h_l59_c29_164f_s;
  assign quarter_round_chacha20_h_l59_c29_164f_a = 4'h0;
  assign quarter_round_chacha20_h_l59_c29_164f_b = 4'h5;
  assign quarter_round_chacha20_h_l59_c29_164f_c = 4'ha;
  assign quarter_round_chacha20_h_l59_c29_164f_d = 4'hf;
  assign quarter_round_chacha20_h_l59_c29_164f_return_output = quarter_round_chacha20_h_l60_c29_ca9e_s;
  assign quarter_round_chacha20_h_l60_c29_ca9e_a = 4'h1;
  assign quarter_round_chacha20_h_l60_c29_ca9e_b = 4'h6;
  assign quarter_round_chacha20_h_l60_c29_ca9e_c = 4'hb;
  assign quarter_round_chacha20_h_l60_c29_ca9e_d = 4'hc;
  assign quarter_round_chacha20_h_l60_c29_ca9e_return_output = quarter_round_chacha20_h_l61_c29_a15c_s;
  assign quarter_round_chacha20_h_l61_c29_a15c_a = 4'h2;
  assign quarter_round_chacha20_h_l61_c29_a15c_b = 4'h7;
  assign quarter_round_chacha20_h_l61_c29_a15c_c = 4'h8;
  assign quarter_round_chacha20_h_l61_c29_a15c_d = 4'hd;
  assign quarter_round_chacha20_h_l61_c29_a15c_return_output = quarter_round_chacha20_h_l62_c29_8280_s;
  assign quarter_round_chacha20_h_l62_c29_8280_a = 4'h3;
  assign quarter_round_chacha20_h_l62_c29_8280_b = 4'h4;
  assign quarter_round_chacha20_h_l62_c29_8280_c = 4'h9;
  assign quarter_round_chacha20_h_l62_c29_8280_d = 4'he;
  assign \return_output.state  = io_registers_r[1023:512];
endmodule

module chacha20_decrypt_0clk_0a498d4a(clk, clock_enable, \global_to_module.chacha20_decrypt_key , \global_to_module.chacha20_decrypt_nonce , \global_to_module.chacha20_decrypt_axis_in , \global_to_module.chacha20_decrypt_poly_key_ready , \global_to_module.chacha20_decrypt_axis_out_ready , \global_to_module.chacha20_decrypt_pipeline_in_ready , \global_to_module.chacha20_decrypt_pipeline_out , \module_to_global.chacha20_decrypt_axis_in_ready , \module_to_global.chacha20_decrypt_poly_key , \module_to_global.chacha20_decrypt_axis_out , \module_to_global.chacha20_decrypt_pipeline_in , \module_to_global.chacha20_decrypt_pipeline_out_ready );
  wire [145:0] chacha20_fsm_chacha20_c_l35_c28_ad66_axis_in;
  wire chacha20_fsm_chacha20_c_l35_c28_ad66_clock_enable;
  wire [577:0] chacha20_fsm_chacha20_c_l35_c28_ad66_from_pipeline;
  wire [255:0] chacha20_fsm_chacha20_c_l35_c28_ad66_key;
  wire [95:0] chacha20_fsm_chacha20_c_l35_c28_ad66_nonce;
  wire chacha20_fsm_chacha20_c_l35_c28_ad66_ready_for_axis_out;
  wire chacha20_fsm_chacha20_c_l35_c28_ad66_ready_for_poly_key_out;
  wire [1366:0] chacha20_fsm_chacha20_c_l35_c28_ad66_return_output;
  wire chacha20_fsm_chacha20_c_l35_c28_ad66_to_pipeline_ready;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.chacha20_decrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20_decrypt_axis_in ;
  input \global_to_module.chacha20_decrypt_axis_out_ready ;
  wire \global_to_module.chacha20_decrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20_decrypt_key ;
  wire [255:0] \global_to_module.chacha20_decrypt_key ;
  input [95:0] \global_to_module.chacha20_decrypt_nonce ;
  wire [95:0] \global_to_module.chacha20_decrypt_nonce ;
  input \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  wire \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  input [577:0] \global_to_module.chacha20_decrypt_pipeline_out ;
  wire [577:0] \global_to_module.chacha20_decrypt_pipeline_out ;
  input \global_to_module.chacha20_decrypt_poly_key_ready ;
  wire \global_to_module.chacha20_decrypt_poly_key_ready ;
  output \module_to_global.chacha20_decrypt_axis_in_ready ;
  wire \module_to_global.chacha20_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20_decrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20_decrypt_axis_out ;
  output [961:0] \module_to_global.chacha20_decrypt_pipeline_in ;
  wire [961:0] \module_to_global.chacha20_decrypt_pipeline_in ;
  output \module_to_global.chacha20_decrypt_pipeline_out_ready ;
  wire \module_to_global.chacha20_decrypt_pipeline_out_ready ;
  output [256:0] \module_to_global.chacha20_decrypt_poly_key ;
  wire [256:0] \module_to_global.chacha20_decrypt_poly_key ;
  assign \module_to_global.chacha20_decrypt_axis_in_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[0] : 1'h0;
  assign \module_to_global.chacha20_decrypt_poly_key  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[257:1] : 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_axis_out  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[403:258] : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_in  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[1365:404] : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_out_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[1366] : 1'h0;
  chacha20_fsm_0clk_e0a0bc03 chacha20_fsm_chacha20_c_l35_c28_ad66 (
    .\axis_in.data (\global_to_module.chacha20_decrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.chacha20_decrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .\from_pipeline.data (\global_to_module.chacha20_decrypt_pipeline_out [576:0]),
    .\from_pipeline.valid (\global_to_module.chacha20_decrypt_pipeline_out [577]),
    .key(\global_to_module.chacha20_decrypt_key ),
    .nonce(\global_to_module.chacha20_decrypt_nonce ),
    .ready_for_axis_out(\global_to_module.chacha20_decrypt_axis_out_ready ),
    .ready_for_poly_key_out(\global_to_module.chacha20_decrypt_poly_key_ready ),
    .\return_output.axis (chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[403:258]),
    .\return_output.poly_key (chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[257:1]),
    .\return_output.ready_for_axis_in (chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[0]),
    .\return_output.ready_for_from_pipeline (chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[1366]),
    .\return_output.to_pipeline (chacha20_fsm_chacha20_c_l35_c28_ad66_return_output[1365:404]),
    .to_pipeline_ready(\global_to_module.chacha20_decrypt_pipeline_in_ready )
  );
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_axis_in = \global_to_module.chacha20_decrypt_axis_in ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_clock_enable = clock_enable;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_from_pipeline = \global_to_module.chacha20_decrypt_pipeline_out ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_key = \global_to_module.chacha20_decrypt_key ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_nonce = \global_to_module.chacha20_decrypt_nonce ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_ready_for_axis_out = \global_to_module.chacha20_decrypt_axis_out_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_ready_for_poly_key_out = \global_to_module.chacha20_decrypt_poly_key_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_ad66_to_pipeline_ready = \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  assign clk_en_internal = clock_enable;
endmodule

module chacha20_encrypt_0clk_0a498d4a(clk, clock_enable, \global_to_module.chacha20_encrypt_key , \global_to_module.chacha20_encrypt_nonce , \global_to_module.chacha20_encrypt_axis_in , \global_to_module.chacha20_encrypt_poly_key_ready , \global_to_module.chacha20_encrypt_axis_out_ready , \global_to_module.chacha20_encrypt_pipeline_in_ready , \global_to_module.chacha20_encrypt_pipeline_out , \module_to_global.chacha20_encrypt_axis_in_ready , \module_to_global.chacha20_encrypt_poly_key , \module_to_global.chacha20_encrypt_axis_out , \module_to_global.chacha20_encrypt_pipeline_in , \module_to_global.chacha20_encrypt_pipeline_out_ready );
  wire [145:0] chacha20_fsm_chacha20_c_l35_c28_d60a_axis_in;
  wire chacha20_fsm_chacha20_c_l35_c28_d60a_clock_enable;
  wire [577:0] chacha20_fsm_chacha20_c_l35_c28_d60a_from_pipeline;
  wire [255:0] chacha20_fsm_chacha20_c_l35_c28_d60a_key;
  wire [95:0] chacha20_fsm_chacha20_c_l35_c28_d60a_nonce;
  wire chacha20_fsm_chacha20_c_l35_c28_d60a_ready_for_axis_out;
  wire chacha20_fsm_chacha20_c_l35_c28_d60a_ready_for_poly_key_out;
  wire [1366:0] chacha20_fsm_chacha20_c_l35_c28_d60a_return_output;
  wire chacha20_fsm_chacha20_c_l35_c28_d60a_to_pipeline_ready;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.chacha20_encrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20_encrypt_axis_in ;
  input \global_to_module.chacha20_encrypt_axis_out_ready ;
  wire \global_to_module.chacha20_encrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20_encrypt_key ;
  wire [255:0] \global_to_module.chacha20_encrypt_key ;
  input [95:0] \global_to_module.chacha20_encrypt_nonce ;
  wire [95:0] \global_to_module.chacha20_encrypt_nonce ;
  input \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  wire \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  input [577:0] \global_to_module.chacha20_encrypt_pipeline_out ;
  wire [577:0] \global_to_module.chacha20_encrypt_pipeline_out ;
  input \global_to_module.chacha20_encrypt_poly_key_ready ;
  wire \global_to_module.chacha20_encrypt_poly_key_ready ;
  output \module_to_global.chacha20_encrypt_axis_in_ready ;
  wire \module_to_global.chacha20_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20_encrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20_encrypt_axis_out ;
  output [961:0] \module_to_global.chacha20_encrypt_pipeline_in ;
  wire [961:0] \module_to_global.chacha20_encrypt_pipeline_in ;
  output \module_to_global.chacha20_encrypt_pipeline_out_ready ;
  wire \module_to_global.chacha20_encrypt_pipeline_out_ready ;
  output [256:0] \module_to_global.chacha20_encrypt_poly_key ;
  wire [256:0] \module_to_global.chacha20_encrypt_poly_key ;
  assign \module_to_global.chacha20_encrypt_axis_in_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[0] : 1'h0;
  assign \module_to_global.chacha20_encrypt_poly_key  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[257:1] : 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_axis_out  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[403:258] : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_in  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[1365:404] : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_out_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[1366] : 1'h0;
  chacha20_fsm_0clk_e0a0bc03 chacha20_fsm_chacha20_c_l35_c28_d60a (
    .\axis_in.data (\global_to_module.chacha20_encrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.chacha20_encrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .\from_pipeline.data (\global_to_module.chacha20_encrypt_pipeline_out [576:0]),
    .\from_pipeline.valid (\global_to_module.chacha20_encrypt_pipeline_out [577]),
    .key(\global_to_module.chacha20_encrypt_key ),
    .nonce(\global_to_module.chacha20_encrypt_nonce ),
    .ready_for_axis_out(\global_to_module.chacha20_encrypt_axis_out_ready ),
    .ready_for_poly_key_out(\global_to_module.chacha20_encrypt_poly_key_ready ),
    .\return_output.axis (chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[403:258]),
    .\return_output.poly_key (chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[257:1]),
    .\return_output.ready_for_axis_in (chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[0]),
    .\return_output.ready_for_from_pipeline (chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[1366]),
    .\return_output.to_pipeline (chacha20_fsm_chacha20_c_l35_c28_d60a_return_output[1365:404]),
    .to_pipeline_ready(\global_to_module.chacha20_encrypt_pipeline_in_ready )
  );
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_axis_in = \global_to_module.chacha20_encrypt_axis_in ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_clock_enable = clock_enable;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_from_pipeline = \global_to_module.chacha20_encrypt_pipeline_out ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_key = \global_to_module.chacha20_encrypt_key ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_nonce = \global_to_module.chacha20_encrypt_nonce ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_ready_for_axis_out = \global_to_module.chacha20_encrypt_axis_out_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_ready_for_poly_key_out = \global_to_module.chacha20_encrypt_poly_key_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_d60a_to_pipeline_ready = \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  assign clk_en_internal = clock_enable;
endmodule

module chacha20_fsm_0clk_e0a0bc03(clk, clock_enable, key, nonce, \axis_in.data , \axis_in.valid , ready_for_poly_key_out, ready_for_axis_out, to_pipeline_ready, \from_pipeline.data , \from_pipeline.valid , \return_output.ready_for_axis_in , \return_output.poly_key , \return_output.axis , \return_output.to_pipeline , \return_output.ready_for_from_pipeline );
  wire _0_;
  wire [31:0] _1_;
  wire _2_;
  wire [145:0] axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in;
  wire axis128_to_axis512_chacha20_h_l291_c38_9441_axis_out_ready;
  wire axis128_to_axis512_chacha20_h_l291_c38_9441_clock_enable;
  wire [578:0] axis128_to_axis512_chacha20_h_l291_c38_9441_return_output;
  wire [577:0] axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in;
  wire axis512_to_axis128_chacha20_h_l366_c39_5877_axis_out_ready;
  wire axis512_to_axis128_chacha20_h_l366_c39_5877_clock_enable;
  wire [146:0] axis512_to_axis128_chacha20_h_l366_c39_5877_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_chacha20_h_l319_c8_98c7_left;
  wire bin_op_and_chacha20_h_l319_c8_98c7_return_output;
  wire bin_op_and_chacha20_h_l319_c8_98c7_right;
  wire bin_op_and_chacha20_h_l350_c8_3ff0_left;
  wire bin_op_and_chacha20_h_l350_c8_3ff0_return_output;
  wire bin_op_and_chacha20_h_l350_c8_3ff0_right;
  wire bin_op_and_chacha20_h_l357_c8_67f9_left;
  wire bin_op_and_chacha20_h_l357_c8_67f9_return_output;
  wire bin_op_and_chacha20_h_l357_c8_67f9_right;
  reg bin_op_eq_chacha20_h_l286_c6_890c_left = 1'h0;
  wire bin_op_eq_chacha20_h_l286_c6_890c_return_output;
  wire bin_op_eq_chacha20_h_l286_c6_890c_right;
  wire bin_op_eq_chacha20_h_l296_c6_bafc_left;
  wire bin_op_eq_chacha20_h_l296_c6_bafc_return_output;
  wire bin_op_eq_chacha20_h_l296_c6_bafc_right;
  wire bin_op_eq_chacha20_h_l300_c6_be5d_left;
  wire bin_op_eq_chacha20_h_l300_c6_be5d_return_output;
  wire bin_op_eq_chacha20_h_l300_c6_be5d_right;
  reg bin_op_eq_chacha20_h_l340_c6_8561_left = 1'h0;
  wire bin_op_eq_chacha20_h_l340_c6_8561_return_output;
  wire bin_op_eq_chacha20_h_l340_c6_8561_right;
  wire bin_op_or_chacha20_h_l302_c8_bc6b_left;
  wire bin_op_or_chacha20_h_l302_c8_bc6b_return_output;
  wire bin_op_or_chacha20_h_l302_c8_bc6b_right;
  reg [31:0] bin_op_plus_chacha20_h_l310_c9_b63a_left = 32'd0;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l310_c9_b63a_return_output;
  wire bin_op_plus_chacha20_h_l310_c9_b63a_right;
  wire [31:0] bin_op_plus_chacha20_h_l320_c7_cec8_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l320_c7_cec8_return_output;
  wire bin_op_plus_chacha20_h_l320_c7_cec8_right;
  wire [31:0] block_count;
  wire block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_dc0a_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_dc0a_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_dc0a_return_output;
  wire block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_d7e9_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_d7e9_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_d7e9_return_output;
  wire block_count_mux_chacha20_h_l309_c7_6c32_cond;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6c32_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6c32_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6c32_return_output;
  wire block_count_mux_chacha20_h_l319_c5_1b54_cond;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_1b54_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_1b54_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_1b54_return_output;
  wire block_count_mux_chacha20_h_l322_c7_fd86_cond;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_fd86_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_fd86_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_fd86_return_output;
  wire block_in_ready_mux_chacha20_h_l300_c3_dc0a_cond;
  wire block_in_ready_mux_chacha20_h_l300_c3_dc0a_iffalse;
  wire block_in_ready_mux_chacha20_h_l300_c3_dc0a_iftrue;
  wire block_in_ready_mux_chacha20_h_l300_c3_dc0a_return_output;
  wire block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_iffalse;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_iftrue;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_cond;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_iffalse;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_iftrue;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_return_output;
  wire [1:0] feedback_vars;
  input [576:0] \from_pipeline.data ;
  wire [576:0] \from_pipeline.data ;
  input \from_pipeline.valid ;
  wire \from_pipeline.valid ;
  wire input_side_state;
  wire input_side_state_mux_chacha20_h_l300_c3_dc0a_cond;
  wire input_side_state_mux_chacha20_h_l300_c3_dc0a_iffalse;
  wire input_side_state_mux_chacha20_h_l300_c3_dc0a_iftrue;
  wire input_side_state_mux_chacha20_h_l300_c3_dc0a_return_output;
  wire input_side_state_mux_chacha20_h_l302_c5_d7e9_cond;
  wire input_side_state_mux_chacha20_h_l302_c5_d7e9_iffalse;
  wire input_side_state_mux_chacha20_h_l302_c5_d7e9_iftrue;
  wire input_side_state_mux_chacha20_h_l302_c5_d7e9_return_output;
  wire input_side_state_mux_chacha20_h_l309_c7_6c32_cond;
  wire input_side_state_mux_chacha20_h_l309_c7_6c32_iffalse;
  wire input_side_state_mux_chacha20_h_l309_c7_6c32_iftrue;
  wire input_side_state_mux_chacha20_h_l309_c7_6c32_return_output;
  wire input_side_state_mux_chacha20_h_l319_c5_1b54_cond;
  wire input_side_state_mux_chacha20_h_l319_c5_1b54_iffalse;
  wire input_side_state_mux_chacha20_h_l319_c5_1b54_iftrue;
  wire input_side_state_mux_chacha20_h_l319_c5_1b54_return_output;
  wire input_side_state_mux_chacha20_h_l322_c7_fd86_cond;
  wire input_side_state_mux_chacha20_h_l322_c7_fd86_iffalse;
  wire input_side_state_mux_chacha20_h_l322_c7_fd86_iftrue;
  wire input_side_state_mux_chacha20_h_l322_c7_fd86_return_output;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  wire o_poly_key_mux_chacha20_h_l340_c3_eacf_cond;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_eacf_iffalse;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_eacf_iftrue;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_eacf_return_output;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_cond;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iffalse;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iftrue;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_return_output;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_cond;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_iffalse;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_iftrue;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_return_output;
  wire o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_cond;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iftrue;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_return_output;
  wire o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_cond;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_iffalse;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_iftrue;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_return_output;
  wire o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_cond;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_iffalse;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_iftrue;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_return_output;
  wire output_side_state;
  wire output_side_state_mux_chacha20_h_l340_c3_eacf_cond;
  wire output_side_state_mux_chacha20_h_l340_c3_eacf_iffalse;
  wire output_side_state_mux_chacha20_h_l340_c3_eacf_iftrue;
  wire output_side_state_mux_chacha20_h_l340_c3_eacf_return_output;
  wire output_side_state_mux_chacha20_h_l350_c5_f0a0_cond;
  wire output_side_state_mux_chacha20_h_l350_c5_f0a0_iffalse;
  wire output_side_state_mux_chacha20_h_l350_c5_f0a0_iftrue;
  wire output_side_state_mux_chacha20_h_l350_c5_f0a0_return_output;
  wire output_side_state_mux_chacha20_h_l357_c5_4c35_cond;
  wire output_side_state_mux_chacha20_h_l357_c5_4c35_iffalse;
  wire output_side_state_mux_chacha20_h_l357_c5_4c35_iftrue;
  wire output_side_state_mux_chacha20_h_l357_c5_4c35_return_output;
  wire output_side_state_mux_chacha20_h_l359_c7_7f9c_cond;
  wire output_side_state_mux_chacha20_h_l359_c7_7f9c_iffalse;
  wire output_side_state_mux_chacha20_h_l359_c7_7f9c_iftrue;
  wire output_side_state_mux_chacha20_h_l359_c7_7f9c_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  input ready_for_poly_key_out;
  wire ready_for_poly_key_out;
  wire [31:0] reg_comb_block_count;
  wire reg_comb_input_side_state;
  wire reg_comb_output_side_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output [256:0] \return_output.poly_key ;
  wire [256:0] \return_output.poly_key ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  output \return_output.ready_for_from_pipeline ;
  wire \return_output.ready_for_from_pipeline ;
  output [961:0] \return_output.to_pipeline ;
  wire [961:0] \return_output.to_pipeline ;
  input to_pipeline_ready;
  wire to_pipeline_ready;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l286_c6_890c_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_plus_chacha20_h_l310_c9_b63a_left <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l340_c6_8561_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_input_side_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_block_count : 32'hxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_output_side_state : 1'hx;
  axis128_to_axis512_0clk_c1f85885 axis128_to_axis512_chacha20_h_l291_c38_9441 (
    .\axis_in.data (axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in[144:0]),
    .\axis_in.valid (axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in[145]),
    .axis_out_ready(axis128_to_axis512_chacha20_h_l291_c38_9441_axis_out_ready),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iftrue),
    .\return_output.axis_out ({ bin_op_and_chacha20_h_l319_c8_98c7_left, block_count_mux_chacha20_h_l322_c7_fd86_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse[575:0] })
  );
  axis512_to_axis128_0clk_79a197f4 axis512_to_axis128_chacha20_h_l366_c39_5877 (
    .\axis_in.data (axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in[576:0]),
    .\axis_in.valid (axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in[577]),
    .axis_out_ready(ready_for_axis_out),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (bin_op_and_chacha20_h_l357_c8_67f9_right),
    .\return_output.axis_out (\return_output.axis )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l319_c8_98c7 (
    .left(bin_op_and_chacha20_h_l319_c8_98c7_left),
    .return_output(block_count_mux_chacha20_h_l319_c5_1b54_cond),
    .right(to_pipeline_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l350_c8_3ff0 (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l350_c5_f0a0_cond),
    .right(ready_for_poly_key_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l357_c8_67f9 (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_4c35_cond),
    .right(bin_op_and_chacha20_h_l357_c8_67f9_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l286_c6_890c (
    .left(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .return_output(dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l296_c6_bafc (
    .left(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .return_output(o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l300_c6_be5d (
    .left(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .return_output(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .right(1'h0)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l340_c6_8561 (
    .left(bin_op_eq_chacha20_h_l340_c6_8561_left),
    .return_output(block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_chacha20_h_l302_c8_bc6b (
    .left(\axis_in.valid ),
    .return_output(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .right(bin_op_and_chacha20_h_l319_c8_98c7_left)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l310_c9_b63a (
    .left(bin_op_plus_chacha20_h_l310_c9_b63a_left),
    .return_output(bin_op_plus_chacha20_h_l310_c9_b63a_return_output),
    .right(1'h1)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l320_c7_cec8 (
    .left(bin_op_plus_chacha20_h_l310_c9_b63a_left),
    .return_output(bin_op_plus_chacha20_h_l320_c7_cec8_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l300_c3_dc0a (
    .cond(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .iffalse(block_count_mux_chacha20_h_l300_c3_dc0a_iffalse),
    .iftrue(block_count_mux_chacha20_h_l300_c3_dc0a_iftrue),
    .return_output(reg_comb_block_count)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l302_c5_d7e9 (
    .cond(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_b63a_left),
    .iftrue(block_count_mux_chacha20_h_l302_c5_d7e9_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_dc0a_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l309_c7_6c32 (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_b63a_left),
    .iftrue(bin_op_plus_chacha20_h_l310_c9_b63a_return_output[31:0]),
    .return_output(block_count_mux_chacha20_h_l302_c5_d7e9_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l319_c5_1b54 (
    .cond(block_count_mux_chacha20_h_l319_c5_1b54_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_b63a_left),
    .iftrue(block_count_mux_chacha20_h_l319_c5_1b54_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_dc0a_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l322_c7_fd86 (
    .cond(block_count_mux_chacha20_h_l322_c7_fd86_cond),
    .iffalse(bin_op_plus_chacha20_h_l320_c7_cec8_return_output[31:0]),
    .iftrue(32'd0),
    .return_output(block_count_mux_chacha20_h_l319_c5_1b54_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 block_in_ready_mux_chacha20_h_l300_c3_dc0a (
    .cond(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .iffalse(to_pipeline_ready),
    .iftrue(1'h0),
    .return_output(axis128_to_axis512_chacha20_h_l291_c38_9441_axis_out_ready)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond),
    .\iffalse.data (\from_pipeline.data ),
    .\iffalse.valid (\from_pipeline.valid ),
    .\iftrue.data (577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in[576:0]),
    .\return_output.valid (axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in[577])
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee (
    .cond(dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_cond),
    .\iffalse.data (145'h0000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in[144:0]),
    .\return_output.valid (axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in[145])
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l300_c3_dc0a (
    .cond(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .iffalse(input_side_state_mux_chacha20_h_l300_c3_dc0a_iffalse),
    .iftrue(input_side_state_mux_chacha20_h_l300_c3_dc0a_iftrue),
    .return_output(reg_comb_input_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l302_c5_d7e9 (
    .cond(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .iftrue(input_side_state_mux_chacha20_h_l302_c5_d7e9_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_dc0a_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l309_c7_6c32 (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .iftrue(1'h1),
    .return_output(input_side_state_mux_chacha20_h_l302_c5_d7e9_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l319_c5_1b54 (
    .cond(block_count_mux_chacha20_h_l319_c5_1b54_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .iftrue(input_side_state_mux_chacha20_h_l319_c5_1b54_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_dc0a_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l322_c7_fd86 (
    .cond(block_count_mux_chacha20_h_l322_c7_fd86_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_890c_left),
    .iftrue(1'h0),
    .return_output(input_side_state_mux_chacha20_h_l319_c5_1b54_iftrue)
  );
  mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78 o_poly_key_mux_chacha20_h_l340_c3_eacf (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond),
    .\iffalse.data (256'h0000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] }),
    .\iftrue.valid (\from_pipeline.valid ),
    .\return_output.data (\return_output.poly_key [255:0]),
    .\return_output.valid (\return_output.poly_key [256])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5 (
    .cond(o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_cond),
    .iffalse(1'h0),
    .iftrue(o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iftrue),
    .return_output(\return_output.ready_for_axis_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond),
    .iffalse(bin_op_and_chacha20_h_l357_c8_67f9_right),
    .iftrue(ready_for_poly_key_out),
    .return_output(\return_output.ready_for_from_pipeline )
  );
  mux_uint1_t_axis512_t_axis512_t_0clk_de264c78 o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a (
    .cond(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .\iffalse.tdata (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse[511:0]),
    .\iffalse.tkeep (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse[575:512]),
    .\iffalse.tlast (block_count_mux_chacha20_h_l322_c7_fd86_cond),
    .\iftrue.tdata (o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_return_output),
    .\iftrue.tkeep (o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_return_output),
    .\iftrue.tlast (1'h0),
    .\return_output.tdata (\return_output.to_pipeline [511:0]),
    .\return_output.tkeep (\return_output.to_pipeline [575:512]),
    .\return_output.tlast (\return_output.to_pipeline [576])
  );
  mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9 (
    .cond(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .iffalse(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .iftrue(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .return_output(o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9 (
    .cond(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'hffffffffffffffff),
    .return_output(o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a (
    .cond(block_count_mux_chacha20_h_l300_c3_dc0a_cond),
    .iffalse(bin_op_and_chacha20_h_l319_c8_98c7_left),
    .iftrue(o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iftrue),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9 (
    .cond(block_count_mux_chacha20_h_l302_c5_d7e9_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l340_c3_eacf (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond),
    .iffalse(output_side_state_mux_chacha20_h_l340_c3_eacf_iffalse),
    .iftrue(output_side_state_mux_chacha20_h_l340_c3_eacf_iftrue),
    .return_output(reg_comb_output_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l350_c5_f0a0 (
    .cond(output_side_state_mux_chacha20_h_l350_c5_f0a0_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_8561_left),
    .iftrue(1'h1),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_eacf_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l357_c5_4c35 (
    .cond(output_side_state_mux_chacha20_h_l357_c5_4c35_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_8561_left),
    .iftrue(output_side_state_mux_chacha20_h_l357_c5_4c35_iftrue),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_eacf_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l359_c7_7f9c (
    .cond(\from_pipeline.data [576]),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_8561_left),
    .iftrue(1'h0),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_4c35_iftrue)
  );
  assign axis128_to_axis512_chacha20_h_l291_c38_9441_clock_enable = clock_enable;
  assign axis128_to_axis512_chacha20_h_l291_c38_9441_return_output = { o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iftrue, bin_op_and_chacha20_h_l319_c8_98c7_left, block_count_mux_chacha20_h_l322_c7_fd86_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse[575:0] };
  assign axis512_to_axis128_chacha20_h_l366_c39_5877_axis_out_ready = ready_for_axis_out;
  assign axis512_to_axis128_chacha20_h_l366_c39_5877_clock_enable = clock_enable;
  assign axis512_to_axis128_chacha20_h_l366_c39_5877_return_output = { bin_op_and_chacha20_h_l357_c8_67f9_right, \return_output.axis  };
  assign bin_op_and_chacha20_h_l319_c8_98c7_return_output = block_count_mux_chacha20_h_l319_c5_1b54_cond;
  assign bin_op_and_chacha20_h_l319_c8_98c7_right = to_pipeline_ready;
  assign bin_op_and_chacha20_h_l350_c8_3ff0_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l350_c8_3ff0_return_output = output_side_state_mux_chacha20_h_l350_c5_f0a0_cond;
  assign bin_op_and_chacha20_h_l350_c8_3ff0_right = ready_for_poly_key_out;
  assign bin_op_and_chacha20_h_l357_c8_67f9_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l357_c8_67f9_return_output = output_side_state_mux_chacha20_h_l357_c5_4c35_cond;
  assign bin_op_eq_chacha20_h_l286_c6_890c_return_output = dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_cond;
  assign bin_op_eq_chacha20_h_l286_c6_890c_right = 1'h1;
  assign bin_op_eq_chacha20_h_l296_c6_bafc_left = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign bin_op_eq_chacha20_h_l296_c6_bafc_return_output = o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_cond;
  assign bin_op_eq_chacha20_h_l296_c6_bafc_right = 1'h1;
  assign bin_op_eq_chacha20_h_l300_c6_be5d_left = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign bin_op_eq_chacha20_h_l300_c6_be5d_return_output = block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  assign bin_op_eq_chacha20_h_l300_c6_be5d_right = 1'h0;
  assign bin_op_eq_chacha20_h_l340_c6_8561_return_output = block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond;
  assign bin_op_eq_chacha20_h_l340_c6_8561_right = 1'h0;
  assign bin_op_or_chacha20_h_l302_c8_bc6b_left = \axis_in.valid ;
  assign bin_op_or_chacha20_h_l302_c8_bc6b_return_output = block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  assign bin_op_or_chacha20_h_l302_c8_bc6b_right = bin_op_and_chacha20_h_l319_c8_98c7_left;
  assign bin_op_plus_chacha20_h_l310_c9_b63a_right = 1'h1;
  assign bin_op_plus_chacha20_h_l320_c7_cec8_left = bin_op_plus_chacha20_h_l310_c9_b63a_left;
  assign bin_op_plus_chacha20_h_l320_c7_cec8_right = 1'h1;
  assign block_count = bin_op_plus_chacha20_h_l310_c9_b63a_left;
  assign block_count_mux_chacha20_h_l300_c3_dc0a_return_output = reg_comb_block_count;
  assign block_count_mux_chacha20_h_l302_c5_d7e9_iffalse = bin_op_plus_chacha20_h_l310_c9_b63a_left;
  assign block_count_mux_chacha20_h_l302_c5_d7e9_return_output = block_count_mux_chacha20_h_l300_c3_dc0a_iftrue;
  assign block_count_mux_chacha20_h_l309_c7_6c32_cond = to_pipeline_ready;
  assign block_count_mux_chacha20_h_l309_c7_6c32_iffalse = bin_op_plus_chacha20_h_l310_c9_b63a_left;
  assign block_count_mux_chacha20_h_l309_c7_6c32_iftrue = bin_op_plus_chacha20_h_l310_c9_b63a_return_output[31:0];
  assign block_count_mux_chacha20_h_l309_c7_6c32_return_output = block_count_mux_chacha20_h_l302_c5_d7e9_iftrue;
  assign block_count_mux_chacha20_h_l319_c5_1b54_iffalse = bin_op_plus_chacha20_h_l310_c9_b63a_left;
  assign block_count_mux_chacha20_h_l319_c5_1b54_return_output = block_count_mux_chacha20_h_l300_c3_dc0a_iffalse;
  assign block_count_mux_chacha20_h_l322_c7_fd86_iffalse = bin_op_plus_chacha20_h_l320_c7_cec8_return_output[31:0];
  assign block_count_mux_chacha20_h_l322_c7_fd86_iftrue = 32'd0;
  assign block_count_mux_chacha20_h_l322_c7_fd86_return_output = block_count_mux_chacha20_h_l319_c5_1b54_iftrue;
  assign block_in_ready_mux_chacha20_h_l300_c3_dc0a_cond = block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  assign block_in_ready_mux_chacha20_h_l300_c3_dc0a_iffalse = to_pipeline_ready;
  assign block_in_ready_mux_chacha20_h_l300_c3_dc0a_iftrue = 1'h0;
  assign block_in_ready_mux_chacha20_h_l300_c3_dc0a_return_output = axis128_to_axis512_chacha20_h_l291_c38_9441_axis_out_ready;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_iffalse = { \from_pipeline.valid , \from_pipeline.data  };
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_iftrue = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_return_output = axis512_to_axis128_chacha20_h_l366_c39_5877_axis_in;
  assign clk_en_internal = clock_enable;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_iffalse = 146'h0000000000000000000000000000000000000;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_iftrue = { \axis_in.valid , \axis_in.data  };
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_3bee_return_output = axis128_to_axis512_chacha20_h_l291_c38_9441_axis_in;
  assign feedback_vars = { bin_op_and_chacha20_h_l357_c8_67f9_right, axis128_to_axis512_chacha20_h_l291_c38_9441_axis_out_ready };
  assign input_side_state = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign input_side_state_mux_chacha20_h_l300_c3_dc0a_cond = block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  assign input_side_state_mux_chacha20_h_l300_c3_dc0a_return_output = reg_comb_input_side_state;
  assign input_side_state_mux_chacha20_h_l302_c5_d7e9_cond = block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  assign input_side_state_mux_chacha20_h_l302_c5_d7e9_iffalse = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign input_side_state_mux_chacha20_h_l302_c5_d7e9_return_output = input_side_state_mux_chacha20_h_l300_c3_dc0a_iftrue;
  assign input_side_state_mux_chacha20_h_l309_c7_6c32_cond = to_pipeline_ready;
  assign input_side_state_mux_chacha20_h_l309_c7_6c32_iffalse = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign input_side_state_mux_chacha20_h_l309_c7_6c32_iftrue = 1'h1;
  assign input_side_state_mux_chacha20_h_l309_c7_6c32_return_output = input_side_state_mux_chacha20_h_l302_c5_d7e9_iftrue;
  assign input_side_state_mux_chacha20_h_l319_c5_1b54_cond = block_count_mux_chacha20_h_l319_c5_1b54_cond;
  assign input_side_state_mux_chacha20_h_l319_c5_1b54_iffalse = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign input_side_state_mux_chacha20_h_l319_c5_1b54_return_output = input_side_state_mux_chacha20_h_l300_c3_dc0a_iffalse;
  assign input_side_state_mux_chacha20_h_l322_c7_fd86_cond = block_count_mux_chacha20_h_l322_c7_fd86_cond;
  assign input_side_state_mux_chacha20_h_l322_c7_fd86_iffalse = bin_op_eq_chacha20_h_l286_c6_890c_left;
  assign input_side_state_mux_chacha20_h_l322_c7_fd86_iftrue = 1'h0;
  assign input_side_state_mux_chacha20_h_l322_c7_fd86_return_output = input_side_state_mux_chacha20_h_l319_c5_1b54_iftrue;
  assign o_poly_key_mux_chacha20_h_l340_c3_eacf_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond;
  assign o_poly_key_mux_chacha20_h_l340_c3_eacf_iffalse = 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign o_poly_key_mux_chacha20_h_l340_c3_eacf_iftrue = { \from_pipeline.valid , \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] };
  assign o_poly_key_mux_chacha20_h_l340_c3_eacf_return_output = \return_output.poly_key ;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_iffalse = 1'h0;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_83f5_return_output = \return_output.ready_for_axis_in ;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_iffalse = bin_op_and_chacha20_h_l357_c8_67f9_right;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_iftrue = ready_for_poly_key_out;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_eacf_return_output = \return_output.ready_for_from_pipeline ;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_cond = block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iffalse[576] = block_count_mux_chacha20_h_l322_c7_fd86_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_iftrue = { 1'h0, o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_return_output, o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_return_output };
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_dc0a_return_output = \return_output.to_pipeline [576:0];
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_cond = block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_iffalse = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_d7e9_iftrue = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_cond = block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_iffalse = 64'h0000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_d7e9_iftrue = 64'hffffffffffffffff;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_cond = block_count_mux_chacha20_h_l300_c3_dc0a_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iffalse = bin_op_and_chacha20_h_l319_c8_98c7_left;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_cond = block_count_mux_chacha20_h_l302_c5_d7e9_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_iffalse = 1'h0;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_iftrue = 1'h1;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_d7e9_return_output = o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_iftrue;
  assign output_side_state = bin_op_eq_chacha20_h_l340_c6_8561_left;
  assign output_side_state_mux_chacha20_h_l340_c3_eacf_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_eacf_cond;
  assign output_side_state_mux_chacha20_h_l340_c3_eacf_return_output = reg_comb_output_side_state;
  assign output_side_state_mux_chacha20_h_l350_c5_f0a0_iffalse = bin_op_eq_chacha20_h_l340_c6_8561_left;
  assign output_side_state_mux_chacha20_h_l350_c5_f0a0_iftrue = 1'h1;
  assign output_side_state_mux_chacha20_h_l350_c5_f0a0_return_output = output_side_state_mux_chacha20_h_l340_c3_eacf_iftrue;
  assign output_side_state_mux_chacha20_h_l357_c5_4c35_iffalse = bin_op_eq_chacha20_h_l340_c6_8561_left;
  assign output_side_state_mux_chacha20_h_l357_c5_4c35_return_output = output_side_state_mux_chacha20_h_l340_c3_eacf_iffalse;
  assign output_side_state_mux_chacha20_h_l359_c7_7f9c_cond = \from_pipeline.data [576];
  assign output_side_state_mux_chacha20_h_l359_c7_7f9c_iffalse = bin_op_eq_chacha20_h_l340_c6_8561_left;
  assign output_side_state_mux_chacha20_h_l359_c7_7f9c_iftrue = 1'h0;
  assign output_side_state_mux_chacha20_h_l359_c7_7f9c_return_output = output_side_state_mux_chacha20_h_l357_c5_4c35_iftrue;
  assign \return_output.to_pipeline [961:577] = { o_to_pipeline_valid_mux_chacha20_h_l300_c3_dc0a_return_output, bin_op_plus_chacha20_h_l310_c9_b63a_left, nonce, key };
endmodule

module chacha20_init_0clk_50a1b8d0(key, nonce, counter, \return_output.state );
  input [31:0] counter;
  wire [31:0] counter;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  assign \return_output.state  = { 128'h617078653320646e79622d326b206574, key[231:224], key[239:232], key[247:240], key[255:248], key[199:192], key[207:200], key[215:208], key[223:216], key[167:160], key[175:168], key[183:176], key[191:184], key[135:128], key[143:136], key[151:144], key[159:152], key[103:96], key[111:104], key[119:112], key[127:120], key[71:64], key[79:72], key[87:80], key[95:88], key[39:32], key[47:40], key[55:48], key[63:56], key[7:0], key[15:8], key[23:16], key[31:24], counter, nonce[71:64], nonce[79:72], nonce[87:80], nonce[95:88], nonce[39:32], nonce[47:40], nonce[55:48], nonce[63:56], nonce[7:0], nonce[15:8], nonce[23:16], nonce[31:24] };
endmodule

module chacha20_loop_body_30clk_d9fa0f4d(clk, \inputs.axis_in , \inputs.key , \inputs.nonce , \inputs.counter , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [511:0] chacha20_block_chacha20_h_l216_c26_7229_return_output;
  wire [511:0] chacha20_block_chacha20_h_l216_c26_7229_state;
  wire [31:0] chacha20_init_chacha20_h_l215_c26_d65d_counter;
  wire [255:0] chacha20_init_chacha20_h_l215_c26_d65d_key;
  wire [95:0] chacha20_init_chacha20_h_l215_c26_d65d_nonce;
  wire [511:0] chacha20_init_chacha20_h_l215_c26_d65d_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_x;
  input clk;
  wire clk;
  wire [576:0] comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [576:0] comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  reg [7:0] for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output;
  wire [7:0] for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_right;
  input [576:0] \inputs.axis_in ;
  wire [576:0] \inputs.axis_in ;
  input [31:0] \inputs.counter ;
  wire [31:0] \inputs.counter ;
  input [255:0] \inputs.key ;
  wire [255:0] \inputs.key ;
  input [95:0] \inputs.nonce ;
  wire [95:0] \inputs.nonce ;
  wire [576:0] reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511" *)
  reg [576:0] reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [576:0] reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [511:504];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [503:496];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [495:488];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [487:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [479:472];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [471:464];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [463:456];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [455:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [447:440];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [439:432];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [431:424];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [423:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [415:408];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [407:400];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [399:392];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [391:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [383:376];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [375:368];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [367:360];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [359:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [351:344];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [343:336];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [335:328];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [327:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [319:312];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [311:304];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [303:296];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [295:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [287:280];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [279:272];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [271:264];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [263:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [255:248];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [247:240];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [239:232];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [231:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [223:216];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [215:208];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [207:200];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [199:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [191:184];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [183:176];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [175:168];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [167:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [159:152];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [151:144];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [143:136];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [135:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [127:120];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [119:112];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [111:104];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [103:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [95:88];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [87:80];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [79:72];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [71:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [63:56];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [55:48];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [47:40];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [39:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [31:24];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [23:16];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [15:8];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= \inputs.axis_in [7:0];
  always @(posedge clk)
    comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= \inputs.axis_in ;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left <= comb_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  always @(posedge clk)
    reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output <= comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  chacha20_block_30clk_e6e1d2ce chacha20_block_chacha20_h_l216_c26_7229 (
    .clk(clk),
    .\return_output.state (chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_x),
    .\state.state (chacha20_block_chacha20_h_l216_c26_7229_state)
  );
  chacha20_init_0clk_50a1b8d0 chacha20_init_chacha20_h_l215_c26_d65d (
    .counter(\inputs.counter ),
    .key(\inputs.key ),
    .nonce(\inputs.nonce ),
    .\return_output.state (chacha20_block_chacha20_h_l216_c26_7229_state)
  );
  chacha20_state_to_bytes_0clk_d3fba2d7 chacha20_state_to_bytes_chacha20_h_l219_c38_7a28 (
    .\return_output.data (chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output),
    .\x.state (chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_x)
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[511:504])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[431:424])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[423:416])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[415:408])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[407:400])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[399:392])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[391:384])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[383:376])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[375:368])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[367:360])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[359:352])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[503:496])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[351:344])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[343:336])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[335:328])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[327:320])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[319:312])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[311:304])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[303:296])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[295:288])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[287:280])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[279:272])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[495:488])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[271:264])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[263:256])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[255:248])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[247:240])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[239:232])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[231:224])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[223:216])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[215:208])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[207:200])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[199:192])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[487:480])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[191:184])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[183:176])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[175:168])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[167:160])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[159:152])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[151:144])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[143:136])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[135:128])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[127:120])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[119:112])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[479:472])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[111:104])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[103:96])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[95:88])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[87:80])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[79:72])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[71:64])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[63:56])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[55:48])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[47:40])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[39:32])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[471:464])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[31:24])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[23:16])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[15:8])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[7:0])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[463:456])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[455:448])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[447:440])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0 (
    .left(for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left),
    .return_output(for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[439:432])
  );
  assign chacha20_block_chacha20_h_l216_c26_7229_return_output = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_x;
  assign chacha20_init_chacha20_h_l215_c26_d65d_counter = \inputs.counter ;
  assign chacha20_init_chacha20_h_l215_c26_d65d_key = \inputs.key ;
  assign chacha20_init_chacha20_h_l215_c26_d65d_nonce = \inputs.nonce ;
  assign chacha20_init_chacha20_h_l215_c26_d65d_return_output = chacha20_block_chacha20_h_l216_c26_7229_state;
  assign comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = \inputs.axis_in ;
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [511:504];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [431:424];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [423:416];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [415:408];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [407:400];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [399:392];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [391:384];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [383:376];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [375:368];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [367:360];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [359:352];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [503:496];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [351:344];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [343:336];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [335:328];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [327:320];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [319:312];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [311:304];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [303:296];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [295:288];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [287:280];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [279:272];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [495:488];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [271:264];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [263:256];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [255:248];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [247:240];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [239:232];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [231:224];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [223:216];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [215:208];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [207:200];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [199:192];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [487:480];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [191:184];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [183:176];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [175:168];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [167:160];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [159:152];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [151:144];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [143:136];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [135:128];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [127:120];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [119:112];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [479:472];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [111:104];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [103:96];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [95:88];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [87:80];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [79:72];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [71:64];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [63:56];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [55:48];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [47:40];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [39:32];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [471:464];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [31:24];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [23:16];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [15:8];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [7:0];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [463:456];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [455:448];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [447:440];
  assign comb_stage0_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = \inputs.axis_in [439:432];
  assign for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[511:504];
  assign for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[431:424];
  assign for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[423:416];
  assign for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[415:408];
  assign for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[407:400];
  assign for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[399:392];
  assign for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[391:384];
  assign for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[383:376];
  assign for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[375:368];
  assign for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[367:360];
  assign for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[359:352];
  assign for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[503:496];
  assign for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[351:344];
  assign for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[343:336];
  assign for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[335:328];
  assign for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[327:320];
  assign for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[319:312];
  assign for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[311:304];
  assign for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[303:296];
  assign for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[295:288];
  assign for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[287:280];
  assign for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[279:272];
  assign for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[495:488];
  assign for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[271:264];
  assign for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[263:256];
  assign for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[255:248];
  assign for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[247:240];
  assign for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[239:232];
  assign for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[231:224];
  assign for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[223:216];
  assign for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[215:208];
  assign for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[207:200];
  assign for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[199:192];
  assign for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[487:480];
  assign for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[191:184];
  assign for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[183:176];
  assign for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[175:168];
  assign for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[167:160];
  assign for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[159:152];
  assign for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[151:144];
  assign for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[143:136];
  assign for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[135:128];
  assign for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[127:120];
  assign for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[119:112];
  assign for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[479:472];
  assign for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[111:104];
  assign for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[103:96];
  assign for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[95:88];
  assign for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[87:80];
  assign for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[79:72];
  assign for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[71:64];
  assign for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[63:56];
  assign for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[55:48];
  assign for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[47:40];
  assign for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[39:32];
  assign for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[471:464];
  assign for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[31:24];
  assign for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[23:16];
  assign for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[15:8];
  assign for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[7:0];
  assign for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[463:456];
  assign for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[455:448];
  assign for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[447:440];
  assign for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_right = chacha20_state_to_bytes_chacha20_h_l219_c38_7a28_return_output[439:432];
  assign reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage0_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage11_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage12_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage13_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage14_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage15_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage16_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage17_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage18_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage19_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage1_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage20_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage21_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage22_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage23_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage24_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage25_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage26_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage27_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage28_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage29_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage2_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage3_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage4_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage5_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage6_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage7_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage8_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output = comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign reg_stage9_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left = comb_stage10_for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_left;
  assign \return_output.tdata  = { for_chacha20_h_l225_c3_958c_iter_0_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_1_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_2_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_3_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_4_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_5_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_6_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_7_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_8_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_9_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_10_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_11_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_12_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_13_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_14_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_15_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_16_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_17_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_18_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_19_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_20_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_21_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_22_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_23_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_24_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_25_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_26_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_27_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_28_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_29_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_30_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_31_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_32_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_33_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_34_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_35_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_36_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_37_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_38_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_39_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_40_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_41_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_42_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_43_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_44_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_45_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_46_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_47_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_48_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_49_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_50_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_51_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_52_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_53_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_54_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_55_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_56_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_57_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_58_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_59_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_60_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_61_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_62_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output, for_chacha20_h_l225_c3_958c_iter_63_bin_op_xor_chacha20_h_l227_c19_7ee0_return_output };
  assign \return_output.tkeep  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output[575:512];
  assign \return_output.tlast  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_2ba4_return_output[576];
endmodule

module chacha20_pipeline_fifo_0clk_b45f1687(clk, clock_enable, ready_for_data_out, \data_in.data , \data_in.is_encrypt , data_in_valid, \return_output.data_out , \return_output.data_out_valid , \return_output.data_in_ready );
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [576:0] \data_in.data ;
  wire [576:0] \data_in.data ;
  input \data_in.is_encrypt ;
  wire \data_in.is_encrypt ;
  input data_in_valid;
  wire data_in_valid;
  wire [577:0] din_slv;
  wire [577:0] dout_slv;
  input ready_for_data_out;
  wire ready_for_data_out;
  output \return_output.data_in_ready ;
  wire \return_output.data_in_ready ;
  output [577:0] \return_output.data_out ;
  wire [577:0] \return_output.data_out ;
  output \return_output.data_out_valid ;
  wire \return_output.data_out_valid ;
  assign _0_ = data_in_valid & clock_enable;
  assign _1_ = ready_for_data_out & clock_enable;
  pipelinec_fifo_fwft_578_6 pipelinec_fifo_fwft_inst (
    .clk(clk),
    .data_in({ \data_in.is_encrypt , \data_in.data [576], \data_in.data [512], \data_in.data [513], \data_in.data [514], \data_in.data [515], \data_in.data [516], \data_in.data [517], \data_in.data [518], \data_in.data [519], \data_in.data [520], \data_in.data [521], \data_in.data [522], \data_in.data [523], \data_in.data [524], \data_in.data [525], \data_in.data [526], \data_in.data [527], \data_in.data [528], \data_in.data [529], \data_in.data [530], \data_in.data [531], \data_in.data [532], \data_in.data [533], \data_in.data [534], \data_in.data [535], \data_in.data [536], \data_in.data [537], \data_in.data [538], \data_in.data [539], \data_in.data [540], \data_in.data [541], \data_in.data [542], \data_in.data [543], \data_in.data [544], \data_in.data [545], \data_in.data [546], \data_in.data [547], \data_in.data [548], \data_in.data [549], \data_in.data [550], \data_in.data [551], \data_in.data [552], \data_in.data [553], \data_in.data [554], \data_in.data [555], \data_in.data [556], \data_in.data [557], \data_in.data [558], \data_in.data [559], \data_in.data [560], \data_in.data [561], \data_in.data [562], \data_in.data [563], \data_in.data [564], \data_in.data [565], \data_in.data [566], \data_in.data [567], \data_in.data [568], \data_in.data [569], \data_in.data [570], \data_in.data [571], \data_in.data [572], \data_in.data [573], \data_in.data [574], \data_in.data [575], \data_in.data [7:0], \data_in.data [15:8], \data_in.data [23:16], \data_in.data [31:24], \data_in.data [39:32], \data_in.data [47:40], \data_in.data [55:48], \data_in.data [63:56], \data_in.data [71:64], \data_in.data [79:72], \data_in.data [87:80], \data_in.data [95:88], \data_in.data [103:96], \data_in.data [111:104], \data_in.data [119:112], \data_in.data [127:120], \data_in.data [135:128], \data_in.data [143:136], \data_in.data [151:144], \data_in.data [159:152], \data_in.data [167:160], \data_in.data [175:168], \data_in.data [183:176], \data_in.data [191:184], \data_in.data [199:192], \data_in.data [207:200], \data_in.data [215:208], \data_in.data [223:216], \data_in.data [231:224], \data_in.data [239:232], \data_in.data [247:240], \data_in.data [255:248], \data_in.data [263:256], \data_in.data [271:264], \data_in.data [279:272], \data_in.data [287:280], \data_in.data [295:288], \data_in.data [303:296], \data_in.data [311:304], \data_in.data [319:312], \data_in.data [327:320], \data_in.data [335:328], \data_in.data [343:336], \data_in.data [351:344], \data_in.data [359:352], \data_in.data [367:360], \data_in.data [375:368], \data_in.data [383:376], \data_in.data [391:384], \data_in.data [399:392], \data_in.data [407:400], \data_in.data [415:408], \data_in.data [423:416], \data_in.data [431:424], \data_in.data [439:432], \data_in.data [447:440], \data_in.data [455:448], \data_in.data [463:456], \data_in.data [471:464], \data_in.data [479:472], \data_in.data [487:480], \data_in.data [495:488], \data_in.data [503:496], \data_in.data [511:504] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\return_output.data_in_ready ),
    .valid_in(_0_),
    .valid_out(\return_output.data_out_valid )
  );
  assign din_slv = { \data_in.is_encrypt , \data_in.data [576], \data_in.data [512], \data_in.data [513], \data_in.data [514], \data_in.data [515], \data_in.data [516], \data_in.data [517], \data_in.data [518], \data_in.data [519], \data_in.data [520], \data_in.data [521], \data_in.data [522], \data_in.data [523], \data_in.data [524], \data_in.data [525], \data_in.data [526], \data_in.data [527], \data_in.data [528], \data_in.data [529], \data_in.data [530], \data_in.data [531], \data_in.data [532], \data_in.data [533], \data_in.data [534], \data_in.data [535], \data_in.data [536], \data_in.data [537], \data_in.data [538], \data_in.data [539], \data_in.data [540], \data_in.data [541], \data_in.data [542], \data_in.data [543], \data_in.data [544], \data_in.data [545], \data_in.data [546], \data_in.data [547], \data_in.data [548], \data_in.data [549], \data_in.data [550], \data_in.data [551], \data_in.data [552], \data_in.data [553], \data_in.data [554], \data_in.data [555], \data_in.data [556], \data_in.data [557], \data_in.data [558], \data_in.data [559], \data_in.data [560], \data_in.data [561], \data_in.data [562], \data_in.data [563], \data_in.data [564], \data_in.data [565], \data_in.data [566], \data_in.data [567], \data_in.data [568], \data_in.data [569], \data_in.data [570], \data_in.data [571], \data_in.data [572], \data_in.data [573], \data_in.data [574], \data_in.data [575], \data_in.data [7:0], \data_in.data [15:8], \data_in.data [23:16], \data_in.data [31:24], \data_in.data [39:32], \data_in.data [47:40], \data_in.data [55:48], \data_in.data [63:56], \data_in.data [71:64], \data_in.data [79:72], \data_in.data [87:80], \data_in.data [95:88], \data_in.data [103:96], \data_in.data [111:104], \data_in.data [119:112], \data_in.data [127:120], \data_in.data [135:128], \data_in.data [143:136], \data_in.data [151:144], \data_in.data [159:152], \data_in.data [167:160], \data_in.data [175:168], \data_in.data [183:176], \data_in.data [191:184], \data_in.data [199:192], \data_in.data [207:200], \data_in.data [215:208], \data_in.data [223:216], \data_in.data [231:224], \data_in.data [239:232], \data_in.data [247:240], \data_in.data [255:248], \data_in.data [263:256], \data_in.data [271:264], \data_in.data [279:272], \data_in.data [287:280], \data_in.data [295:288], \data_in.data [303:296], \data_in.data [311:304], \data_in.data [319:312], \data_in.data [327:320], \data_in.data [335:328], \data_in.data [343:336], \data_in.data [351:344], \data_in.data [359:352], \data_in.data [367:360], \data_in.data [375:368], \data_in.data [383:376], \data_in.data [391:384], \data_in.data [399:392], \data_in.data [407:400], \data_in.data [415:408], \data_in.data [423:416], \data_in.data [431:424], \data_in.data [439:432], \data_in.data [447:440], \data_in.data [455:448], \data_in.data [463:456], \data_in.data [471:464], \data_in.data [479:472], \data_in.data [487:480], \data_in.data [495:488], \data_in.data [503:496], \data_in.data [511:504] };
  assign \return_output.data_out  = { dout_slv[577:576], dout_slv[512], dout_slv[513], dout_slv[514], dout_slv[515], dout_slv[516], dout_slv[517], dout_slv[518], dout_slv[519], dout_slv[520], dout_slv[521], dout_slv[522], dout_slv[523], dout_slv[524], dout_slv[525], dout_slv[526], dout_slv[527], dout_slv[528], dout_slv[529], dout_slv[530], dout_slv[531], dout_slv[532], dout_slv[533], dout_slv[534], dout_slv[535], dout_slv[536], dout_slv[537], dout_slv[538], dout_slv[539], dout_slv[540], dout_slv[541], dout_slv[542], dout_slv[543], dout_slv[544], dout_slv[545], dout_slv[546], dout_slv[547], dout_slv[548], dout_slv[549], dout_slv[550], dout_slv[551], dout_slv[552], dout_slv[553], dout_slv[554], dout_slv[555], dout_slv[556], dout_slv[557], dout_slv[558], dout_slv[559], dout_slv[560], dout_slv[561], dout_slv[562], dout_slv[563], dout_slv[564], dout_slv[565], dout_slv[566], dout_slv[567], dout_slv[568], dout_slv[569], dout_slv[570], dout_slv[571], dout_slv[572], dout_slv[573], dout_slv[574], dout_slv[575], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120], dout_slv[135:128], dout_slv[143:136], dout_slv[151:144], dout_slv[159:152], dout_slv[167:160], dout_slv[175:168], dout_slv[183:176], dout_slv[191:184], dout_slv[199:192], dout_slv[207:200], dout_slv[215:208], dout_slv[223:216], dout_slv[231:224], dout_slv[239:232], dout_slv[247:240], dout_slv[255:248], dout_slv[263:256], dout_slv[271:264], dout_slv[279:272], dout_slv[287:280], dout_slv[295:288], dout_slv[303:296], dout_slv[311:304], dout_slv[319:312], dout_slv[327:320], dout_slv[335:328], dout_slv[343:336], dout_slv[351:344], dout_slv[359:352], dout_slv[367:360], dout_slv[375:368], dout_slv[383:376], dout_slv[391:384], dout_slv[399:392], dout_slv[407:400], dout_slv[415:408], dout_slv[423:416], dout_slv[431:424], dout_slv[439:432], dout_slv[447:440], dout_slv[455:448], dout_slv[463:456], dout_slv[471:464], dout_slv[479:472], dout_slv[487:480], dout_slv[495:488], dout_slv[503:496], dout_slv[511:504] };
endmodule

module chacha20_pipeline_handshake_0clk_e7061422(clk, clock_enable, \global_to_module.chacha20_pipeline_in , \global_to_module.chacha20_pipeline_no_handshake_out_valid , \global_to_module.chacha20_pipeline_no_handshake_out , \global_to_module.chacha20_pipeline_out_ready , \module_to_global.chacha20_pipeline_in_ready , \module_to_global.chacha20_pipeline_no_handshake_in_valid , \module_to_global.chacha20_pipeline_no_handshake_in , \module_to_global.chacha20_pipeline_out );
  wire [15:0] _0_;
  wire _1_;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_left;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_return_output;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_right;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_return_output;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_right;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_return_output;
  wire bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_right;
  wire bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_left;
  wire bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_return_output;
  reg bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_right = 1'h0;
  wire [15:0] bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left;
  wire bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_return_output;
  wire [6:0] bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_right;
  reg [15:0] bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left = 16'h0000;
  wire [15:0] bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_return_output;
  wire bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_right;
  wire [15:0] bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_return_output;
  wire bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_right;
  wire chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_clock_enable;
  wire [577:0] chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_data_in;
  wire chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_data_in_valid;
  wire chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_ready_for_data_out;
  (* unused_bits = "579" *)
  wire [579:0] chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] fifo_count;
  wire fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_cond;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iffalse;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iftrue;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_return_output;
  wire fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_cond;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iffalse;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iftrue;
  wire [15:0] fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_return_output;
  input [962:0] \global_to_module.chacha20_pipeline_in ;
  wire [962:0] \global_to_module.chacha20_pipeline_in ;
  input [577:0] \global_to_module.chacha20_pipeline_no_handshake_out ;
  wire [577:0] \global_to_module.chacha20_pipeline_no_handshake_out ;
  input \global_to_module.chacha20_pipeline_no_handshake_out_valid ;
  wire \global_to_module.chacha20_pipeline_no_handshake_out_valid ;
  input \global_to_module.chacha20_pipeline_out_ready ;
  wire \global_to_module.chacha20_pipeline_out_ready ;
  wire in_ready_reg;
  output \module_to_global.chacha20_pipeline_in_ready ;
  wire \module_to_global.chacha20_pipeline_in_ready ;
  output [961:0] \module_to_global.chacha20_pipeline_no_handshake_in ;
  wire [961:0] \module_to_global.chacha20_pipeline_no_handshake_in ;
  output \module_to_global.chacha20_pipeline_no_handshake_in_valid ;
  wire \module_to_global.chacha20_pipeline_no_handshake_in_valid ;
  output [578:0] \module_to_global.chacha20_pipeline_out ;
  wire [578:0] \module_to_global.chacha20_pipeline_out ;
  wire [15:0] reg_comb_fifo_count;
  wire reg_comb_in_ready_reg;
  wire unary_op_not_chacha20_pipeline_shared_c_l24_c884_52d9_expr;
  wire unary_op_not_chacha20_pipeline_shared_c_l24_c884_52d9_return_output;
  wire unary_op_not_chacha20_pipeline_shared_c_l24_c953_342a_expr;
  wire unary_op_not_chacha20_pipeline_shared_c_l24_c953_342a_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_right <= _1_;
  assign \module_to_global.chacha20_pipeline_in_ready  = clock_enable ? bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_right : 1'h0;
  assign \module_to_global.chacha20_pipeline_no_handshake_in_valid  = clock_enable ? bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left : 1'h0;
  assign \module_to_global.chacha20_pipeline_no_handshake_in  = clock_enable ? \global_to_module.chacha20_pipeline_in [961:0] : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_pipeline_out  = clock_enable ? { bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_left, chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_return_output[577:0] } : 579'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left : 16'hxxxx;
  assign _1_ = clock_enable ? reg_comb_in_ready_reg : 1'hx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4 (
    .left(bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_left),
    .return_output(bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left),
    .right(\global_to_module.chacha20_pipeline_out_ready )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce (
    .left(bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left),
    .return_output(fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_cond),
    .right(bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63 (
    .left(bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left),
    .return_output(fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_cond),
    .right(bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d (
    .left(\global_to_module.chacha20_pipeline_in [962]),
    .return_output(bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left),
    .right(bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_right)
  );
  bin_op_lt_uint16_t_uint7_t_0clk_5af1a430 bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc (
    .left(bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left),
    .return_output(reg_comb_in_ready_reg),
    .right(7'h40)
  );
  bin_op_minus_uint16_t_uint1_t_0clk_de264c78 bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d (
    .left(bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left),
    .return_output(fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iftrue),
    .right(1'h1)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c (
    .left(bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left),
    .return_output(bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_return_output),
    .right(1'h1)
  );
  chacha20_pipeline_fifo_0clk_b45f1687 chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.data (\global_to_module.chacha20_pipeline_no_handshake_out [576:0]),
    .\data_in.is_encrypt (\global_to_module.chacha20_pipeline_no_handshake_out [577]),
    .data_in_valid(\global_to_module.chacha20_pipeline_no_handshake_out_valid ),
    .ready_for_data_out(\global_to_module.chacha20_pipeline_out_ready ),
    .\return_output.data_in_ready (chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_return_output[579]),
    .\return_output.data_out (chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_return_output[577:0]),
    .\return_output.data_out_valid (bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355 (
    .cond(fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_cond),
    .iffalse(fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iffalse),
    .iftrue(bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_return_output[15:0]),
    .return_output(bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d (
    .cond(fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_cond),
    .iffalse(bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left),
    .iftrue(fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iftrue),
    .return_output(fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_pipeline_shared_c_l24_c884_52d9 (
    .expr(bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left),
    .return_output(bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_pipeline_shared_c_l24_c953_342a (
    .expr(bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left),
    .return_output(bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_right)
  );
  assign bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_return_output = bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left;
  assign bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_right = \global_to_module.chacha20_pipeline_out_ready ;
  assign bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_return_output = fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_cond;
  assign bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_return_output = fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_cond;
  assign bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_left = \global_to_module.chacha20_pipeline_in [962];
  assign bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_return_output = bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left;
  assign bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_return_output = reg_comb_in_ready_reg;
  assign bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_right = 7'h40;
  assign bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_return_output = fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iftrue;
  assign bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_right = 1'h1;
  assign bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_left = bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left;
  assign bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_right = 1'h1;
  assign chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_clock_enable = clock_enable;
  assign chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_data_in = \global_to_module.chacha20_pipeline_no_handshake_out ;
  assign chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_data_in_valid = \global_to_module.chacha20_pipeline_no_handshake_out_valid ;
  assign chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_ready_for_data_out = \global_to_module.chacha20_pipeline_out_ready ;
  assign chacha20_pipeline_fifo_chacha20_pipeline_shared_c_l24_c526_97d0_return_output[578] = bin_op_and_chacha20_pipeline_shared_c_l24_c801_5ef4_left;
  assign clk_en_internal = clock_enable;
  assign fifo_count = bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left;
  assign fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iftrue = bin_op_plus_chacha20_pipeline_shared_c_l24_c905_c01c_return_output[15:0];
  assign fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_return_output = bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left;
  assign fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_iffalse = bin_op_minus_chacha20_pipeline_shared_c_l24_c973_8e9d_left;
  assign fifo_count_mux_chacha20_pipeline_shared_c_l24_c928_e42d_return_output = fifo_count_mux_chacha20_pipeline_shared_c_l24_c860_3355_iffalse;
  assign in_ready_reg = bin_op_and_uint1_t_uint1_t_chacha20_pipeline_shared_c_l24_duplicate_911d_right;
  assign reg_comb_fifo_count = bin_op_lt_chacha20_pipeline_shared_c_l24_c1008_1ecc_left;
  assign unary_op_not_chacha20_pipeline_shared_c_l24_c884_52d9_expr = bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_left;
  assign unary_op_not_chacha20_pipeline_shared_c_l24_c884_52d9_return_output = bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_right;
  assign unary_op_not_chacha20_pipeline_shared_c_l24_c953_342a_expr = bin_op_and_chacha20_pipeline_shared_c_l24_c863_a5ce_left;
  assign unary_op_not_chacha20_pipeline_shared_c_l24_c953_342a_return_output = bin_op_and_chacha20_pipeline_shared_c_l24_c931_5c63_right;
endmodule

module chacha20_pipeline_no_handshake_30clk_926ffbef(clk, clock_enable, \global_to_module.chacha20_pipeline_no_handshake_in , \global_to_module.chacha20_pipeline_no_handshake_in_valid , \module_to_global.chacha20_pipeline_no_handshake_out , \module_to_global.chacha20_pipeline_no_handshake_out_valid );
  wire [7:0] _000_;
  wire _001_;
  wire [7:0] _002_;
  wire _003_;
  wire [7:0] _004_;
  wire _005_;
  wire [7:0] _006_;
  wire _007_;
  wire [7:0] _008_;
  wire _009_;
  wire [7:0] _010_;
  wire _011_;
  wire [7:0] _012_;
  wire _013_;
  wire [7:0] _014_;
  wire _015_;
  wire [7:0] _016_;
  wire _017_;
  wire [7:0] _018_;
  wire _019_;
  wire [7:0] _020_;
  wire _021_;
  wire [7:0] _022_;
  wire _023_;
  wire [7:0] _024_;
  wire _025_;
  wire [7:0] _026_;
  wire _027_;
  wire [7:0] _028_;
  wire _029_;
  wire [7:0] _030_;
  wire _031_;
  wire [7:0] _032_;
  wire _033_;
  wire [7:0] _034_;
  wire _035_;
  wire [7:0] _036_;
  wire _037_;
  wire [7:0] _038_;
  wire _039_;
  wire [7:0] _040_;
  wire _041_;
  wire [7:0] _042_;
  wire _043_;
  wire [7:0] _044_;
  wire _045_;
  wire [7:0] _046_;
  wire _047_;
  wire [7:0] _048_;
  wire _049_;
  wire [7:0] _050_;
  wire _051_;
  wire [7:0] _052_;
  wire _053_;
  wire [7:0] _054_;
  wire _055_;
  wire [7:0] _056_;
  wire _057_;
  wire [7:0] _058_;
  wire _059_;
  wire chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_clock_enable;
  wire [961:0] chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_data;
  wire [7:0] chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_id;
  wire [970:0] chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_return_output;
  wire chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_valid;
  wire chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [577:0] chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data;
  reg [7:0] chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  (* unused_bits = "578 579 580 581 582 583 584 585" *)
  wire [586:0] chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output;
  reg chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire [961:0] chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_inputs;
  wire [577:0] chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  reg [7:0] comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  reg comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  input [961:0] \global_to_module.chacha20_pipeline_no_handshake_in ;
  wire [961:0] \global_to_module.chacha20_pipeline_no_handshake_in ;
  input \global_to_module.chacha20_pipeline_no_handshake_in_valid ;
  wire \global_to_module.chacha20_pipeline_no_handshake_in_valid ;
  output [577:0] \module_to_global.chacha20_pipeline_no_handshake_out ;
  wire [577:0] \module_to_global.chacha20_pipeline_no_handshake_out ;
  output \module_to_global.chacha20_pipeline_no_handshake_out_valid ;
  wire \module_to_global.chacha20_pipeline_no_handshake_out_valid ;
  wire reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  wire reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable;
  wire [7:0] reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  wire reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _000_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _001_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _002_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _003_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _004_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _005_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _006_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _007_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _008_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _009_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _010_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _011_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _012_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _013_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _014_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _015_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _016_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _017_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _018_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _019_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _020_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _021_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _022_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _023_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _024_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _025_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _026_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _027_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _028_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _029_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _030_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _031_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _032_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _033_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _034_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _035_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _036_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _037_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _038_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _039_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _040_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _041_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _042_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _043_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _044_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _045_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _046_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _047_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _048_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _049_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _050_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _051_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _052_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _053_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _054_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _055_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _056_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _057_;
  always @(posedge clk)
    if (clock_enable) chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id <= _058_;
  always @(posedge clk)
    if (clock_enable) chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid <= _059_;
  assign \module_to_global.chacha20_pipeline_no_handshake_out  = clock_enable ? chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output[577:0] : 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_pipeline_no_handshake_out_valid  = clock_enable ? chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output[586] : 1'h0;
  assign _000_ = clock_enable ? comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _001_ = clock_enable ? comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _002_ = clock_enable ? comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _003_ = clock_enable ? comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _004_ = clock_enable ? comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _005_ = clock_enable ? comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _006_ = clock_enable ? comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _007_ = clock_enable ? comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _008_ = clock_enable ? comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _009_ = clock_enable ? comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _010_ = clock_enable ? comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _011_ = clock_enable ? comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _012_ = clock_enable ? comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _013_ = clock_enable ? comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _014_ = clock_enable ? comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _015_ = clock_enable ? comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _016_ = clock_enable ? comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _017_ = clock_enable ? comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _018_ = clock_enable ? comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _019_ = clock_enable ? comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _020_ = clock_enable ? comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _021_ = clock_enable ? comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _022_ = clock_enable ? comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _023_ = clock_enable ? comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _024_ = clock_enable ? comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _025_ = clock_enable ? comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _026_ = clock_enable ? comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _027_ = clock_enable ? comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _028_ = clock_enable ? comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _029_ = clock_enable ? comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _030_ = clock_enable ? comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _031_ = clock_enable ? comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _032_ = clock_enable ? comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _033_ = clock_enable ? comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _034_ = clock_enable ? comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _035_ = clock_enable ? comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _036_ = clock_enable ? comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _037_ = clock_enable ? comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _038_ = clock_enable ? comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _039_ = clock_enable ? comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _040_ = clock_enable ? comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _041_ = clock_enable ? comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _042_ = clock_enable ? comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _043_ = clock_enable ? comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _044_ = clock_enable ? comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _045_ = clock_enable ? comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _046_ = clock_enable ? comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _047_ = clock_enable ? comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _048_ = clock_enable ? comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _049_ = clock_enable ? comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _050_ = clock_enable ? comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _051_ = clock_enable ? comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _052_ = clock_enable ? comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _053_ = clock_enable ? comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _054_ = clock_enable ? comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _055_ = clock_enable ? comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _056_ = clock_enable ? comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _057_ = clock_enable ? comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  assign _058_ = clock_enable ? comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id : 8'hxx;
  assign _059_ = clock_enable ? comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid : 1'hx;
  chacha20_pipeline_no_handshake_in_reg_func_0clk_b45f1687 chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data.data (\global_to_module.chacha20_pipeline_no_handshake_in [960:0]),
    .\data.is_encrypt (\global_to_module.chacha20_pipeline_no_handshake_in [961]),
    .id(8'h00),
    .\return_output.data (chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_inputs),
    .\return_output.id (comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id),
    .\return_output.valid (comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid),
    .valid(\global_to_module.chacha20_pipeline_no_handshake_in_valid )
  );
  chacha20_pipeline_no_handshake_out_reg_func_0clk_b45f1687 chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data.data (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data[576:0]),
    .\data.is_encrypt (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data[577]),
    .id(chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id),
    .\return_output.data (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output[577:0]),
    .\return_output.id (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output[585:578]),
    .\return_output.valid (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_return_output[586]),
    .valid(chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid)
  );
  chacha_shared_pipeline_30clk_38a1af46 chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1 (
    .clk(clk),
    .\inputs.data (chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_inputs[960:0]),
    .\inputs.is_encrypt (chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_inputs[961]),
    .\return_output.data (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data[576:0]),
    .\return_output.is_encrypt (chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data[577])
  );
  assign chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_clock_enable = clock_enable;
  assign chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_data = \global_to_module.chacha20_pipeline_no_handshake_in ;
  assign chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_id = 8'h00;
  assign chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_return_output = { comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid, comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id, chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_inputs };
  assign chacha20_pipeline_no_handshake_in_reg_func_chacha20_pipeline_shared_c_l24_c86_c20b_valid = \global_to_module.chacha20_pipeline_no_handshake_in_valid ;
  assign chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign chacha_shared_pipeline_chacha20_pipeline_shared_c_l24_c279_33b1_return_output = chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_data;
  assign clk_en_internal = clock_enable;
  assign comb_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = clock_enable;
  assign comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage0_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage11_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage12_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage13_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage14_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage15_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage16_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage17_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage18_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage19_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage1_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage20_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage21_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage22_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage23_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage24_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage25_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage26_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage27_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage28_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage29_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage2_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage3_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage4_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage5_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage6_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage7_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage8_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
  assign reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_clock_enable = 1'h1;
  assign reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id = comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_id;
  assign reg_stage9_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid = comb_stage10_chacha20_pipeline_no_handshake_out_reg_func_chacha20_pipeline_shared_c_l24_c356_f489_valid;
endmodule

module chacha20_pipeline_no_handshake_in_reg_func_0clk_b45f1687(clk, clock_enable, \data.data , \data.is_encrypt , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [970:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [960:0] \data.data ;
  wire [960:0] \data.data ;
  input \data.is_encrypt ;
  wire \data.is_encrypt ;
  input [7:0] id;
  wire [7:0] id;
  wire [970:0] reg_comb_the_reg;
  output [961:0] \return_output.data ;
  wire [961:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [970:0] the_reg = 971'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.is_encrypt , \data.data  } : 971'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.is_encrypt , \data.data  };
  assign \return_output.data  = the_reg[961:0];
  assign \return_output.id  = the_reg[969:962];
  assign \return_output.valid  = the_reg[970];
endmodule

module chacha20_pipeline_no_handshake_out_reg_func_0clk_b45f1687(clk, clock_enable, \data.data , \data.is_encrypt , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [586:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [576:0] \data.data ;
  wire [576:0] \data.data ;
  input \data.is_encrypt ;
  wire \data.is_encrypt ;
  input [7:0] id;
  wire [7:0] id;
  wire [586:0] reg_comb_the_reg;
  output [577:0] \return_output.data ;
  wire [577:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [586:0] the_reg = 587'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.is_encrypt , \data.data  } : 587'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.is_encrypt , \data.data  };
  assign \return_output.data  = the_reg[577:0];
  assign \return_output.id  = the_reg[585:578];
  assign \return_output.valid  = the_reg[586];
endmodule

module chacha20_sharing_mux_0clk_262c3538(clk, clock_enable, \global_to_module.chacha20_encrypt_pipeline_in , \global_to_module.chacha20_pipeline_in_ready , \global_to_module.chacha20_decrypt_pipeline_in , \global_to_module.chacha20_pipeline_out , \global_to_module.chacha20_encrypt_pipeline_out_ready , \global_to_module.chacha20_decrypt_pipeline_out_ready , \module_to_global.chacha20_encrypt_pipeline_out , \module_to_global.chacha20_decrypt_pipeline_out , \module_to_global.chacha20_pipeline_in , \module_to_global.chacha20_pipeline_out_ready , \module_to_global.chacha20_encrypt_pipeline_in_ready , \module_to_global.chacha20_decrypt_pipeline_in_ready );
  wire _0_;
  reg chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond = 1'h0;
  wire chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse;
  wire chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue;
  wire chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output;
  reg [577:0] chacha20_decrypt_pipeline_out = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output;
  wire chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue;
  wire [577:0] chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output;
  wire chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  wire chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse;
  wire chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue;
  wire chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output;
  reg [577:0] chacha20_encrypt_pipeline_out = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output;
  wire chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue;
  wire [577:0] chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output;
  wire chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  wire [960:0] chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse;
  wire [960:0] chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue;
  wire [960:0] chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output;
  wire chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  wire chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse;
  wire chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue;
  wire chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue;
  wire chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [961:0] \global_to_module.chacha20_decrypt_pipeline_in ;
  wire [961:0] \global_to_module.chacha20_decrypt_pipeline_in ;
  input \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  wire \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  input [961:0] \global_to_module.chacha20_encrypt_pipeline_in ;
  wire [961:0] \global_to_module.chacha20_encrypt_pipeline_in ;
  input \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  wire \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  input \global_to_module.chacha20_pipeline_in_ready ;
  wire \global_to_module.chacha20_pipeline_in_ready ;
  input [578:0] \global_to_module.chacha20_pipeline_out ;
  wire [578:0] \global_to_module.chacha20_pipeline_out ;
  wire is_encrypt;
  output \module_to_global.chacha20_decrypt_pipeline_in_ready ;
  wire \module_to_global.chacha20_decrypt_pipeline_in_ready ;
  output [577:0] \module_to_global.chacha20_decrypt_pipeline_out ;
  wire [577:0] \module_to_global.chacha20_decrypt_pipeline_out ;
  output \module_to_global.chacha20_encrypt_pipeline_in_ready ;
  wire \module_to_global.chacha20_encrypt_pipeline_in_ready ;
  output [577:0] \module_to_global.chacha20_encrypt_pipeline_out ;
  wire [577:0] \module_to_global.chacha20_encrypt_pipeline_out ;
  output [962:0] \module_to_global.chacha20_pipeline_in ;
  wire [962:0] \module_to_global.chacha20_pipeline_in ;
  output \module_to_global.chacha20_pipeline_out_ready ;
  wire \module_to_global.chacha20_pipeline_out_ready ;
  wire [577:0] reg_comb_chacha20_decrypt_pipeline_out;
  wire [577:0] reg_comb_chacha20_encrypt_pipeline_out;
  wire reg_comb_is_encrypt;
  wire unary_op_not_chacha20_pipeline_shared_c_l59_c17_36a3_expr;
  wire unary_op_not_chacha20_pipeline_shared_c_l59_c17_36a3_return_output;
  always @(posedge clk)
    if (clock_enable) chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond <= _0_;
  assign \module_to_global.chacha20_pipeline_in  = clock_enable ? { chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output, chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond, chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output } : 963'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_pipeline_out_ready  = clock_enable ? chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output : 1'h0;
  assign \module_to_global.chacha20_encrypt_pipeline_in_ready  = clock_enable ? chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output : 1'h0;
  assign \module_to_global.chacha20_decrypt_pipeline_in_ready  = clock_enable ? chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output : 1'h0;
  assign \module_to_global.chacha20_encrypt_pipeline_out  = clock_enable ? reg_comb_chacha20_encrypt_pipeline_out : chacha20_encrypt_pipeline_out;
  always @(posedge clk)
    chacha20_encrypt_pipeline_out <= \module_to_global.chacha20_encrypt_pipeline_out ;
  assign \module_to_global.chacha20_decrypt_pipeline_out  = clock_enable ? reg_comb_chacha20_decrypt_pipeline_out : chacha20_decrypt_pipeline_out;
  always @(posedge clk)
    chacha20_decrypt_pipeline_out <= \module_to_global.chacha20_decrypt_pipeline_out ;
  assign _0_ = clock_enable ? reg_comb_is_encrypt : 1'hx;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba (
    .cond(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond),
    .iffalse(\global_to_module.chacha20_pipeline_in_ready ),
    .iftrue(1'h0),
    .return_output(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426 (
    .cond(\global_to_module.chacha20_pipeline_out [578]),
    .\iffalse.data (chacha20_decrypt_pipeline_out[576:0]),
    .\iffalse.valid (1'h0),
    .\iftrue.data (chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[576:0]),
    .\iftrue.valid (chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[577]),
    .\return_output.data (reg_comb_chacha20_decrypt_pipeline_out[576:0]),
    .\return_output.valid (reg_comb_chacha20_decrypt_pipeline_out[577])
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42 (
    .cond(\global_to_module.chacha20_pipeline_out [577]),
    .\iffalse.data (\global_to_module.chacha20_pipeline_out [576:0]),
    .\iffalse.valid (\global_to_module.chacha20_pipeline_out [578]),
    .\iftrue.data (chacha20_decrypt_pipeline_out[576:0]),
    .\iftrue.valid (1'h0),
    .\return_output.data (chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[576:0]),
    .\return_output.valid (chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba (
    .cond(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.chacha20_pipeline_in_ready ),
    .return_output(chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426 (
    .cond(\global_to_module.chacha20_pipeline_out [578]),
    .\iffalse.data (chacha20_encrypt_pipeline_out[576:0]),
    .\iffalse.valid (1'h0),
    .\iftrue.data (chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[576:0]),
    .\iftrue.valid (chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[577]),
    .\return_output.data (reg_comb_chacha20_encrypt_pipeline_out[576:0]),
    .\return_output.valid (reg_comb_chacha20_encrypt_pipeline_out[577])
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42 (
    .cond(\global_to_module.chacha20_pipeline_out [577]),
    .\iffalse.data (chacha20_encrypt_pipeline_out[576:0]),
    .\iffalse.valid (1'h0),
    .\iftrue.data (\global_to_module.chacha20_pipeline_out [576:0]),
    .\iftrue.valid (\global_to_module.chacha20_pipeline_out [578]),
    .\return_output.data (chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[576:0]),
    .\return_output.valid (chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue[577])
  );
  mux_uint1_t_chacha20_loop_body_in_t_chacha20_loop_body_in_t_0clk_de264c78 chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba (
    .cond(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond),
    .\iffalse.axis_in (\global_to_module.chacha20_decrypt_pipeline_in [576:0]),
    .\iffalse.counter (\global_to_module.chacha20_decrypt_pipeline_in [960:929]),
    .\iffalse.key (\global_to_module.chacha20_decrypt_pipeline_in [832:577]),
    .\iffalse.nonce (\global_to_module.chacha20_decrypt_pipeline_in [928:833]),
    .\iftrue.axis_in (\global_to_module.chacha20_encrypt_pipeline_in [576:0]),
    .\iftrue.counter (\global_to_module.chacha20_encrypt_pipeline_in [960:929]),
    .\iftrue.key (\global_to_module.chacha20_encrypt_pipeline_in [832:577]),
    .\iftrue.nonce (\global_to_module.chacha20_encrypt_pipeline_in [928:833]),
    .\return_output.axis_in (chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output[576:0]),
    .\return_output.counter (chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output[960:929]),
    .\return_output.key (chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output[832:577]),
    .\return_output.nonce (chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output[928:833])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba (
    .cond(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond),
    .iffalse(\global_to_module.chacha20_decrypt_pipeline_in [961]),
    .iftrue(\global_to_module.chacha20_encrypt_pipeline_in [961]),
    .return_output(chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426 (
    .cond(\global_to_module.chacha20_pipeline_out [578]),
    .iffalse(1'h0),
    .iftrue(chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue),
    .return_output(chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42 (
    .cond(\global_to_module.chacha20_pipeline_out [577]),
    .iffalse(\global_to_module.chacha20_decrypt_pipeline_out_ready ),
    .iftrue(\global_to_module.chacha20_encrypt_pipeline_out_ready ),
    .return_output(chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_pipeline_shared_c_l59_c17_36a3 (
    .expr(chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond),
    .return_output(reg_comb_is_encrypt)
  );
  assign chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse = \global_to_module.chacha20_pipeline_in_ready ;
  assign chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue = 1'h0;
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond = \global_to_module.chacha20_pipeline_out [578];
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse = { 1'h0, chacha20_decrypt_pipeline_out[576:0] };
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output = reg_comb_chacha20_decrypt_pipeline_out;
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond = \global_to_module.chacha20_pipeline_out [577];
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse = { \global_to_module.chacha20_pipeline_out [578], \global_to_module.chacha20_pipeline_out [576:0] };
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue = { 1'h0, chacha20_decrypt_pipeline_out[576:0] };
  assign chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output = chacha20_decrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  assign chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond = chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  assign chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse = 1'h0;
  assign chacha20_encrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue = \global_to_module.chacha20_pipeline_in_ready ;
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond = \global_to_module.chacha20_pipeline_out [578];
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse = { 1'h0, chacha20_encrypt_pipeline_out[576:0] };
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_return_output = reg_comb_chacha20_encrypt_pipeline_out;
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond = \global_to_module.chacha20_pipeline_out [577];
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse = { 1'h0, chacha20_encrypt_pipeline_out[576:0] };
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue = { \global_to_module.chacha20_pipeline_out [578], \global_to_module.chacha20_pipeline_out [576:0] };
  assign chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output = chacha20_encrypt_pipeline_out_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  assign chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond = chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  assign chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse = \global_to_module.chacha20_decrypt_pipeline_in [960:0];
  assign chacha20_pipeline_in_data_data_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue = \global_to_module.chacha20_encrypt_pipeline_in [960:0];
  assign chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond = chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  assign chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iffalse = \global_to_module.chacha20_decrypt_pipeline_in [961];
  assign chacha20_pipeline_in_valid_mux_chacha20_pipeline_shared_c_l50_c3_16ba_iftrue = \global_to_module.chacha20_encrypt_pipeline_in [961];
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_cond = \global_to_module.chacha20_pipeline_out [578];
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iffalse = 1'h0;
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_cond = \global_to_module.chacha20_pipeline_out [577];
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iffalse = \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_iftrue = \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  assign chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l63_c5_5c42_return_output = chacha20_pipeline_out_ready_mux_chacha20_pipeline_shared_c_l62_c3_c426_iftrue;
  assign clk_en_internal = clock_enable;
  assign is_encrypt = chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  assign unary_op_not_chacha20_pipeline_shared_c_l59_c17_36a3_expr = chacha20_decrypt_pipeline_in_ready_mux_chacha20_pipeline_shared_c_l50_c3_16ba_cond;
  assign unary_op_not_chacha20_pipeline_shared_c_l59_c17_36a3_return_output = reg_comb_is_encrypt;
endmodule

module chacha20_state_to_bytes_0clk_d3fba2d7(\x.state , \return_output.data );
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  input [511:0] \x.state ;
  wire [511:0] \x.state ;
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [511:480])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [191:160])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [159:128])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [127:96])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [95:64])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [63:32])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [31:0])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [479:448])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [447:416])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [415:384])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [383:352])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [351:320])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [319:288])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [287:256])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [255:224])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output),
    .x(\x.state [223:192])
  );
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [511:480];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [191:160];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [159:128];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [127:96];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [95:64];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [63:32];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [31:0];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [479:448];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [447:416];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [415:384];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [383:352];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [351:320];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [319:288];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [287:256];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [255:224];
  assign for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_x = \x.state [223:192];
  assign \return_output.data  = { for_chacha20_state_bytes_t_h_l16_c1_e550_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output, for_chacha20_state_bytes_t_h_l16_c1_e550_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_6433_return_output };
endmodule

module chacha20poly1305_decrypt_io_wires_0clk_c89b169c(\global_to_module.decrypt_s_axis_tdata , \global_to_module.decrypt_s_axis_tkeep , \global_to_module.decrypt_s_axis_tlast , \global_to_module.decrypt_s_axis_tvalid , \global_to_module.chacha20poly1305_decrypt_axis_in_ready , \global_to_module.decrypt_key , \global_to_module.decrypt_nonce , \global_to_module.decrypt_aad , \global_to_module.decrypt_aad_len , \global_to_module.chacha20poly1305_decrypt_axis_out , \global_to_module.decrypt_m_axis_tready , \global_to_module.chacha20poly1305_decrypt_is_verified_out , \module_to_global.chacha20poly1305_decrypt_axis_in , \module_to_global.decrypt_s_axis_tready , \module_to_global.chacha20poly1305_decrypt_key , \module_to_global.chacha20poly1305_decrypt_nonce , \module_to_global.chacha20poly1305_decrypt_aad , \module_to_global.chacha20poly1305_decrypt_aad_len , \module_to_global.decrypt_m_axis_tdata , \module_to_global.decrypt_m_axis_tkeep , \module_to_global.decrypt_m_axis_tlast 
, \module_to_global.decrypt_m_axis_tvalid , \module_to_global.chacha20poly1305_decrypt_axis_out_ready , \module_to_global.decrypt_m_verified );
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839_x;
  input \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
  wire \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20poly1305_decrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20poly1305_decrypt_axis_out ;
  input \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  wire \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  input [255:0] \global_to_module.decrypt_aad ;
  wire [255:0] \global_to_module.decrypt_aad ;
  input [7:0] \global_to_module.decrypt_aad_len ;
  wire [7:0] \global_to_module.decrypt_aad_len ;
  input [255:0] \global_to_module.decrypt_key ;
  wire [255:0] \global_to_module.decrypt_key ;
  input \global_to_module.decrypt_m_axis_tready ;
  wire \global_to_module.decrypt_m_axis_tready ;
  input [95:0] \global_to_module.decrypt_nonce ;
  wire [95:0] \global_to_module.decrypt_nonce ;
  input [127:0] \global_to_module.decrypt_s_axis_tdata ;
  wire [127:0] \global_to_module.decrypt_s_axis_tdata ;
  input [15:0] \global_to_module.decrypt_s_axis_tkeep ;
  wire [15:0] \global_to_module.decrypt_s_axis_tkeep ;
  input \global_to_module.decrypt_s_axis_tlast ;
  wire \global_to_module.decrypt_s_axis_tlast ;
  input \global_to_module.decrypt_s_axis_tvalid ;
  wire \global_to_module.decrypt_s_axis_tvalid ;
  output [255:0] \module_to_global.chacha20poly1305_decrypt_aad ;
  wire [255:0] \module_to_global.chacha20poly1305_decrypt_aad ;
  output [7:0] \module_to_global.chacha20poly1305_decrypt_aad_len ;
  wire [7:0] \module_to_global.chacha20poly1305_decrypt_aad_len ;
  output [145:0] \module_to_global.chacha20poly1305_decrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20poly1305_decrypt_axis_in ;
  output \module_to_global.chacha20poly1305_decrypt_axis_out_ready ;
  wire \module_to_global.chacha20poly1305_decrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20poly1305_decrypt_key ;
  wire [255:0] \module_to_global.chacha20poly1305_decrypt_key ;
  output [95:0] \module_to_global.chacha20poly1305_decrypt_nonce ;
  wire [95:0] \module_to_global.chacha20poly1305_decrypt_nonce ;
  output [127:0] \module_to_global.decrypt_m_axis_tdata ;
  wire [127:0] \module_to_global.decrypt_m_axis_tdata ;
  output [15:0] \module_to_global.decrypt_m_axis_tkeep ;
  wire [15:0] \module_to_global.decrypt_m_axis_tkeep ;
  output \module_to_global.decrypt_m_axis_tlast ;
  wire \module_to_global.decrypt_m_axis_tlast ;
  output \module_to_global.decrypt_m_axis_tvalid ;
  wire \module_to_global.decrypt_m_axis_tvalid ;
  output \module_to_global.decrypt_m_verified ;
  wire \module_to_global.decrypt_m_verified ;
  output \module_to_global.decrypt_s_axis_tready ;
  wire \module_to_global.decrypt_s_axis_tready ;
  const_sr_0_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_80_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_88_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_96_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_104_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_112_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_120_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_8_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_16_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_24_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_32_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_40_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_48_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_56_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_64_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_72_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_10_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_11_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_12_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_13_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_14_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_15_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_1_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_2_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_3_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_4_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_5_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_6_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_7_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_8_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_9_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9 (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_0_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_80_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_88_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_8_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_16_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_24_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_32_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_40_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_48_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_56_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_64_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_72_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839 (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839_x = \global_to_module.decrypt_aad ;
  assign \module_to_global.chacha20poly1305_decrypt_aad  = { for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_90bd_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_e839_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_aad_len  = \global_to_module.decrypt_aad_len ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_in  = { \global_to_module.decrypt_s_axis_tvalid , \global_to_module.decrypt_s_axis_tlast , for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_b5c7_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_cd50_return_output[0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_8598_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_9a57_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_axis_out_ready  = \global_to_module.decrypt_m_axis_tready ;
  assign \module_to_global.chacha20poly1305_decrypt_key  = { for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_5e29_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_dba9_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_nonce  = { for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_75c0_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_d13e_return_output[7:0] };
  assign \module_to_global.decrypt_m_axis_tdata  = { \global_to_module.chacha20poly1305_decrypt_axis_out [7:0], \global_to_module.chacha20poly1305_decrypt_axis_out [15:8], \global_to_module.chacha20poly1305_decrypt_axis_out [23:16], \global_to_module.chacha20poly1305_decrypt_axis_out [31:24], \global_to_module.chacha20poly1305_decrypt_axis_out [39:32], \global_to_module.chacha20poly1305_decrypt_axis_out [47:40], \global_to_module.chacha20poly1305_decrypt_axis_out [55:48], \global_to_module.chacha20poly1305_decrypt_axis_out [63:56], \global_to_module.chacha20poly1305_decrypt_axis_out [71:64], \global_to_module.chacha20poly1305_decrypt_axis_out [79:72], \global_to_module.chacha20poly1305_decrypt_axis_out [87:80], \global_to_module.chacha20poly1305_decrypt_axis_out [95:88], \global_to_module.chacha20poly1305_decrypt_axis_out [103:96], \global_to_module.chacha20poly1305_decrypt_axis_out [111:104], \global_to_module.chacha20poly1305_decrypt_axis_out [119:112], \global_to_module.chacha20poly1305_decrypt_axis_out [127:120] };
  assign \module_to_global.decrypt_m_axis_tkeep  = { \global_to_module.chacha20poly1305_decrypt_axis_out [128], \global_to_module.chacha20poly1305_decrypt_axis_out [129], \global_to_module.chacha20poly1305_decrypt_axis_out [130], \global_to_module.chacha20poly1305_decrypt_axis_out [131], \global_to_module.chacha20poly1305_decrypt_axis_out [132], \global_to_module.chacha20poly1305_decrypt_axis_out [133], \global_to_module.chacha20poly1305_decrypt_axis_out [134], \global_to_module.chacha20poly1305_decrypt_axis_out [135], \global_to_module.chacha20poly1305_decrypt_axis_out [136], \global_to_module.chacha20poly1305_decrypt_axis_out [137], \global_to_module.chacha20poly1305_decrypt_axis_out [138], \global_to_module.chacha20poly1305_decrypt_axis_out [139], \global_to_module.chacha20poly1305_decrypt_axis_out [140], \global_to_module.chacha20poly1305_decrypt_axis_out [141], \global_to_module.chacha20poly1305_decrypt_axis_out [142], \global_to_module.chacha20poly1305_decrypt_axis_out [143] };
  assign \module_to_global.decrypt_m_axis_tlast  = \global_to_module.chacha20poly1305_decrypt_axis_out [144];
  assign \module_to_global.decrypt_m_axis_tvalid  = \global_to_module.chacha20poly1305_decrypt_axis_out [145];
  assign \module_to_global.decrypt_m_verified  = \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  assign \module_to_global.decrypt_s_axis_tready  = \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
endmodule

module chacha20poly1305_encrypt_decrypt_shared(clk_80p0, encrypt_key, encrypt_nonce, encrypt_aad, encrypt_aad_len, encrypt_s_axis_tdata, encrypt_s_axis_tkeep, encrypt_s_axis_tlast, encrypt_s_axis_tvalid, encrypt_m_axis_tready, decrypt_key, decrypt_nonce, decrypt_aad, decrypt_aad_len, decrypt_s_axis_tdata, decrypt_s_axis_tkeep, decrypt_s_axis_tlast, decrypt_s_axis_tvalid, decrypt_m_axis_tready, encrypt_s_axis_tready, encrypt_m_axis_tdata
, encrypt_m_axis_tkeep, encrypt_m_axis_tlast, encrypt_m_axis_tvalid, decrypt_s_axis_tready, decrypt_m_axis_tdata, decrypt_m_axis_tkeep, decrypt_m_axis_tlast, decrypt_m_axis_tvalid, decrypt_m_verified);
  input clk_80p0;
  wire clk_80p0;
  wire [145:0] clk_cross_verify_fifo_fifo_return_output;
  input [255:0] decrypt_aad;
  wire [255:0] decrypt_aad;
  input [7:0] decrypt_aad_len;
  wire [7:0] decrypt_aad_len;
  input [255:0] decrypt_key;
  wire [255:0] decrypt_key;
  output [127:0] decrypt_m_axis_tdata;
  wire [127:0] decrypt_m_axis_tdata;
  output [15:0] decrypt_m_axis_tkeep;
  wire [15:0] decrypt_m_axis_tkeep;
  output decrypt_m_axis_tlast;
  wire decrypt_m_axis_tlast;
  input decrypt_m_axis_tready;
  wire decrypt_m_axis_tready;
  output decrypt_m_axis_tvalid;
  wire decrypt_m_axis_tvalid;
  output decrypt_m_verified;
  wire decrypt_m_verified;
  input [95:0] decrypt_nonce;
  wire [95:0] decrypt_nonce;
  input [127:0] decrypt_s_axis_tdata;
  wire [127:0] decrypt_s_axis_tdata;
  input [15:0] decrypt_s_axis_tkeep;
  wire [15:0] decrypt_s_axis_tkeep;
  input decrypt_s_axis_tlast;
  wire decrypt_s_axis_tlast;
  output decrypt_s_axis_tready;
  wire decrypt_s_axis_tready;
  input decrypt_s_axis_tvalid;
  wire decrypt_s_axis_tvalid;
  input [255:0] encrypt_aad;
  wire [255:0] encrypt_aad;
  input [7:0] encrypt_aad_len;
  wire [7:0] encrypt_aad_len;
  input [255:0] encrypt_key;
  wire [255:0] encrypt_key;
  output [127:0] encrypt_m_axis_tdata;
  wire [127:0] encrypt_m_axis_tdata;
  output [15:0] encrypt_m_axis_tkeep;
  wire [15:0] encrypt_m_axis_tkeep;
  output encrypt_m_axis_tlast;
  wire encrypt_m_axis_tlast;
  input encrypt_m_axis_tready;
  wire encrypt_m_axis_tready;
  output encrypt_m_axis_tvalid;
  wire encrypt_m_axis_tvalid;
  input [95:0] encrypt_nonce;
  wire [95:0] encrypt_nonce;
  input [127:0] encrypt_s_axis_tdata;
  wire [127:0] encrypt_s_axis_tdata;
  input [15:0] encrypt_s_axis_tkeep;
  wire [15:0] encrypt_s_axis_tkeep;
  input encrypt_s_axis_tlast;
  wire encrypt_s_axis_tlast;
  output encrypt_s_axis_tready;
  wire encrypt_s_axis_tready;
  input encrypt_s_axis_tvalid;
  wire encrypt_s_axis_tvalid;
  wire [18648:0] global_to_module;
  wire [17419:0] module_to_global;
  append_auth_tag_0clk_08de2a73 append_auth_tag_0clk_08de2a73 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.append_auth_tag_auth_tag_in (global_to_module[11057:10929]),
    .\global_to_module.append_auth_tag_axis_in (global_to_module[10927:10782]),
    .\global_to_module.append_auth_tag_axis_out_ready (global_to_module[10928]),
    .\module_to_global.append_auth_tag_auth_tag_in_ready (global_to_module[12503]),
    .\module_to_global.append_auth_tag_axis_in_ready (global_to_module[11962]),
    .\module_to_global.append_auth_tag_axis_out (global_to_module[12649:12504])
  );
  chacha20_decrypt_0clk_0a498d4a chacha20_decrypt_0clk_0a498d4a (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_decrypt_axis_in (global_to_module[14059:13914]),
    .\global_to_module.chacha20_decrypt_axis_out_ready (global_to_module[14061]),
    .\global_to_module.chacha20_decrypt_key (global_to_module[13817:13562]),
    .\global_to_module.chacha20_decrypt_nonce (global_to_module[13913:13818]),
    .\global_to_module.chacha20_decrypt_pipeline_in_ready (global_to_module[14062]),
    .\global_to_module.chacha20_decrypt_pipeline_out (global_to_module[14640:14063]),
    .\global_to_module.chacha20_decrypt_poly_key_ready (global_to_module[14060]),
    .\module_to_global.chacha20_decrypt_axis_in_ready (global_to_module[17533]),
    .\module_to_global.chacha20_decrypt_axis_out (global_to_module[18496:18351]),
    .\module_to_global.chacha20_decrypt_pipeline_in (global_to_module[4430:3469]),
    .\module_to_global.chacha20_decrypt_pipeline_out_ready (global_to_module[5011]),
    .\module_to_global.chacha20_decrypt_poly_key (global_to_module[17530:17274])
  );
  chacha20_encrypt_0clk_0a498d4a chacha20_encrypt_0clk_0a498d4a (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_encrypt_axis_in (global_to_module[9063:8918]),
    .\global_to_module.chacha20_encrypt_axis_out_ready (global_to_module[9065]),
    .\global_to_module.chacha20_encrypt_key (global_to_module[8821:8566]),
    .\global_to_module.chacha20_encrypt_nonce (global_to_module[8917:8822]),
    .\global_to_module.chacha20_encrypt_pipeline_in_ready (global_to_module[9066]),
    .\global_to_module.chacha20_encrypt_pipeline_out (global_to_module[9644:9067]),
    .\global_to_module.chacha20_encrypt_poly_key_ready (global_to_module[9064]),
    .\module_to_global.chacha20_encrypt_axis_in_ready (global_to_module[11204]),
    .\module_to_global.chacha20_encrypt_axis_out (global_to_module[11960:11815]),
    .\module_to_global.chacha20_encrypt_pipeline_in (global_to_module[3467:2506]),
    .\module_to_global.chacha20_encrypt_pipeline_out_ready (global_to_module[5010]),
    .\module_to_global.chacha20_encrypt_poly_key (global_to_module[11813:11557])
  );
  chacha20_pipeline_handshake_0clk_e7061422 chacha20_pipeline_handshake_0clk_e7061422 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_pipeline_in (global_to_module[1925:963]),
    .\global_to_module.chacha20_pipeline_no_handshake_out (global_to_module[2504:1927]),
    .\global_to_module.chacha20_pipeline_no_handshake_out_valid (global_to_module[1926]),
    .\global_to_module.chacha20_pipeline_out_ready (global_to_module[2505]),
    .\module_to_global.chacha20_pipeline_in_ready (global_to_module[3468]),
    .\module_to_global.chacha20_pipeline_no_handshake_in (global_to_module[961:0]),
    .\module_to_global.chacha20_pipeline_no_handshake_in_valid (global_to_module[962]),
    .\module_to_global.chacha20_pipeline_out (global_to_module[5009:4431])
  );
  chacha20_pipeline_no_handshake_30clk_926ffbef chacha20_pipeline_no_handshake_30clk_926ffbef (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_pipeline_no_handshake_in (global_to_module[961:0]),
    .\global_to_module.chacha20_pipeline_no_handshake_in_valid (global_to_module[962]),
    .\module_to_global.chacha20_pipeline_no_handshake_out (global_to_module[2504:1927]),
    .\module_to_global.chacha20_pipeline_no_handshake_out_valid (global_to_module[1926])
  );
  chacha20_sharing_mux_0clk_262c3538 chacha20_sharing_mux_0clk_262c3538 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_decrypt_pipeline_in (global_to_module[4430:3469]),
    .\global_to_module.chacha20_decrypt_pipeline_out_ready (global_to_module[5011]),
    .\global_to_module.chacha20_encrypt_pipeline_in (global_to_module[3467:2506]),
    .\global_to_module.chacha20_encrypt_pipeline_out_ready (global_to_module[5010]),
    .\global_to_module.chacha20_pipeline_in_ready (global_to_module[3468]),
    .\global_to_module.chacha20_pipeline_out (global_to_module[5009:4431]),
    .\module_to_global.chacha20_decrypt_pipeline_in_ready (global_to_module[14062]),
    .\module_to_global.chacha20_decrypt_pipeline_out (global_to_module[14640:14063]),
    .\module_to_global.chacha20_encrypt_pipeline_in_ready (global_to_module[9066]),
    .\module_to_global.chacha20_encrypt_pipeline_out (global_to_module[9644:9067]),
    .\module_to_global.chacha20_pipeline_in (global_to_module[1925:963]),
    .\module_to_global.chacha20_pipeline_out_ready (global_to_module[2505])
  );
  chacha20poly1305_decrypt_io_wires_0clk_c89b169c chacha20poly1305_decrypt_io_wires_0clk_c89b169c (
    .\global_to_module.chacha20poly1305_decrypt_axis_in_ready (global_to_module[12797]),
    .\global_to_module.chacha20poly1305_decrypt_axis_out (global_to_module[13559:13414]),
    .\global_to_module.chacha20poly1305_decrypt_is_verified_out (global_to_module[13561]),
    .\global_to_module.decrypt_aad (decrypt_aad),
    .\global_to_module.decrypt_aad_len (decrypt_aad_len),
    .\global_to_module.decrypt_key (decrypt_key),
    .\global_to_module.decrypt_m_axis_tready (decrypt_m_axis_tready),
    .\global_to_module.decrypt_nonce (decrypt_nonce),
    .\global_to_module.decrypt_s_axis_tdata (decrypt_s_axis_tdata),
    .\global_to_module.decrypt_s_axis_tkeep (decrypt_s_axis_tkeep),
    .\global_to_module.decrypt_s_axis_tlast (decrypt_s_axis_tlast),
    .\global_to_module.decrypt_s_axis_tvalid (decrypt_s_axis_tvalid),
    .\module_to_global.chacha20poly1305_decrypt_aad (global_to_module[17935:17680]),
    .\module_to_global.chacha20poly1305_decrypt_aad_len (global_to_module[17943:17936]),
    .\module_to_global.chacha20poly1305_decrypt_axis_in (global_to_module[16920:16775]),
    .\module_to_global.chacha20poly1305_decrypt_axis_out_ready (global_to_module[18647]),
    .\module_to_global.chacha20poly1305_decrypt_key (global_to_module[17177:16922]),
    .\module_to_global.chacha20poly1305_decrypt_nonce (global_to_module[17273:17178]),
    .\module_to_global.decrypt_m_axis_tdata (decrypt_m_axis_tdata),
    .\module_to_global.decrypt_m_axis_tkeep (decrypt_m_axis_tkeep),
    .\module_to_global.decrypt_m_axis_tlast (decrypt_m_axis_tlast),
    .\module_to_global.decrypt_m_axis_tvalid (decrypt_m_axis_tvalid),
    .\module_to_global.decrypt_m_verified (decrypt_m_verified),
    .\module_to_global.decrypt_s_axis_tready (decrypt_s_axis_tready)
  );
  chacha20poly1305_encrypt_io_wires_0clk_c89b169c chacha20poly1305_encrypt_io_wires_0clk_c89b169c (
    .\global_to_module.chacha20poly1305_encrypt_axis_in_ready (global_to_module[7802]),
    .\global_to_module.chacha20poly1305_encrypt_axis_out (global_to_module[8564:8419]),
    .\global_to_module.encrypt_aad (encrypt_aad),
    .\global_to_module.encrypt_aad_len (encrypt_aad_len),
    .\global_to_module.encrypt_key (encrypt_key),
    .\global_to_module.encrypt_m_axis_tready (encrypt_m_axis_tready),
    .\global_to_module.encrypt_nonce (encrypt_nonce),
    .\global_to_module.encrypt_s_axis_tdata (encrypt_s_axis_tdata),
    .\global_to_module.encrypt_s_axis_tkeep (encrypt_s_axis_tkeep),
    .\global_to_module.encrypt_s_axis_tlast (encrypt_s_axis_tlast),
    .\global_to_module.encrypt_s_axis_tvalid (encrypt_s_axis_tvalid),
    .\module_to_global.chacha20poly1305_encrypt_aad (global_to_module[12218:11963]),
    .\module_to_global.chacha20poly1305_encrypt_aad_len (global_to_module[12226:12219]),
    .\module_to_global.chacha20poly1305_encrypt_axis_in (global_to_module[11203:11058]),
    .\module_to_global.chacha20poly1305_encrypt_axis_out_ready (global_to_module[12650]),
    .\module_to_global.chacha20poly1305_encrypt_key (global_to_module[11460:11205]),
    .\module_to_global.chacha20poly1305_encrypt_nonce (global_to_module[11556:11461]),
    .\module_to_global.encrypt_m_axis_tdata (encrypt_m_axis_tdata),
    .\module_to_global.encrypt_m_axis_tkeep (encrypt_m_axis_tkeep),
    .\module_to_global.encrypt_m_axis_tlast (encrypt_m_axis_tlast),
    .\module_to_global.encrypt_m_axis_tvalid (encrypt_m_axis_tvalid),
    .\module_to_global.encrypt_s_axis_tready (encrypt_s_axis_tready)
  );
  decrypt_dataflow_0clk_fc74e538 decrypt_dataflow_0clk_fc74e538 (
    .\global_to_module.chacha20_decrypt_axis_in_ready (global_to_module[17533]),
    .\global_to_module.chacha20_decrypt_axis_out (global_to_module[18496:18351]),
    .\global_to_module.chacha20_decrypt_poly_key (global_to_module[17530:17274]),
    .\global_to_module.chacha20poly1305_decrypt_aad (global_to_module[17935:17680]),
    .\global_to_module.chacha20poly1305_decrypt_aad_len (global_to_module[17943:17936]),
    .\global_to_module.chacha20poly1305_decrypt_axis_in (global_to_module[16920:16775]),
    .\global_to_module.chacha20poly1305_decrypt_axis_out_ready (global_to_module[18647]),
    .\global_to_module.chacha20poly1305_decrypt_key (global_to_module[17177:16922]),
    .\global_to_module.chacha20poly1305_decrypt_nonce (global_to_module[17273:17178]),
    .\global_to_module.poly1305_mac_decrypt_auth_tag (global_to_module[18349:18221]),
    .\global_to_module.poly1305_mac_decrypt_data_in_ready (global_to_module[18090]),
    .\global_to_module.poly1305_mac_decrypt_key_ready (global_to_module[17531]),
    .\global_to_module.poly1305_verify_auth_tag_ready (global_to_module[18220]),
    .\global_to_module.poly1305_verify_calc_tag_ready (global_to_module[18350]),
    .\global_to_module.poly1305_verify_tags_match (global_to_module[18499:18498]),
    .\global_to_module.prep_auth_data_decrypt_axis_in_ready (global_to_module[17532]),
    .\global_to_module.prep_auth_data_decrypt_axis_out (global_to_module[18089:17944]),
    .\global_to_module.strip_auth_tag_auth_tag_out (global_to_module[18219:18091]),
    .\global_to_module.strip_auth_tag_axis_in_ready (global_to_module[16921]),
    .\global_to_module.strip_auth_tag_axis_out (global_to_module[17679:17534]),
    .\global_to_module.wait_to_verify_axis_in_ready (global_to_module[18497]),
    .\global_to_module.wait_to_verify_axis_out (global_to_module[18646:18501]),
    .\global_to_module.wait_to_verify_is_verified_out (global_to_module[18648]),
    .\global_to_module.wait_to_verify_verify_bit_ready (global_to_module[18500]),
    .\module_to_global.chacha20_decrypt_axis_in (global_to_module[14059:13914]),
    .\module_to_global.chacha20_decrypt_axis_out_ready (global_to_module[14061]),
    .\module_to_global.chacha20_decrypt_key (global_to_module[13817:13562]),
    .\module_to_global.chacha20_decrypt_nonce (global_to_module[13913:13818]),
    .\module_to_global.chacha20_decrypt_poly_key_ready (global_to_module[14060]),
    .\module_to_global.chacha20poly1305_decrypt_axis_in_ready (global_to_module[12797]),
    .\module_to_global.chacha20poly1305_decrypt_axis_out (global_to_module[13559:13414]),
    .\module_to_global.chacha20poly1305_decrypt_is_verified_out (global_to_module[13561]),
    .\module_to_global.poly1305_mac_decrypt_auth_tag_ready (global_to_module[15455]),
    .\module_to_global.poly1305_mac_decrypt_data_in (global_to_module[15454:15309]),
    .\module_to_global.poly1305_mac_decrypt_key (global_to_module[15308:15052]),
    .\module_to_global.poly1305_verify_auth_tag (global_to_module[15906:15778]),
    .\module_to_global.poly1305_verify_calc_tag (global_to_module[16035:15907]),
    .\module_to_global.poly1305_verify_tags_match_ready (global_to_module[16036]),
    .\module_to_global.prep_auth_data_decrypt_aad (global_to_module[14896:14641]),
    .\module_to_global.prep_auth_data_decrypt_aad_len (global_to_module[14904:14897]),
    .\module_to_global.prep_auth_data_decrypt_axis_in (global_to_module[15050:14905]),
    .\module_to_global.prep_auth_data_decrypt_axis_out_ready (global_to_module[15051]),
    .\module_to_global.strip_auth_tag_auth_tag_out_ready (global_to_module[16184]),
    .\module_to_global.strip_auth_tag_axis_in (global_to_module[16182:16037]),
    .\module_to_global.strip_auth_tag_axis_out_ready (global_to_module[16183]),
    .\module_to_global.wait_to_verify_axis_in (global_to_module[16624:16479]),
    .\module_to_global.wait_to_verify_axis_out_ready (global_to_module[16774]),
    .\module_to_global.wait_to_verify_verify_bit (global_to_module[16773:16772])
  );
  encrypt_dataflow_0clk_098d5770 encrypt_dataflow_0clk_098d5770 (
    .\global_to_module.append_auth_tag_auth_tag_in_ready (global_to_module[12503]),
    .\global_to_module.append_auth_tag_axis_in_ready (global_to_module[11962]),
    .\global_to_module.append_auth_tag_axis_out (global_to_module[12649:12504]),
    .\global_to_module.chacha20_encrypt_axis_in_ready (global_to_module[11204]),
    .\global_to_module.chacha20_encrypt_axis_out (global_to_module[11960:11815]),
    .\global_to_module.chacha20_encrypt_poly_key (global_to_module[11813:11557]),
    .\global_to_module.chacha20poly1305_encrypt_aad (global_to_module[12218:11963]),
    .\global_to_module.chacha20poly1305_encrypt_aad_len (global_to_module[12226:12219]),
    .\global_to_module.chacha20poly1305_encrypt_axis_in (global_to_module[11203:11058]),
    .\global_to_module.chacha20poly1305_encrypt_axis_out_ready (global_to_module[12650]),
    .\global_to_module.chacha20poly1305_encrypt_key (global_to_module[11460:11205]),
    .\global_to_module.chacha20poly1305_encrypt_nonce (global_to_module[11556:11461]),
    .\global_to_module.poly1305_mac_encrypt_auth_tag (global_to_module[12502:12374]),
    .\global_to_module.poly1305_mac_encrypt_data_in_ready (global_to_module[12373]),
    .\global_to_module.poly1305_mac_encrypt_key_ready (global_to_module[11814]),
    .\global_to_module.prep_auth_data_encrypt_axis_in_ready (global_to_module[11961]),
    .\global_to_module.prep_auth_data_encrypt_axis_out (global_to_module[12372:12227]),
    .\module_to_global.append_auth_tag_auth_tag_in (global_to_module[11057:10929]),
    .\module_to_global.append_auth_tag_axis_in (global_to_module[10927:10782]),
    .\module_to_global.append_auth_tag_axis_out_ready (global_to_module[10928]),
    .\module_to_global.chacha20_encrypt_axis_in (global_to_module[9063:8918]),
    .\module_to_global.chacha20_encrypt_axis_out_ready (global_to_module[9065]),
    .\module_to_global.chacha20_encrypt_key (global_to_module[8821:8566]),
    .\module_to_global.chacha20_encrypt_nonce (global_to_module[8917:8822]),
    .\module_to_global.chacha20_encrypt_poly_key_ready (global_to_module[9064]),
    .\module_to_global.chacha20poly1305_encrypt_axis_in_ready (global_to_module[7802]),
    .\module_to_global.chacha20poly1305_encrypt_axis_out (global_to_module[8564:8419]),
    .\module_to_global.poly1305_mac_encrypt_auth_tag_ready (global_to_module[10459]),
    .\module_to_global.poly1305_mac_encrypt_data_in (global_to_module[10458:10313]),
    .\module_to_global.poly1305_mac_encrypt_key (global_to_module[10312:10056]),
    .\module_to_global.prep_auth_data_encrypt_aad (global_to_module[9900:9645]),
    .\module_to_global.prep_auth_data_encrypt_aad_len (global_to_module[9908:9901]),
    .\module_to_global.prep_auth_data_encrypt_axis_in (global_to_module[10054:9909]),
    .\module_to_global.prep_auth_data_encrypt_axis_out_ready (global_to_module[10055])
  );
  poly1305_mac_decrypt_0clk_d66012d5 poly1305_mac_decrypt_0clk_d66012d5 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_decrypt_auth_tag_ready (global_to_module[15455]),
    .\global_to_module.poly1305_mac_decrypt_data_in (global_to_module[15454:15309]),
    .\global_to_module.poly1305_mac_decrypt_key (global_to_module[15308:15052]),
    .\global_to_module.poly1305_mac_decrypt_pipeline_in_ready (global_to_module[15777]),
    .\global_to_module.poly1305_mac_decrypt_pipeline_out (global_to_module[15775:15456]),
    .\global_to_module.poly1305_mac_decrypt_pipeline_out_valid (global_to_module[15776]),
    .\module_to_global.poly1305_mac_decrypt_auth_tag (global_to_module[18349:18221]),
    .\module_to_global.poly1305_mac_decrypt_data_in_ready (global_to_module[18090]),
    .\module_to_global.poly1305_mac_decrypt_key_ready (global_to_module[17531]),
    .\module_to_global.poly1305_mac_decrypt_pipeline_in (global_to_module[7325:6558]),
    .\module_to_global.poly1305_mac_decrypt_pipeline_in_valid (global_to_module[7326])
  );
  poly1305_mac_encrypt_0clk_d66012d5 poly1305_mac_encrypt_0clk_d66012d5 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_encrypt_auth_tag_ready (global_to_module[10459]),
    .\global_to_module.poly1305_mac_encrypt_data_in (global_to_module[10458:10313]),
    .\global_to_module.poly1305_mac_encrypt_key (global_to_module[10312:10056]),
    .\global_to_module.poly1305_mac_encrypt_pipeline_in_ready (global_to_module[10781]),
    .\global_to_module.poly1305_mac_encrypt_pipeline_out (global_to_module[10779:10460]),
    .\global_to_module.poly1305_mac_encrypt_pipeline_out_valid (global_to_module[10780]),
    .\module_to_global.poly1305_mac_encrypt_auth_tag (global_to_module[12502:12374]),
    .\module_to_global.poly1305_mac_encrypt_data_in_ready (global_to_module[12373]),
    .\module_to_global.poly1305_mac_encrypt_key_ready (global_to_module[11814]),
    .\module_to_global.poly1305_mac_encrypt_pipeline_in (global_to_module[6556:5789]),
    .\module_to_global.poly1305_mac_encrypt_pipeline_in_valid (global_to_module[6557])
  );
  poly1305_mac_pipeline_5clk_3e7befc4 poly1305_mac_pipeline_5clk_3e7befc4 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_pipeline_in (global_to_module[5779:5012]),
    .\global_to_module.poly1305_mac_pipeline_in_id (global_to_module[5787:5780]),
    .\global_to_module.poly1305_mac_pipeline_in_valid (global_to_module[5788]),
    .\module_to_global.poly1305_mac_pipeline_out (global_to_module[7655:7336]),
    .\module_to_global.poly1305_mac_pipeline_out_id (global_to_module[7335:7328]),
    .\module_to_global.poly1305_mac_pipeline_out_valid (global_to_module[7327])
  );
  poly1305_mac_sharing_mux_0clk_b6546dec poly1305_mac_sharing_mux_0clk_b6546dec (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_decrypt_pipeline_in (global_to_module[7325:6558]),
    .\global_to_module.poly1305_mac_decrypt_pipeline_in_valid (global_to_module[7326]),
    .\global_to_module.poly1305_mac_encrypt_pipeline_in (global_to_module[6556:5789]),
    .\global_to_module.poly1305_mac_encrypt_pipeline_in_valid (global_to_module[6557]),
    .\global_to_module.poly1305_mac_pipeline_out (global_to_module[7655:7336]),
    .\global_to_module.poly1305_mac_pipeline_out_id (global_to_module[7335:7328]),
    .\global_to_module.poly1305_mac_pipeline_out_valid (global_to_module[7327]),
    .\module_to_global.poly1305_mac_decrypt_pipeline_in_ready (global_to_module[15777]),
    .\module_to_global.poly1305_mac_decrypt_pipeline_out (global_to_module[15775:15456]),
    .\module_to_global.poly1305_mac_decrypt_pipeline_out_valid (global_to_module[15776]),
    .\module_to_global.poly1305_mac_encrypt_pipeline_in_ready (global_to_module[10781]),
    .\module_to_global.poly1305_mac_encrypt_pipeline_out (global_to_module[10779:10460]),
    .\module_to_global.poly1305_mac_encrypt_pipeline_out_valid (global_to_module[10780]),
    .\module_to_global.poly1305_mac_pipeline_in (global_to_module[5779:5012]),
    .\module_to_global.poly1305_mac_pipeline_in_id (global_to_module[5787:5780]),
    .\module_to_global.poly1305_mac_pipeline_in_valid (global_to_module[5788])
  );
  poly1305_verify_decrypt_0clk_08de2a73 poly1305_verify_decrypt_0clk_08de2a73 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_verify_auth_tag (global_to_module[15906:15778]),
    .\global_to_module.poly1305_verify_calc_tag (global_to_module[16035:15907]),
    .\global_to_module.poly1305_verify_tags_match_ready (global_to_module[16036]),
    .\module_to_global.poly1305_verify_auth_tag_ready (global_to_module[18220]),
    .\module_to_global.poly1305_verify_calc_tag_ready (global_to_module[18350]),
    .\module_to_global.poly1305_verify_tags_match (global_to_module[18499:18498])
  );
  prep_auth_data_decrypt_0clk_4a74e401 prep_auth_data_decrypt_0clk_4a74e401 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.prep_auth_data_decrypt_aad (global_to_module[14896:14641]),
    .\global_to_module.prep_auth_data_decrypt_aad_len (global_to_module[14904:14897]),
    .\global_to_module.prep_auth_data_decrypt_axis_in (global_to_module[15050:14905]),
    .\global_to_module.prep_auth_data_decrypt_axis_out_ready (global_to_module[15051]),
    .\module_to_global.prep_auth_data_decrypt_axis_in_ready (global_to_module[17532]),
    .\module_to_global.prep_auth_data_decrypt_axis_out (global_to_module[18089:17944])
  );
  prep_auth_data_encrypt_0clk_4a74e401 prep_auth_data_encrypt_0clk_4a74e401 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.prep_auth_data_encrypt_aad (global_to_module[9900:9645]),
    .\global_to_module.prep_auth_data_encrypt_aad_len (global_to_module[9908:9901]),
    .\global_to_module.prep_auth_data_encrypt_axis_in (global_to_module[10054:9909]),
    .\global_to_module.prep_auth_data_encrypt_axis_out_ready (global_to_module[10055]),
    .\module_to_global.prep_auth_data_encrypt_axis_in_ready (global_to_module[11961]),
    .\module_to_global.prep_auth_data_encrypt_axis_out (global_to_module[12372:12227])
  );
  strip_auth_tag_0clk_69e380ac strip_auth_tag_0clk_69e380ac (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.strip_auth_tag_auth_tag_out_ready (global_to_module[16184]),
    .\global_to_module.strip_auth_tag_axis_in (global_to_module[16182:16037]),
    .\global_to_module.strip_auth_tag_axis_out_ready (global_to_module[16183]),
    .\module_to_global.strip_auth_tag_auth_tag_out (global_to_module[18219:18091]),
    .\module_to_global.strip_auth_tag_axis_in_ready (global_to_module[16921]),
    .\module_to_global.strip_auth_tag_axis_out (global_to_module[17679:17534])
  );
  clk_cross_verify_fifo_fifo verify_fifo_fifo (
    .in_clk(clk_80p0),
    .in_clk_en(module_to_global[14809]),
    .out_clk(clk_80p0),
    .out_clk_en(module_to_global[14957]),
    .\rd_return_output.data (global_to_module[16476:16332]),
    .\rd_return_output.valid (global_to_module[16477]),
    .read_enable(module_to_global[14958]),
    .\wr_return_output.ready (global_to_module[16185]),
    .write_data(module_to_global[14954:14810]),
    .write_enable(module_to_global[14955])
  );
  verify_fifo_rd_stream_out_0clk_6f2c5aad verify_fifo_rd_stream_out_0clk_6f2c5aad (
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_fifo_read_1_return_output (global_to_module[16477:16332]),
    .\global_to_module.verify_fifo_out_ready (global_to_module[16478]),
    .\module_to_global.verify_fifo_fifo_read_1_clock_enable (module_to_global[14957]),
    .\module_to_global.verify_fifo_fifo_read_1_read_enable (module_to_global[14958]),
    .\module_to_global.verify_fifo_out (global_to_module[16771:16626])
  );
  verify_fifo_wr_stream_in_0clk_a5a1cd4e verify_fifo_wr_stream_in_0clk_a5a1cd4e (
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_fifo_write_1_return_output (global_to_module[16185]),
    .\global_to_module.verify_fifo_in (global_to_module[16331:16186]),
    .\module_to_global.verify_fifo_fifo_write_1_clock_enable (module_to_global[14809]),
    .\module_to_global.verify_fifo_fifo_write_1_write_data (module_to_global[14954:14810]),
    .\module_to_global.verify_fifo_fifo_write_1_write_enable (module_to_global[14955]),
    .\module_to_global.verify_fifo_in_ready (global_to_module[16625])
  );
  wait_to_verify_0clk_9d359dd9 wait_to_verify_0clk_9d359dd9 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_in_ready (global_to_module[16625]),
    .\global_to_module.verify_fifo_out (global_to_module[16771:16626]),
    .\global_to_module.wait_to_verify_axis_in (global_to_module[16624:16479]),
    .\global_to_module.wait_to_verify_axis_out_ready (global_to_module[16774]),
    .\global_to_module.wait_to_verify_verify_bit (global_to_module[16773:16772]),
    .\module_to_global.verify_fifo_in (global_to_module[16331:16186]),
    .\module_to_global.verify_fifo_out_ready (global_to_module[16478]),
    .\module_to_global.wait_to_verify_axis_in_ready (global_to_module[18497]),
    .\module_to_global.wait_to_verify_axis_out (global_to_module[18646:18501]),
    .\module_to_global.wait_to_verify_is_verified_out (global_to_module[18648]),
    .\module_to_global.wait_to_verify_verify_bit_ready (global_to_module[18500])
  );
  assign clk_cross_verify_fifo_fifo_return_output = global_to_module[16477:16332];
  assign { global_to_module[13560], global_to_module[13413:12798], global_to_module[12796:12651], global_to_module[8565], global_to_module[8418:7803], global_to_module[7801:7656] } = { decrypt_m_axis_tready, decrypt_aad_len, decrypt_aad, decrypt_nonce, decrypt_key, decrypt_s_axis_tvalid, decrypt_s_axis_tlast, decrypt_s_axis_tkeep, decrypt_s_axis_tdata, encrypt_m_axis_tready, encrypt_aad_len, encrypt_aad, encrypt_nonce, encrypt_key, encrypt_s_axis_tvalid, encrypt_s_axis_tlast, encrypt_s_axis_tkeep, encrypt_s_axis_tdata };
  assign { module_to_global[17419:14959], module_to_global[14956], module_to_global[14808:0] } = { global_to_module[13561], global_to_module[16774], global_to_module[13559:13414], global_to_module[16036], global_to_module[16773:16772], global_to_module[14061], global_to_module[16624:16479], global_to_module[15455], global_to_module[16035:15907], global_to_module[16184], global_to_module[15906:15778], global_to_module[15051], global_to_module[15454:15309], global_to_module[14904:14641], global_to_module[16183], global_to_module[14059:13914], global_to_module[15050:14905], global_to_module[14060], global_to_module[15308:15052], global_to_module[13913:13562], global_to_module[12797], global_to_module[16182:16037], global_to_module[18648], global_to_module[16478], global_to_module[18500], global_to_module[18646:18501], global_to_module[18497], global_to_module[16331:16186], global_to_module[16771:16625], global_to_module[18219:18091], global_to_module[17679:17534], global_to_module[16921], global_to_module[18499:18498], global_to_module[18350], global_to_module[18220], global_to_module[7326:6558], global_to_module[18349:18221], global_to_module[18090], global_to_module[17531], global_to_module[18089:17944], global_to_module[17532], global_to_module[5011], global_to_module[4430:3469], global_to_module[18496:18351], global_to_module[17530:17274], global_to_module[17533], decrypt_m_verified, global_to_module[18647], decrypt_m_axis_tvalid, decrypt_m_axis_tlast, decrypt_m_axis_tkeep, decrypt_m_axis_tdata, global_to_module[17943:17680], global_to_module[17273:16922], decrypt_s_axis_tready, global_to_module[16920:16775], global_to_module[10928], global_to_module[8564:8419], global_to_module[10459], global_to_module[11057:10929], global_to_module[10055], global_to_module[10458:10313], global_to_module[9908:9645], global_to_module[9065], global_to_module[10927:10782], global_to_module[10054:9909], global_to_module[9064], global_to_module[10312:10056], global_to_module[8917:8566], global_to_module[7802], global_to_module[9063:8918], global_to_module[12649:12503], global_to_module[11962], global_to_module[6557:5789], global_to_module[12502:12373], global_to_module[11814], global_to_module[12372:12227], global_to_module[11961], global_to_module[5010], global_to_module[3467:2506], global_to_module[11960:11815], global_to_module[11813:11557], global_to_module[11204], global_to_module[12650], encrypt_m_axis_tvalid, encrypt_m_axis_tlast, encrypt_m_axis_tkeep, encrypt_m_axis_tdata, global_to_module[12226:11963], global_to_module[11556:11205], encrypt_s_axis_tready, global_to_module[11203:11058], global_to_module[5779:5012], global_to_module[5787:5780], global_to_module[15777:15776], global_to_module[10781:10780], global_to_module[5788], global_to_module[15775:15456], global_to_module[10779:10460], global_to_module[7327], global_to_module[7335:7328], global_to_module[7655:7336], global_to_module[14062], global_to_module[9066], global_to_module[2505], global_to_module[1925:963], global_to_module[14640:14063], global_to_module[9644:9067], global_to_module[5009:4431], global_to_module[961:0], global_to_module[962], global_to_module[3468], global_to_module[1926], global_to_module[2504:1927] };
endmodule

module chacha20poly1305_encrypt_io_wires_0clk_c89b169c(\global_to_module.encrypt_s_axis_tdata , \global_to_module.encrypt_s_axis_tkeep , \global_to_module.encrypt_s_axis_tlast , \global_to_module.encrypt_s_axis_tvalid , \global_to_module.chacha20poly1305_encrypt_axis_in_ready , \global_to_module.encrypt_key , \global_to_module.encrypt_nonce , \global_to_module.encrypt_aad , \global_to_module.encrypt_aad_len , \global_to_module.chacha20poly1305_encrypt_axis_out , \global_to_module.encrypt_m_axis_tready , \module_to_global.chacha20poly1305_encrypt_axis_in , \module_to_global.encrypt_s_axis_tready , \module_to_global.chacha20poly1305_encrypt_key , \module_to_global.chacha20poly1305_encrypt_nonce , \module_to_global.chacha20poly1305_encrypt_aad , \module_to_global.chacha20poly1305_encrypt_aad_len , \module_to_global.encrypt_m_axis_tdata , \module_to_global.encrypt_m_axis_tkeep , \module_to_global.encrypt_m_axis_tlast , \module_to_global.encrypt_m_axis_tvalid 
, \module_to_global.chacha20poly1305_encrypt_axis_out_ready );
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7_x;
  input \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
  wire \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20poly1305_encrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20poly1305_encrypt_axis_out ;
  input [255:0] \global_to_module.encrypt_aad ;
  wire [255:0] \global_to_module.encrypt_aad ;
  input [7:0] \global_to_module.encrypt_aad_len ;
  wire [7:0] \global_to_module.encrypt_aad_len ;
  input [255:0] \global_to_module.encrypt_key ;
  wire [255:0] \global_to_module.encrypt_key ;
  input \global_to_module.encrypt_m_axis_tready ;
  wire \global_to_module.encrypt_m_axis_tready ;
  input [95:0] \global_to_module.encrypt_nonce ;
  wire [95:0] \global_to_module.encrypt_nonce ;
  input [127:0] \global_to_module.encrypt_s_axis_tdata ;
  wire [127:0] \global_to_module.encrypt_s_axis_tdata ;
  input [15:0] \global_to_module.encrypt_s_axis_tkeep ;
  wire [15:0] \global_to_module.encrypt_s_axis_tkeep ;
  input \global_to_module.encrypt_s_axis_tlast ;
  wire \global_to_module.encrypt_s_axis_tlast ;
  input \global_to_module.encrypt_s_axis_tvalid ;
  wire \global_to_module.encrypt_s_axis_tvalid ;
  output [255:0] \module_to_global.chacha20poly1305_encrypt_aad ;
  wire [255:0] \module_to_global.chacha20poly1305_encrypt_aad ;
  output [7:0] \module_to_global.chacha20poly1305_encrypt_aad_len ;
  wire [7:0] \module_to_global.chacha20poly1305_encrypt_aad_len ;
  output [145:0] \module_to_global.chacha20poly1305_encrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20poly1305_encrypt_axis_in ;
  output \module_to_global.chacha20poly1305_encrypt_axis_out_ready ;
  wire \module_to_global.chacha20poly1305_encrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20poly1305_encrypt_key ;
  wire [255:0] \module_to_global.chacha20poly1305_encrypt_key ;
  output [95:0] \module_to_global.chacha20poly1305_encrypt_nonce ;
  wire [95:0] \module_to_global.chacha20poly1305_encrypt_nonce ;
  output [127:0] \module_to_global.encrypt_m_axis_tdata ;
  wire [127:0] \module_to_global.encrypt_m_axis_tdata ;
  output [15:0] \module_to_global.encrypt_m_axis_tkeep ;
  wire [15:0] \module_to_global.encrypt_m_axis_tkeep ;
  output \module_to_global.encrypt_m_axis_tlast ;
  wire \module_to_global.encrypt_m_axis_tlast ;
  output \module_to_global.encrypt_m_axis_tvalid ;
  wire \module_to_global.encrypt_m_axis_tvalid ;
  output \module_to_global.encrypt_s_axis_tready ;
  wire \module_to_global.encrypt_s_axis_tready ;
  const_sr_0_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_80_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_88_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_96_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_104_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_112_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_120_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_8_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_16_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_24_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_32_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_40_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_48_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_56_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_64_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_72_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_10_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_11_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_12_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_13_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_14_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_15_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_1_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_2_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_3_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_4_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_5_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_6_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_7_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_8_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_9_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0 (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_0_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_80_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_88_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_8_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_16_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_24_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_32_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_40_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_48_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_56_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_64_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_72_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1 (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7_x = \global_to_module.encrypt_aad ;
  assign \module_to_global.chacha20poly1305_encrypt_aad  = { for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_8dc2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_0ec7_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_aad_len  = \global_to_module.encrypt_aad_len ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_in  = { \global_to_module.encrypt_s_axis_tvalid , \global_to_module.encrypt_s_axis_tlast , for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_22e7_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_0fc5_return_output[0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_bd1a_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_0ac4_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_axis_out_ready  = \global_to_module.encrypt_m_axis_tready ;
  assign \module_to_global.chacha20poly1305_encrypt_key  = { for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_469e_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_19b0_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_nonce  = { for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_f4eb_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_6fb1_return_output[7:0] };
  assign \module_to_global.encrypt_m_axis_tdata  = { \global_to_module.chacha20poly1305_encrypt_axis_out [7:0], \global_to_module.chacha20poly1305_encrypt_axis_out [15:8], \global_to_module.chacha20poly1305_encrypt_axis_out [23:16], \global_to_module.chacha20poly1305_encrypt_axis_out [31:24], \global_to_module.chacha20poly1305_encrypt_axis_out [39:32], \global_to_module.chacha20poly1305_encrypt_axis_out [47:40], \global_to_module.chacha20poly1305_encrypt_axis_out [55:48], \global_to_module.chacha20poly1305_encrypt_axis_out [63:56], \global_to_module.chacha20poly1305_encrypt_axis_out [71:64], \global_to_module.chacha20poly1305_encrypt_axis_out [79:72], \global_to_module.chacha20poly1305_encrypt_axis_out [87:80], \global_to_module.chacha20poly1305_encrypt_axis_out [95:88], \global_to_module.chacha20poly1305_encrypt_axis_out [103:96], \global_to_module.chacha20poly1305_encrypt_axis_out [111:104], \global_to_module.chacha20poly1305_encrypt_axis_out [119:112], \global_to_module.chacha20poly1305_encrypt_axis_out [127:120] };
  assign \module_to_global.encrypt_m_axis_tkeep  = { \global_to_module.chacha20poly1305_encrypt_axis_out [128], \global_to_module.chacha20poly1305_encrypt_axis_out [129], \global_to_module.chacha20poly1305_encrypt_axis_out [130], \global_to_module.chacha20poly1305_encrypt_axis_out [131], \global_to_module.chacha20poly1305_encrypt_axis_out [132], \global_to_module.chacha20poly1305_encrypt_axis_out [133], \global_to_module.chacha20poly1305_encrypt_axis_out [134], \global_to_module.chacha20poly1305_encrypt_axis_out [135], \global_to_module.chacha20poly1305_encrypt_axis_out [136], \global_to_module.chacha20poly1305_encrypt_axis_out [137], \global_to_module.chacha20poly1305_encrypt_axis_out [138], \global_to_module.chacha20poly1305_encrypt_axis_out [139], \global_to_module.chacha20poly1305_encrypt_axis_out [140], \global_to_module.chacha20poly1305_encrypt_axis_out [141], \global_to_module.chacha20poly1305_encrypt_axis_out [142], \global_to_module.chacha20poly1305_encrypt_axis_out [143] };
  assign \module_to_global.encrypt_m_axis_tlast  = \global_to_module.chacha20poly1305_encrypt_axis_out [144];
  assign \module_to_global.encrypt_m_axis_tvalid  = \global_to_module.chacha20poly1305_encrypt_axis_out [145];
  assign \module_to_global.encrypt_s_axis_tready  = \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
endmodule

module chacha_shared_pipeline_30clk_38a1af46(clk, \inputs.data , \inputs.is_encrypt , \return_output.data , \return_output.is_encrypt );
  wire [960:0] chacha20_loop_body_chacha20_pipeline_shared_c_l19_c18_c715_inputs;
  wire [576:0] chacha20_loop_body_chacha20_pipeline_shared_c_l19_c18_c715_return_output;
  input clk;
  wire clk;
  wire comb_stage0_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  reg comb_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  input [960:0] \inputs.data ;
  wire [960:0] \inputs.data ;
  input \inputs.is_encrypt ;
  wire \inputs.is_encrypt ;
  wire reg_stage0_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  wire reg_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output \return_output.is_encrypt ;
  reg \return_output.is_encrypt ;
  always @(posedge clk)
    comb_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= \inputs.is_encrypt ;
  always @(posedge clk)
    comb_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    comb_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output <= comb_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  always @(posedge clk)
    \return_output.is_encrypt  <= comb_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  chacha20_loop_body_30clk_d9fa0f4d chacha20_loop_body_chacha20_pipeline_shared_c_l19_c18_c715 (
    .clk(clk),
    .\inputs.axis_in (\inputs.data [576:0]),
    .\inputs.counter (\inputs.data [960:929]),
    .\inputs.key (\inputs.data [832:577]),
    .\inputs.nonce (\inputs.data [928:833]),
    .\return_output.tdata (\return_output.data [511:0]),
    .\return_output.tkeep (\return_output.data [575:512]),
    .\return_output.tlast (\return_output.data [576])
  );
  assign chacha20_loop_body_chacha20_pipeline_shared_c_l19_c18_c715_inputs = \inputs.data ;
  assign chacha20_loop_body_chacha20_pipeline_shared_c_l19_c18_c715_return_output = \return_output.data ;
  assign comb_stage0_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = \inputs.is_encrypt ;
  assign reg_stage0_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage11_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage12_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage13_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage14_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage15_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage16_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage17_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage18_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage19_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage1_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage20_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage21_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage22_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage23_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage24_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage25_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage26_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage27_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage28_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage29_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = \return_output.is_encrypt ;
  assign reg_stage2_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage3_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage4_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage5_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage6_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage7_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage8_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
  assign reg_stage9_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output = comb_stage10_const_ref_rd_uint1_t_chacha_shared_pipeline_in_t_is_encrypt_d41d_chacha20_pipeline_shared_c_l20_c24_7762_return_output;
endmodule

module clamp_0clk_295015b8(\r.bytes , \return_output.bytes );
  wire [7:0] bin_op_and_poly1305_h_l56_c5_eb7c_left;
  wire [7:0] bin_op_and_poly1305_h_l56_c5_eb7c_return_output;
  wire [3:0] bin_op_and_poly1305_h_l56_c5_eb7c_right;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_70d8_left;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_70d8_return_output;
  wire [3:0] bin_op_and_poly1305_h_l57_c5_70d8_right;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_562d_left;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_562d_return_output;
  wire [3:0] bin_op_and_poly1305_h_l58_c5_562d_right;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_e616_left;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_e616_return_output;
  wire [3:0] bin_op_and_poly1305_h_l59_c5_e616_right;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_c5de_left;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_c5de_return_output;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_c5de_right;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_01f9_left;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_01f9_return_output;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_01f9_right;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_e2f0_left;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_e2f0_return_output;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_e2f0_right;
  input [127:0] \r.bytes ;
  wire [127:0] \r.bytes ;
  output [127:0] \return_output.bytes ;
  wire [127:0] \return_output.bytes ;
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l56_c5_eb7c (
    .left(\r.bytes [103:96]),
    .return_output(bin_op_and_poly1305_h_l56_c5_eb7c_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l57_c5_70d8 (
    .left(\r.bytes [71:64]),
    .return_output(bin_op_and_poly1305_h_l57_c5_70d8_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l58_c5_562d (
    .left(\r.bytes [39:32]),
    .return_output(bin_op_and_poly1305_h_l58_c5_562d_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l59_c5_e616 (
    .left(\r.bytes [7:0]),
    .return_output(bin_op_and_poly1305_h_l59_c5_e616_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l60_c5_c5de (
    .left(\r.bytes [95:88]),
    .return_output(bin_op_and_poly1305_h_l60_c5_c5de_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l61_c5_01f9 (
    .left(\r.bytes [63:56]),
    .return_output(bin_op_and_poly1305_h_l61_c5_01f9_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l62_c5_e2f0 (
    .left(\r.bytes [31:24]),
    .return_output(bin_op_and_poly1305_h_l62_c5_e2f0_return_output),
    .right(8'hfc)
  );
  assign bin_op_and_poly1305_h_l56_c5_eb7c_left = \r.bytes [103:96];
  assign bin_op_and_poly1305_h_l56_c5_eb7c_right = 4'hf;
  assign bin_op_and_poly1305_h_l57_c5_70d8_left = \r.bytes [71:64];
  assign bin_op_and_poly1305_h_l57_c5_70d8_right = 4'hf;
  assign bin_op_and_poly1305_h_l58_c5_562d_left = \r.bytes [39:32];
  assign bin_op_and_poly1305_h_l58_c5_562d_right = 4'hf;
  assign bin_op_and_poly1305_h_l59_c5_e616_left = \r.bytes [7:0];
  assign bin_op_and_poly1305_h_l59_c5_e616_right = 4'hf;
  assign bin_op_and_poly1305_h_l60_c5_c5de_left = \r.bytes [95:88];
  assign bin_op_and_poly1305_h_l60_c5_c5de_right = 8'hfc;
  assign bin_op_and_poly1305_h_l61_c5_01f9_left = \r.bytes [63:56];
  assign bin_op_and_poly1305_h_l61_c5_01f9_right = 8'hfc;
  assign bin_op_and_poly1305_h_l62_c5_e2f0_left = \r.bytes [31:24];
  assign bin_op_and_poly1305_h_l62_c5_e2f0_right = 8'hfc;
  assign \return_output.bytes  = { \r.bytes [127:104], bin_op_and_poly1305_h_l56_c5_eb7c_return_output, bin_op_and_poly1305_h_l60_c5_c5de_return_output, \r.bytes [87:72], bin_op_and_poly1305_h_l57_c5_70d8_return_output, bin_op_and_poly1305_h_l61_c5_01f9_return_output, \r.bytes [55:40], bin_op_and_poly1305_h_l58_c5_562d_return_output, bin_op_and_poly1305_h_l62_c5_e2f0_return_output, \r.bytes [23:8], bin_op_and_poly1305_h_l59_c5_e616_return_output };
endmodule

module clk_cross_verify_fifo_fifo(in_clk, in_clk_en, write_data, write_enable, out_clk, out_clk_en, read_enable, \wr_return_output.ready , \rd_return_output.data , \rd_return_output.valid );
  wire _0_;
  wire _1_;
  wire [144:0] din_slv;
  wire [144:0] dout_slv;
  input in_clk;
  wire in_clk;
  input in_clk_en;
  wire in_clk_en;
  input out_clk;
  wire out_clk;
  input out_clk_en;
  wire out_clk_en;
  output [144:0] \rd_return_output.data ;
  wire [144:0] \rd_return_output.data ;
  output \rd_return_output.valid ;
  wire \rd_return_output.valid ;
  input read_enable;
  wire read_enable;
  output \wr_return_output.ready ;
  wire \wr_return_output.ready ;
  input [144:0] write_data;
  wire [144:0] write_data;
  input write_enable;
  wire write_enable;
  assign _0_ = write_enable & in_clk_en;
  assign _1_ = read_enable & out_clk_en;
  pipelinec_fifo_fwft_145_7 pipelinec_fifo_fwft_inst (
    .clk(in_clk),
    .data_in({ write_data[144], write_data[128], write_data[129], write_data[130], write_data[131], write_data[132], write_data[133], write_data[134], write_data[135], write_data[136], write_data[137], write_data[138], write_data[139], write_data[140], write_data[141], write_data[142], write_data[143], write_data[7:0], write_data[15:8], write_data[23:16], write_data[31:24], write_data[39:32], write_data[47:40], write_data[55:48], write_data[63:56], write_data[71:64], write_data[79:72], write_data[87:80], write_data[95:88], write_data[103:96], write_data[111:104], write_data[119:112], write_data[127:120] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\wr_return_output.ready ),
    .valid_in(_0_),
    .valid_out(\rd_return_output.valid )
  );
  assign din_slv = { write_data[144], write_data[128], write_data[129], write_data[130], write_data[131], write_data[132], write_data[133], write_data[134], write_data[135], write_data[136], write_data[137], write_data[138], write_data[139], write_data[140], write_data[141], write_data[142], write_data[143], write_data[7:0], write_data[15:8], write_data[23:16], write_data[31:24], write_data[39:32], write_data[47:40], write_data[55:48], write_data[63:56], write_data[71:64], write_data[79:72], write_data[87:80], write_data[95:88], write_data[103:96], write_data[111:104], write_data[119:112], write_data[127:120] };
  assign \rd_return_output.data  = { dout_slv[144], dout_slv[128], dout_slv[129], dout_slv[130], dout_slv[131], dout_slv[132], dout_slv[133], dout_slv[134], dout_slv[135], dout_slv[136], dout_slv[137], dout_slv[138], dout_slv[139], dout_slv[140], dout_slv[141], dout_slv[142], dout_slv[143], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120] };
endmodule

module const_sr_0_uint128_t_0clk_de264c78(x, return_output);
  wire [255:0] \6441.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6441.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint16_t_0clk_de264c78(x, return_output);
  wire [31:0] \6745.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6745.read_pipe  = { 16'hxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint256_t_0clk_de264c78(x, return_output);
  wire [511:0] \7049.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7049.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint320_t_0clk_de264c78(x, return_output);
  wire [639:0] \21578.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21578.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint8_t_0clk_de264c78(x, return_output);
  wire [15:0] \18597.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18597.read_pipe  = { 8'hxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint96_t_0clk_de264c78(x, return_output);
  wire [191:0] \7657.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7657.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_104_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [255:0] \6688.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6688.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[127:104] };
endmodule

module const_sr_104_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [511:0] \7296.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7296.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[255:104] };
endmodule

module const_sr_10_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [31:0] \6935.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6935.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 10'h000, x[15:10] };
endmodule

module const_sr_112_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [255:0] \6707.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6707.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[127:112] };
endmodule

module const_sr_112_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [511:0] \7315.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7315.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[255:112] };
endmodule

module const_sr_11_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10" *)
  wire [31:0] \6954.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6954.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 11'h000, x[15:11] };
endmodule

module const_sr_120_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [255:0] \6726.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6726.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[127:120] };
endmodule

module const_sr_120_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [511:0] \7334.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7334.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[255:120] };
endmodule

module const_sr_128_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [511:0] \7353.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7353.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[255:128] };
endmodule

module const_sr_128_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [639:0] \21616.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21616.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[319:128] };
endmodule

module const_sr_12_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [31:0] \6973.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6973.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 12'h000, x[15:12] };
endmodule

module const_sr_136_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135" *)
  wire [511:0] \7372.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7372.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 136'h0000000000000000000000000000000000, x[255:136] };
endmodule

module const_sr_13_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12" *)
  wire [31:0] \6992.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6992.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 13'h0000, x[15:13] };
endmodule

module const_sr_144_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143" *)
  wire [511:0] \7391.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7391.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 144'h000000000000000000000000000000000000, x[255:144] };
endmodule

module const_sr_14_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [31:0] \7011.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \7011.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 14'h0000, x[15:14] };
endmodule

module const_sr_152_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151" *)
  wire [511:0] \7410.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7410.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 152'h00000000000000000000000000000000000000, x[255:152] };
endmodule

module const_sr_15_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14" *)
  wire [31:0] \7030.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \7030.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 15'h0000, x[15] };
endmodule

module const_sr_160_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159" *)
  wire [511:0] \7429.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7429.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 160'h0000000000000000000000000000000000000000, x[255:160] };
endmodule

module const_sr_168_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167" *)
  wire [511:0] \7448.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7448.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 168'h000000000000000000000000000000000000000000, x[255:168] };
endmodule

module const_sr_16_int32_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [63:0] \24096.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign \24096.read_pipe  = { 32'hxxxxxxxx, x };
  assign return_output = { x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31:16] };
endmodule

module const_sr_16_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [255:0] \6479.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6479.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[127:16] };
endmodule

module const_sr_16_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18749.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18749.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_16_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [511:0] \7087.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7087.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[255:16] };
endmodule

module const_sr_16_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18635.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18635.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_16_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [191:0] \7695.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7695.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[95:16] };
endmodule

module const_sr_176_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175" *)
  wire [511:0] \7467.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7467.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 176'h00000000000000000000000000000000000000000000, x[255:176] };
endmodule

module const_sr_184_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183" *)
  wire [511:0] \7486.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7486.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 184'h0000000000000000000000000000000000000000000000, x[255:184] };
endmodule

module const_sr_192_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [511:0] \7505.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7505.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[255:192] };
endmodule

module const_sr_192_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [639:0] \21635.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21635.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[319:192] };
endmodule

module const_sr_1_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [31:0] \6764.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6764.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 1'h0, x[15:1] };
endmodule

module const_sr_1_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [15:0] \23979.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \23979.read_pipe  = { 8'hxx, x };
  assign return_output = { 1'h0, x[7:1] };
endmodule

module const_sr_200_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199" *)
  wire [511:0] \7524.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7524.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 200'h00000000000000000000000000000000000000000000000000, x[255:200] };
endmodule

module const_sr_208_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207" *)
  wire [511:0] \7543.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7543.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 208'h0000000000000000000000000000000000000000000000000000, x[255:208] };
endmodule

module const_sr_216_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215" *)
  wire [511:0] \7562.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7562.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 216'h000000000000000000000000000000000000000000000000000000, x[255:216] };
endmodule

module const_sr_224_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223" *)
  wire [511:0] \7581.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7581.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 224'h00000000000000000000000000000000000000000000000000000000, x[255:224] };
endmodule

module const_sr_232_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231" *)
  wire [511:0] \7600.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7600.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 232'h0000000000000000000000000000000000000000000000000000000000, x[255:232] };
endmodule

module const_sr_240_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239" *)
  wire [511:0] \7619.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7619.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 240'h000000000000000000000000000000000000000000000000000000000000, x[255:240] };
endmodule

module const_sr_248_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247" *)
  wire [511:0] \7638.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7638.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 248'h00000000000000000000000000000000000000000000000000000000000000, x[255:248] };
endmodule

module const_sr_24_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [255:0] \6498.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6498.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[127:24] };
endmodule

module const_sr_24_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18768.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18768.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_24_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [511:0] \7106.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7106.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[255:24] };
endmodule

module const_sr_24_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18654.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18654.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_24_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [191:0] \7714.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7714.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[95:24] };
endmodule

module const_sr_256_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [639:0] \21654.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21654.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 256'h0000000000000000000000000000000000000000000000000000000000000000, x[319:256] };
endmodule

module const_sr_2_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [31:0] \6783.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6783.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 2'h0, x[15:2] };
endmodule

module const_sr_2_uint64_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [127:0] \22452.read_pipe ;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] x;
  wire [63:0] x;
  assign \22452.read_pipe  = { 64'hxxxxxxxxxxxxxxxx, x };
  assign return_output = { 2'h0, x[63:2] };
endmodule

module const_sr_32_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [255:0] \6517.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6517.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[127:32] };
endmodule

module const_sr_32_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18787.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18787.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_32_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [511:0] \7125.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7125.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[255:32] };
endmodule

module const_sr_32_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18673.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18673.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_32_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [191:0] \7733.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7733.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[95:32] };
endmodule

module const_sr_3_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2" *)
  wire [31:0] \6802.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6802.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 3'h0, x[15:3] };
endmodule

module const_sr_40_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [255:0] \6536.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6536.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[127:40] };
endmodule

module const_sr_40_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18806.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18806.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_40_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [511:0] \7144.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7144.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[255:40] };
endmodule

module const_sr_40_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18692.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18692.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_40_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [191:0] \7752.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7752.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[95:40] };
endmodule

module const_sr_48_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [255:0] \6555.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6555.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[127:48] };
endmodule

module const_sr_48_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18825.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18825.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_48_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [511:0] \7163.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7163.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[255:48] };
endmodule

module const_sr_48_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18711.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18711.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_48_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [191:0] \7771.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7771.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[95:48] };
endmodule

module const_sr_4_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3" *)
  wire [31:0] \6821.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6821.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 4'h0, x[15:4] };
endmodule

module const_sr_56_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [255:0] \6574.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6574.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[127:56] };
endmodule

module const_sr_56_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \18844.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \18844.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_56_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [511:0] \7182.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7182.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[255:56] };
endmodule

module const_sr_56_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18730.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18730.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_56_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [191:0] \7790.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7790.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[95:56] };
endmodule

module const_sr_5_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \6840.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6840.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 5'h00, x[15:5] };
endmodule

module const_sr_64_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [255:0] \6593.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6593.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[127:64] };
endmodule

module const_sr_64_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [511:0] \7201.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7201.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[255:64] };
endmodule

module const_sr_64_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [639:0] \21597.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21597.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[319:64] };
endmodule

module const_sr_64_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [191:0] \7809.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7809.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[95:64] };
endmodule

module const_sr_6_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] \6859.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6859.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 6'h00, x[15:6] };
endmodule

module const_sr_72_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [255:0] \6612.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6612.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[127:72] };
endmodule

module const_sr_72_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [511:0] \7220.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7220.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[255:72] };
endmodule

module const_sr_72_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [191:0] \7828.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7828.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[95:72] };
endmodule

module const_sr_7_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [31:0] \6878.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6878.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 7'h00, x[15:7] };
endmodule

module const_sr_80_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [255:0] \6631.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6631.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[127:80] };
endmodule

module const_sr_80_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [511:0] \7239.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7239.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[255:80] };
endmodule

module const_sr_80_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [191:0] \7847.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7847.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[95:80] };
endmodule

module const_sr_88_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [255:0] \6650.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6650.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[127:88] };
endmodule

module const_sr_88_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [511:0] \7258.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7258.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[255:88] };
endmodule

module const_sr_88_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [191:0] \7866.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7866.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[95:88] };
endmodule

module const_sr_8_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [255:0] \6460.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6460.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[127:8] };
endmodule

module const_sr_8_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \6897.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6897.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 8'h00, x[15:8] };
endmodule

module const_sr_8_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [511:0] \7068.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7068.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[255:8] };
endmodule

module const_sr_8_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \18616.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18616.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_8_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [191:0] \7676.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \7676.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[95:8] };
endmodule

module const_sr_96_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [255:0] \6669.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \6669.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[127:96] };
endmodule

module const_sr_96_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [511:0] \7277.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \7277.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[255:96] };
endmodule

module const_sr_9_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8" *)
  wire [31:0] \6916.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \6916.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 9'h000, x[15:9] };
endmodule

module decrypt_dataflow_0clk_fc74e538(\global_to_module.chacha20poly1305_decrypt_axis_in , \global_to_module.strip_auth_tag_axis_in_ready , \global_to_module.chacha20poly1305_decrypt_key , \global_to_module.chacha20poly1305_decrypt_nonce , \global_to_module.chacha20_decrypt_poly_key , \global_to_module.poly1305_mac_decrypt_key_ready , \global_to_module.prep_auth_data_decrypt_axis_in_ready , \global_to_module.chacha20_decrypt_axis_in_ready , \global_to_module.strip_auth_tag_axis_out , \global_to_module.chacha20poly1305_decrypt_aad , \global_to_module.chacha20poly1305_decrypt_aad_len , \global_to_module.prep_auth_data_decrypt_axis_out , \global_to_module.poly1305_mac_decrypt_data_in_ready , \global_to_module.strip_auth_tag_auth_tag_out , \global_to_module.poly1305_verify_auth_tag_ready , \global_to_module.poly1305_mac_decrypt_auth_tag , \global_to_module.poly1305_verify_calc_tag_ready , \global_to_module.chacha20_decrypt_axis_out , \global_to_module.wait_to_verify_axis_in_ready , \global_to_module.poly1305_verify_tags_match , \global_to_module.wait_to_verify_verify_bit_ready 
, \global_to_module.wait_to_verify_axis_out , \global_to_module.chacha20poly1305_decrypt_axis_out_ready , \global_to_module.wait_to_verify_is_verified_out , \module_to_global.strip_auth_tag_axis_in , \module_to_global.chacha20poly1305_decrypt_axis_in_ready , \module_to_global.chacha20_decrypt_key , \module_to_global.chacha20_decrypt_nonce , \module_to_global.poly1305_mac_decrypt_key , \module_to_global.chacha20_decrypt_poly_key_ready , \module_to_global.prep_auth_data_decrypt_axis_in , \module_to_global.chacha20_decrypt_axis_in , \module_to_global.strip_auth_tag_axis_out_ready , \module_to_global.prep_auth_data_decrypt_aad , \module_to_global.prep_auth_data_decrypt_aad_len , \module_to_global.poly1305_mac_decrypt_data_in , \module_to_global.prep_auth_data_decrypt_axis_out_ready , \module_to_global.poly1305_verify_auth_tag , \module_to_global.strip_auth_tag_auth_tag_out_ready , \module_to_global.poly1305_verify_calc_tag , \module_to_global.poly1305_mac_decrypt_auth_tag_ready , \module_to_global.wait_to_verify_axis_in 
, \module_to_global.chacha20_decrypt_axis_out_ready , \module_to_global.wait_to_verify_verify_bit , \module_to_global.poly1305_verify_tags_match_ready , \module_to_global.chacha20poly1305_decrypt_axis_out , \module_to_global.wait_to_verify_axis_out_ready , \module_to_global.chacha20poly1305_decrypt_is_verified_out );
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7d58_left;
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7d58_return_output;
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7d58_right;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_04de_left;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_04de_return_output;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_04de_right;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_bee5_left;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_bee5_return_output;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_bee5_right;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_cond;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iffalse;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_cond;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_iffalse;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_iftrue;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_return_output;
  input \global_to_module.chacha20_decrypt_axis_in_ready ;
  wire \global_to_module.chacha20_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20_decrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20_decrypt_axis_out ;
  input [256:0] \global_to_module.chacha20_decrypt_poly_key ;
  wire [256:0] \global_to_module.chacha20_decrypt_poly_key ;
  input [255:0] \global_to_module.chacha20poly1305_decrypt_aad ;
  wire [255:0] \global_to_module.chacha20poly1305_decrypt_aad ;
  input [7:0] \global_to_module.chacha20poly1305_decrypt_aad_len ;
  wire [7:0] \global_to_module.chacha20poly1305_decrypt_aad_len ;
  input [145:0] \global_to_module.chacha20poly1305_decrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20poly1305_decrypt_axis_in ;
  input \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  wire \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20poly1305_decrypt_key ;
  wire [255:0] \global_to_module.chacha20poly1305_decrypt_key ;
  input [95:0] \global_to_module.chacha20poly1305_decrypt_nonce ;
  wire [95:0] \global_to_module.chacha20poly1305_decrypt_nonce ;
  input [128:0] \global_to_module.poly1305_mac_decrypt_auth_tag ;
  wire [128:0] \global_to_module.poly1305_mac_decrypt_auth_tag ;
  input \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  wire \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  input \global_to_module.poly1305_mac_decrypt_key_ready ;
  wire \global_to_module.poly1305_mac_decrypt_key_ready ;
  input \global_to_module.poly1305_verify_auth_tag_ready ;
  wire \global_to_module.poly1305_verify_auth_tag_ready ;
  input \global_to_module.poly1305_verify_calc_tag_ready ;
  wire \global_to_module.poly1305_verify_calc_tag_ready ;
  input [1:0] \global_to_module.poly1305_verify_tags_match ;
  wire [1:0] \global_to_module.poly1305_verify_tags_match ;
  input \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  wire \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.prep_auth_data_decrypt_axis_out ;
  wire [145:0] \global_to_module.prep_auth_data_decrypt_axis_out ;
  input [128:0] \global_to_module.strip_auth_tag_auth_tag_out ;
  wire [128:0] \global_to_module.strip_auth_tag_auth_tag_out ;
  input \global_to_module.strip_auth_tag_axis_in_ready ;
  wire \global_to_module.strip_auth_tag_axis_in_ready ;
  input [145:0] \global_to_module.strip_auth_tag_axis_out ;
  wire [145:0] \global_to_module.strip_auth_tag_axis_out ;
  input \global_to_module.wait_to_verify_axis_in_ready ;
  wire \global_to_module.wait_to_verify_axis_in_ready ;
  input [145:0] \global_to_module.wait_to_verify_axis_out ;
  wire [145:0] \global_to_module.wait_to_verify_axis_out ;
  input \global_to_module.wait_to_verify_is_verified_out ;
  wire \global_to_module.wait_to_verify_is_verified_out ;
  input \global_to_module.wait_to_verify_verify_bit_ready ;
  wire \global_to_module.wait_to_verify_verify_bit_ready ;
  output [145:0] \module_to_global.chacha20_decrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20_decrypt_axis_in ;
  output \module_to_global.chacha20_decrypt_axis_out_ready ;
  wire \module_to_global.chacha20_decrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20_decrypt_key ;
  wire [255:0] \module_to_global.chacha20_decrypt_key ;
  output [95:0] \module_to_global.chacha20_decrypt_nonce ;
  wire [95:0] \module_to_global.chacha20_decrypt_nonce ;
  output \module_to_global.chacha20_decrypt_poly_key_ready ;
  wire \module_to_global.chacha20_decrypt_poly_key_ready ;
  output \module_to_global.chacha20poly1305_decrypt_axis_in_ready ;
  wire \module_to_global.chacha20poly1305_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20poly1305_decrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20poly1305_decrypt_axis_out ;
  output \module_to_global.chacha20poly1305_decrypt_is_verified_out ;
  wire \module_to_global.chacha20poly1305_decrypt_is_verified_out ;
  output \module_to_global.poly1305_mac_decrypt_auth_tag_ready ;
  wire \module_to_global.poly1305_mac_decrypt_auth_tag_ready ;
  output [145:0] \module_to_global.poly1305_mac_decrypt_data_in ;
  wire [145:0] \module_to_global.poly1305_mac_decrypt_data_in ;
  output [256:0] \module_to_global.poly1305_mac_decrypt_key ;
  wire [256:0] \module_to_global.poly1305_mac_decrypt_key ;
  output [128:0] \module_to_global.poly1305_verify_auth_tag ;
  wire [128:0] \module_to_global.poly1305_verify_auth_tag ;
  output [128:0] \module_to_global.poly1305_verify_calc_tag ;
  wire [128:0] \module_to_global.poly1305_verify_calc_tag ;
  output \module_to_global.poly1305_verify_tags_match_ready ;
  wire \module_to_global.poly1305_verify_tags_match_ready ;
  output [255:0] \module_to_global.prep_auth_data_decrypt_aad ;
  wire [255:0] \module_to_global.prep_auth_data_decrypt_aad ;
  output [7:0] \module_to_global.prep_auth_data_decrypt_aad_len ;
  wire [7:0] \module_to_global.prep_auth_data_decrypt_aad_len ;
  output [145:0] \module_to_global.prep_auth_data_decrypt_axis_in ;
  wire [145:0] \module_to_global.prep_auth_data_decrypt_axis_in ;
  output \module_to_global.prep_auth_data_decrypt_axis_out_ready ;
  wire \module_to_global.prep_auth_data_decrypt_axis_out_ready ;
  output \module_to_global.strip_auth_tag_auth_tag_out_ready ;
  wire \module_to_global.strip_auth_tag_auth_tag_out_ready ;
  output [145:0] \module_to_global.strip_auth_tag_axis_in ;
  wire [145:0] \module_to_global.strip_auth_tag_axis_in ;
  output \module_to_global.strip_auth_tag_axis_out_ready ;
  wire \module_to_global.strip_auth_tag_axis_out_ready ;
  output [145:0] \module_to_global.wait_to_verify_axis_in ;
  wire [145:0] \module_to_global.wait_to_verify_axis_in ;
  output \module_to_global.wait_to_verify_axis_out_ready ;
  wire \module_to_global.wait_to_verify_axis_out_ready ;
  output [1:0] \module_to_global.wait_to_verify_verify_bit ;
  wire [1:0] \module_to_global.wait_to_verify_verify_bit ;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_cond;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iffalse;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_cond;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_iffalse;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_iftrue;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_return_output;
  wire unary_op_not_decrypt_dataflow_c_l35_c44_7be2_expr;
  wire unary_op_not_decrypt_dataflow_c_l35_c44_7be2_return_output;
  wire unary_op_not_decrypt_dataflow_c_l38_c44_f0f2_expr;
  wire unary_op_not_decrypt_dataflow_c_l38_c44_f0f2_return_output;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_decrypt_dataflow_c_l32_c37_7d58 (
    .left(\global_to_module.prep_auth_data_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l35_c11_04de_left),
    .right(\global_to_module.chacha20_decrypt_axis_in_ready )
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_decrypt_dataflow_c_l35_c11_04de (
    .left(bin_op_or_decrypt_dataflow_c_l35_c11_04de_left),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_cond),
    .right(bin_op_or_decrypt_dataflow_c_l35_c11_04de_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_decrypt_dataflow_c_l38_c11_bee5 (
    .left(bin_op_or_decrypt_dataflow_c_l35_c11_04de_left),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_cond),
    .right(bin_op_or_decrypt_dataflow_c_l38_c11_bee5_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71 (
    .cond(\global_to_module.strip_auth_tag_axis_out [145]),
    .iffalse(1'h0),
    .iftrue(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa (
    .cond(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71 (
    .cond(\global_to_module.strip_auth_tag_axis_out [145]),
    .iffalse(1'h0),
    .iftrue(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31 (
    .cond(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_decrypt_dataflow_c_l35_c44_7be2 (
    .expr(\global_to_module.prep_auth_data_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l35_c11_04de_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_decrypt_dataflow_c_l38_c44_f0f2 (
    .expr(\global_to_module.chacha20_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l38_c11_bee5_right)
  );
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7d58_left = \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7d58_return_output = bin_op_or_decrypt_dataflow_c_l35_c11_04de_left;
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7d58_right = \global_to_module.chacha20_decrypt_axis_in_ready ;
  assign bin_op_or_decrypt_dataflow_c_l35_c11_04de_return_output = prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_cond;
  assign bin_op_or_decrypt_dataflow_c_l38_c11_bee5_left = bin_op_or_decrypt_dataflow_c_l35_c11_04de_left;
  assign bin_op_or_decrypt_dataflow_c_l38_c11_bee5_return_output = chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_cond;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_cond = \global_to_module.strip_auth_tag_axis_out [145];
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iffalse = 1'h0;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_iffalse = 1'h0;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_iftrue = 1'h1;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_edfa_return_output = chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue;
  assign \module_to_global.chacha20_decrypt_axis_in  = { chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output, \global_to_module.strip_auth_tag_axis_out [144:0] };
  assign \module_to_global.chacha20_decrypt_axis_out_ready  = \global_to_module.wait_to_verify_axis_in_ready ;
  assign \module_to_global.chacha20_decrypt_key  = \global_to_module.chacha20poly1305_decrypt_key ;
  assign \module_to_global.chacha20_decrypt_nonce  = \global_to_module.chacha20poly1305_decrypt_nonce ;
  assign \module_to_global.chacha20_decrypt_poly_key_ready  = \global_to_module.poly1305_mac_decrypt_key_ready ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_in_ready  = \global_to_module.strip_auth_tag_axis_in_ready ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_out  = \global_to_module.wait_to_verify_axis_out ;
  assign \module_to_global.chacha20poly1305_decrypt_is_verified_out  = \global_to_module.wait_to_verify_is_verified_out ;
  assign \module_to_global.poly1305_mac_decrypt_auth_tag_ready  = \global_to_module.poly1305_verify_calc_tag_ready ;
  assign \module_to_global.poly1305_mac_decrypt_data_in  = \global_to_module.prep_auth_data_decrypt_axis_out ;
  assign \module_to_global.poly1305_mac_decrypt_key  = \global_to_module.chacha20_decrypt_poly_key ;
  assign \module_to_global.poly1305_verify_auth_tag  = \global_to_module.strip_auth_tag_auth_tag_out ;
  assign \module_to_global.poly1305_verify_calc_tag  = \global_to_module.poly1305_mac_decrypt_auth_tag ;
  assign \module_to_global.poly1305_verify_tags_match_ready  = \global_to_module.wait_to_verify_verify_bit_ready ;
  assign \module_to_global.prep_auth_data_decrypt_aad  = \global_to_module.chacha20poly1305_decrypt_aad ;
  assign \module_to_global.prep_auth_data_decrypt_aad_len  = \global_to_module.chacha20poly1305_decrypt_aad_len ;
  assign \module_to_global.prep_auth_data_decrypt_axis_in  = { prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_return_output, \global_to_module.strip_auth_tag_axis_out [144:0] };
  assign \module_to_global.prep_auth_data_decrypt_axis_out_ready  = \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  assign \module_to_global.strip_auth_tag_auth_tag_out_ready  = \global_to_module.poly1305_verify_auth_tag_ready ;
  assign \module_to_global.strip_auth_tag_axis_in  = \global_to_module.chacha20poly1305_decrypt_axis_in ;
  assign \module_to_global.strip_auth_tag_axis_out_ready  = bin_op_or_decrypt_dataflow_c_l35_c11_04de_left;
  assign \module_to_global.wait_to_verify_axis_in  = \global_to_module.chacha20_decrypt_axis_out ;
  assign \module_to_global.wait_to_verify_axis_out_ready  = \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  assign \module_to_global.wait_to_verify_verify_bit  = \global_to_module.poly1305_verify_tags_match ;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_cond = \global_to_module.strip_auth_tag_axis_out [145];
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iffalse = 1'h0;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_iffalse = 1'h0;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_iftrue = 1'h1;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_7c31_return_output = prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3a71_iftrue;
  assign unary_op_not_decrypt_dataflow_c_l35_c44_7be2_expr = \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  assign unary_op_not_decrypt_dataflow_c_l35_c44_7be2_return_output = bin_op_or_decrypt_dataflow_c_l35_c11_04de_right;
  assign unary_op_not_decrypt_dataflow_c_l38_c44_f0f2_expr = \global_to_module.chacha20_decrypt_axis_in_ready ;
  assign unary_op_not_decrypt_dataflow_c_l38_c44_f0f2_return_output = bin_op_or_decrypt_dataflow_c_l38_c11_bee5_right;
endmodule

module encrypt_dataflow_0clk_098d5770(\global_to_module.chacha20poly1305_encrypt_axis_in , \global_to_module.chacha20_encrypt_axis_in_ready , \global_to_module.chacha20poly1305_encrypt_key , \global_to_module.chacha20poly1305_encrypt_nonce , \global_to_module.chacha20_encrypt_poly_key , \global_to_module.poly1305_mac_encrypt_key_ready , \global_to_module.chacha20_encrypt_axis_out , \global_to_module.prep_auth_data_encrypt_axis_in_ready , \global_to_module.append_auth_tag_axis_in_ready , \global_to_module.chacha20poly1305_encrypt_aad , \global_to_module.chacha20poly1305_encrypt_aad_len , \global_to_module.prep_auth_data_encrypt_axis_out , \global_to_module.poly1305_mac_encrypt_data_in_ready , \global_to_module.poly1305_mac_encrypt_auth_tag , \global_to_module.append_auth_tag_auth_tag_in_ready , \global_to_module.append_auth_tag_axis_out , \global_to_module.chacha20poly1305_encrypt_axis_out_ready , \module_to_global.chacha20_encrypt_axis_in , \module_to_global.chacha20poly1305_encrypt_axis_in_ready , \module_to_global.chacha20_encrypt_key , \module_to_global.chacha20_encrypt_nonce 
, \module_to_global.poly1305_mac_encrypt_key , \module_to_global.chacha20_encrypt_poly_key_ready , \module_to_global.prep_auth_data_encrypt_axis_in , \module_to_global.append_auth_tag_axis_in , \module_to_global.chacha20_encrypt_axis_out_ready , \module_to_global.prep_auth_data_encrypt_aad , \module_to_global.prep_auth_data_encrypt_aad_len , \module_to_global.poly1305_mac_encrypt_data_in , \module_to_global.prep_auth_data_encrypt_axis_out_ready , \module_to_global.append_auth_tag_auth_tag_in , \module_to_global.poly1305_mac_encrypt_auth_tag_ready , \module_to_global.chacha20poly1305_encrypt_axis_out , \module_to_global.append_auth_tag_axis_out_ready );
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_cond;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_iffalse;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_iftrue;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_return_output;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_7111_left;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_7111_return_output;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_7111_right;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_0637_left;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_0637_return_output;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_0637_right;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_left;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_return_output;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_right;
  input \global_to_module.append_auth_tag_auth_tag_in_ready ;
  wire \global_to_module.append_auth_tag_auth_tag_in_ready ;
  input \global_to_module.append_auth_tag_axis_in_ready ;
  wire \global_to_module.append_auth_tag_axis_in_ready ;
  input [145:0] \global_to_module.append_auth_tag_axis_out ;
  wire [145:0] \global_to_module.append_auth_tag_axis_out ;
  input \global_to_module.chacha20_encrypt_axis_in_ready ;
  wire \global_to_module.chacha20_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20_encrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20_encrypt_axis_out ;
  input [256:0] \global_to_module.chacha20_encrypt_poly_key ;
  wire [256:0] \global_to_module.chacha20_encrypt_poly_key ;
  input [255:0] \global_to_module.chacha20poly1305_encrypt_aad ;
  wire [255:0] \global_to_module.chacha20poly1305_encrypt_aad ;
  input [7:0] \global_to_module.chacha20poly1305_encrypt_aad_len ;
  wire [7:0] \global_to_module.chacha20poly1305_encrypt_aad_len ;
  input [145:0] \global_to_module.chacha20poly1305_encrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20poly1305_encrypt_axis_in ;
  input \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  wire \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20poly1305_encrypt_key ;
  wire [255:0] \global_to_module.chacha20poly1305_encrypt_key ;
  input [95:0] \global_to_module.chacha20poly1305_encrypt_nonce ;
  wire [95:0] \global_to_module.chacha20poly1305_encrypt_nonce ;
  input [128:0] \global_to_module.poly1305_mac_encrypt_auth_tag ;
  wire [128:0] \global_to_module.poly1305_mac_encrypt_auth_tag ;
  input \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  wire \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  input \global_to_module.poly1305_mac_encrypt_key_ready ;
  wire \global_to_module.poly1305_mac_encrypt_key_ready ;
  input \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  wire \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.prep_auth_data_encrypt_axis_out ;
  wire [145:0] \global_to_module.prep_auth_data_encrypt_axis_out ;
  output [128:0] \module_to_global.append_auth_tag_auth_tag_in ;
  wire [128:0] \module_to_global.append_auth_tag_auth_tag_in ;
  output [145:0] \module_to_global.append_auth_tag_axis_in ;
  wire [145:0] \module_to_global.append_auth_tag_axis_in ;
  output \module_to_global.append_auth_tag_axis_out_ready ;
  wire \module_to_global.append_auth_tag_axis_out_ready ;
  output [145:0] \module_to_global.chacha20_encrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20_encrypt_axis_in ;
  output \module_to_global.chacha20_encrypt_axis_out_ready ;
  wire \module_to_global.chacha20_encrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20_encrypt_key ;
  wire [255:0] \module_to_global.chacha20_encrypt_key ;
  output [95:0] \module_to_global.chacha20_encrypt_nonce ;
  wire [95:0] \module_to_global.chacha20_encrypt_nonce ;
  output \module_to_global.chacha20_encrypt_poly_key_ready ;
  wire \module_to_global.chacha20_encrypt_poly_key_ready ;
  output \module_to_global.chacha20poly1305_encrypt_axis_in_ready ;
  wire \module_to_global.chacha20poly1305_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20poly1305_encrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20poly1305_encrypt_axis_out ;
  output \module_to_global.poly1305_mac_encrypt_auth_tag_ready ;
  wire \module_to_global.poly1305_mac_encrypt_auth_tag_ready ;
  output [145:0] \module_to_global.poly1305_mac_encrypt_data_in ;
  wire [145:0] \module_to_global.poly1305_mac_encrypt_data_in ;
  output [256:0] \module_to_global.poly1305_mac_encrypt_key ;
  wire [256:0] \module_to_global.poly1305_mac_encrypt_key ;
  output [255:0] \module_to_global.prep_auth_data_encrypt_aad ;
  wire [255:0] \module_to_global.prep_auth_data_encrypt_aad ;
  output [7:0] \module_to_global.prep_auth_data_encrypt_aad_len ;
  wire [7:0] \module_to_global.prep_auth_data_encrypt_aad_len ;
  output [145:0] \module_to_global.prep_auth_data_encrypt_axis_in ;
  wire [145:0] \module_to_global.prep_auth_data_encrypt_axis_in ;
  output \module_to_global.prep_auth_data_encrypt_axis_out_ready ;
  wire \module_to_global.prep_auth_data_encrypt_axis_out_ready ;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_cond;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_iffalse;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_iftrue;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_return_output;
  wire unary_op_not_encrypt_dataflow_c_l26_c43_ee73_expr;
  wire unary_op_not_encrypt_dataflow_c_l26_c43_ee73_return_output;
  wire unary_op_not_encrypt_dataflow_c_l29_c43_c760_expr;
  wire unary_op_not_encrypt_dataflow_c_l29_c43_c760_return_output;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68 (
    .cond(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.chacha20_encrypt_axis_out [145]),
    .return_output(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_return_output)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_encrypt_dataflow_c_l25_c39_7111 (
    .left(\global_to_module.prep_auth_data_encrypt_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l26_c8_0637_left),
    .right(\global_to_module.append_auth_tag_axis_in_ready )
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_encrypt_dataflow_c_l26_c8_0637 (
    .left(bin_op_or_encrypt_dataflow_c_l26_c8_0637_left),
    .return_output(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_cond),
    .right(bin_op_or_encrypt_dataflow_c_l26_c8_0637_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_encrypt_dataflow_c_l29_c8_fc6e (
    .left(bin_op_or_encrypt_dataflow_c_l26_c8_0637_left),
    .return_output(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_cond),
    .right(bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6 (
    .cond(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.chacha20_encrypt_axis_out [145]),
    .return_output(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_encrypt_dataflow_c_l26_c43_ee73 (
    .expr(\global_to_module.prep_auth_data_encrypt_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l26_c8_0637_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_encrypt_dataflow_c_l29_c43_c760 (
    .expr(\global_to_module.append_auth_tag_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_right)
  );
  assign append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_iffalse = 1'h0;
  assign append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_iftrue = \global_to_module.chacha20_encrypt_axis_out [145];
  assign bin_op_and_encrypt_dataflow_c_l25_c39_7111_left = \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  assign bin_op_and_encrypt_dataflow_c_l25_c39_7111_return_output = bin_op_or_encrypt_dataflow_c_l26_c8_0637_left;
  assign bin_op_and_encrypt_dataflow_c_l25_c39_7111_right = \global_to_module.append_auth_tag_axis_in_ready ;
  assign bin_op_or_encrypt_dataflow_c_l26_c8_0637_return_output = prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_cond;
  assign bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_left = bin_op_or_encrypt_dataflow_c_l26_c8_0637_left;
  assign bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_return_output = append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_cond;
  assign \module_to_global.append_auth_tag_auth_tag_in  = \global_to_module.poly1305_mac_encrypt_auth_tag ;
  assign \module_to_global.append_auth_tag_axis_in  = { append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_aa68_return_output, \global_to_module.chacha20_encrypt_axis_out [144:0] };
  assign \module_to_global.append_auth_tag_axis_out_ready  = \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  assign \module_to_global.chacha20_encrypt_axis_in  = \global_to_module.chacha20poly1305_encrypt_axis_in ;
  assign \module_to_global.chacha20_encrypt_axis_out_ready  = bin_op_or_encrypt_dataflow_c_l26_c8_0637_left;
  assign \module_to_global.chacha20_encrypt_key  = \global_to_module.chacha20poly1305_encrypt_key ;
  assign \module_to_global.chacha20_encrypt_nonce  = \global_to_module.chacha20poly1305_encrypt_nonce ;
  assign \module_to_global.chacha20_encrypt_poly_key_ready  = \global_to_module.poly1305_mac_encrypt_key_ready ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_in_ready  = \global_to_module.chacha20_encrypt_axis_in_ready ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_out  = \global_to_module.append_auth_tag_axis_out ;
  assign \module_to_global.poly1305_mac_encrypt_auth_tag_ready  = \global_to_module.append_auth_tag_auth_tag_in_ready ;
  assign \module_to_global.poly1305_mac_encrypt_data_in  = \global_to_module.prep_auth_data_encrypt_axis_out ;
  assign \module_to_global.poly1305_mac_encrypt_key  = \global_to_module.chacha20_encrypt_poly_key ;
  assign \module_to_global.prep_auth_data_encrypt_aad  = \global_to_module.chacha20poly1305_encrypt_aad ;
  assign \module_to_global.prep_auth_data_encrypt_aad_len  = \global_to_module.chacha20poly1305_encrypt_aad_len ;
  assign \module_to_global.prep_auth_data_encrypt_axis_in  = { prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_return_output, \global_to_module.chacha20_encrypt_axis_out [144:0] };
  assign \module_to_global.prep_auth_data_encrypt_axis_out_ready  = \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  assign prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_iffalse = 1'h0;
  assign prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_30f6_iftrue = \global_to_module.chacha20_encrypt_axis_out [145];
  assign unary_op_not_encrypt_dataflow_c_l26_c43_ee73_expr = \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  assign unary_op_not_encrypt_dataflow_c_l26_c43_ee73_return_output = bin_op_or_encrypt_dataflow_c_l26_c8_0637_right;
  assign unary_op_not_encrypt_dataflow_c_l29_c43_c760_expr = \global_to_module.append_auth_tag_axis_in_ready ;
  assign unary_op_not_encrypt_dataflow_c_l29_c43_c760_return_output = bin_op_or_encrypt_dataflow_c_l29_c8_fc6e_right;
endmodule

module mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \10876.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \10876.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1752:0] \23230.read_pipe ;
  input cond;
  wire cond;
  input [583:0] iffalse;
  wire [583:0] iffalse;
  input [583:0] iftrue;
  wire [583:0] iftrue;
  output [583:0] return_output;
  wire [583:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \23230.read_pipe  = { iffalse, iftrue, cond, 584'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [438:0] \10854.read_pipe ;
  input cond;
  wire cond;
  input [144:0] \iffalse.data ;
  wire [144:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [144:0] \iftrue.data ;
  wire [144:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [144:0] \return_output.data ;
  wire [144:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \10854.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_axis512_t_0clk_de264c78(cond, \iftrue.tdata , \iftrue.tkeep , \iftrue.tlast , \iffalse.tdata , \iffalse.tkeep , \iffalse.tlast , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [1731:0] \17633.read_pipe ;
  input cond;
  wire cond;
  input [511:0] \iffalse.tdata ;
  wire [511:0] \iffalse.tdata ;
  input [63:0] \iffalse.tkeep ;
  wire [63:0] \iffalse.tkeep ;
  input \iffalse.tlast ;
  wire \iffalse.tlast ;
  input [511:0] \iftrue.tdata ;
  wire [511:0] \iftrue.tdata ;
  input [63:0] \iftrue.tkeep ;
  wire [63:0] \iftrue.tkeep ;
  input \iftrue.tlast ;
  wire \iftrue.tlast ;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  assign { \return_output.tlast , \return_output.tkeep , \return_output.tdata  } = cond ? { \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata  } : { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata  };
  assign \17633.read_pipe  = { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata , \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata , cond, 577'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [1734:0] \6130.read_pipe ;
  input cond;
  wire cond;
  input [576:0] \iffalse.data ;
  wire [576:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [576:0] \iftrue.data ;
  wire [576:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \6130.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_chacha20_loop_body_in_t_chacha20_loop_body_in_t_0clk_de264c78(cond, \iftrue.axis_in , \iftrue.key , \iftrue.nonce , \iftrue.counter , \iffalse.axis_in , \iffalse.key , \iffalse.nonce , \iffalse.counter , \return_output.axis_in , \return_output.key , \return_output.nonce , \return_output.counter );
  wire [2883:0] \6104.read_pipe ;
  input cond;
  wire cond;
  input [576:0] \iffalse.axis_in ;
  wire [576:0] \iffalse.axis_in ;
  input [31:0] \iffalse.counter ;
  wire [31:0] \iffalse.counter ;
  input [255:0] \iffalse.key ;
  wire [255:0] \iffalse.key ;
  input [95:0] \iffalse.nonce ;
  wire [95:0] \iffalse.nonce ;
  input [576:0] \iftrue.axis_in ;
  wire [576:0] \iftrue.axis_in ;
  input [31:0] \iftrue.counter ;
  wire [31:0] \iftrue.counter ;
  input [255:0] \iftrue.key ;
  wire [255:0] \iftrue.key ;
  input [95:0] \iftrue.nonce ;
  wire [95:0] \iftrue.nonce ;
  output [576:0] \return_output.axis_in ;
  wire [576:0] \return_output.axis_in ;
  output [31:0] \return_output.counter ;
  wire [31:0] \return_output.counter ;
  output [255:0] \return_output.key ;
  wire [255:0] \return_output.key ;
  output [95:0] \return_output.nonce ;
  wire [95:0] \return_output.nonce ;
  assign { \return_output.counter , \return_output.nonce , \return_output.key , \return_output.axis_in  } = cond ? { \iftrue.counter , \iftrue.nonce , \iftrue.key , \iftrue.axis_in  } : { \iffalse.counter , \iffalse.nonce , \iffalse.key , \iffalse.axis_in  };
  assign \6104.read_pipe  = { \iffalse.counter , \iffalse.nonce , \iffalse.key , \iffalse.axis_in , \iftrue.counter , \iftrue.nonce , \iftrue.key , \iftrue.axis_in , cond, 961'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \17655.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17655.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_poly1305_mac_fsm_t_poly1305_mac_fsm_t_0clk_de264c78(cond, \iftrue.ready_for_key , \iftrue.ready_for_data_in , \iftrue.auth_tag , \iftrue.to_pipeline , \iftrue.to_pipeline_valid , \iffalse.ready_for_key , \iffalse.ready_for_data_in , \iffalse.auth_tag , \iffalse.to_pipeline , \iffalse.to_pipeline_valid , \return_output.ready_for_key , \return_output.ready_for_data_in , \return_output.auth_tag , \return_output.to_pipeline , \return_output.to_pipeline_valid );
  wire [2700:0] \18929.read_pipe ;
  input cond;
  wire cond;
  input [128:0] \iffalse.auth_tag ;
  wire [128:0] \iffalse.auth_tag ;
  input \iffalse.ready_for_data_in ;
  wire \iffalse.ready_for_data_in ;
  input \iffalse.ready_for_key ;
  wire \iffalse.ready_for_key ;
  input [767:0] \iffalse.to_pipeline ;
  wire [767:0] \iffalse.to_pipeline ;
  input \iffalse.to_pipeline_valid ;
  wire \iffalse.to_pipeline_valid ;
  input [128:0] \iftrue.auth_tag ;
  wire [128:0] \iftrue.auth_tag ;
  input \iftrue.ready_for_data_in ;
  wire \iftrue.ready_for_data_in ;
  input \iftrue.ready_for_key ;
  wire \iftrue.ready_for_key ;
  input [767:0] \iftrue.to_pipeline ;
  wire [767:0] \iftrue.to_pipeline ;
  input \iftrue.to_pipeline_valid ;
  wire \iftrue.to_pipeline_valid ;
  output [128:0] \return_output.auth_tag ;
  wire [128:0] \return_output.auth_tag ;
  output \return_output.ready_for_data_in ;
  wire \return_output.ready_for_data_in ;
  output \return_output.ready_for_key ;
  wire \return_output.ready_for_key ;
  output [767:0] \return_output.to_pipeline ;
  wire [767:0] \return_output.to_pipeline ;
  output \return_output.to_pipeline_valid ;
  wire \return_output.to_pipeline_valid ;
  assign { \return_output.to_pipeline_valid , \return_output.to_pipeline , \return_output.auth_tag , \return_output.ready_for_data_in , \return_output.ready_for_key  } = cond ? { \iftrue.to_pipeline_valid , \iftrue.to_pipeline , \iftrue.auth_tag , \iftrue.ready_for_data_in , \iftrue.ready_for_key  } : { \iffalse.to_pipeline_valid , \iffalse.to_pipeline , \iffalse.auth_tag , \iffalse.ready_for_data_in , \iffalse.ready_for_key  };
  assign \18929.read_pipe  = { \iffalse.to_pipeline_valid , \iffalse.to_pipeline , \iffalse.auth_tag , \iffalse.ready_for_data_in , \iffalse.ready_for_key , \iftrue.to_pipeline_valid , \iftrue.to_pipeline , \iftrue.auth_tag , \iftrue.ready_for_data_in , \iftrue.ready_for_key , cond, 900'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78(cond, \iftrue.block_bytes , \iftrue.r , \iftrue.a , \iffalse.block_bytes , \iffalse.r , \iffalse.a , \return_output.block_bytes , \return_output.r , \return_output.a );
  wire [2304:0] \6357.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.a ;
  wire [319:0] \iffalse.a ;
  input [127:0] \iffalse.block_bytes ;
  wire [127:0] \iffalse.block_bytes ;
  input [319:0] \iffalse.r ;
  wire [319:0] \iffalse.r ;
  input [319:0] \iftrue.a ;
  wire [319:0] \iftrue.a ;
  input [127:0] \iftrue.block_bytes ;
  wire [127:0] \iftrue.block_bytes ;
  input [319:0] \iftrue.r ;
  wire [319:0] \iftrue.r ;
  output [319:0] \return_output.a ;
  wire [319:0] \return_output.a ;
  output [127:0] \return_output.block_bytes ;
  wire [127:0] \return_output.block_bytes ;
  output [319:0] \return_output.r ;
  wire [319:0] \return_output.r ;
  assign { \return_output.a , \return_output.r , \return_output.block_bytes  } = cond ? { \iftrue.a , \iftrue.r , \iftrue.block_bytes  } : { \iffalse.a , \iffalse.r , \iffalse.block_bytes  };
  assign \6357.read_pipe  = { \iffalse.a , \iffalse.r , \iffalse.block_bytes , \iftrue.a , \iftrue.r , \iftrue.block_bytes , cond, 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [9:0] \18900.read_pipe ;
  input cond;
  wire cond;
  input [2:0] iffalse;
  wire [2:0] iffalse;
  input [2:0] iftrue;
  wire [2:0] iftrue;
  output [2:0] return_output;
  wire [2:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18900.read_pipe  = { iffalse, iftrue, cond, 3'hx };
endmodule

module mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \10961.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \10961.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78(cond, \iftrue.ready_for_axis_in , \iftrue.axis , \iffalse.ready_for_axis_in , \iffalse.axis , \return_output.ready_for_axis_in , \return_output.axis );
  wire [441:0] \18127.read_pipe ;
  input cond;
  wire cond;
  input [145:0] \iffalse.axis ;
  wire [145:0] \iffalse.axis ;
  input \iffalse.ready_for_axis_in ;
  wire \iffalse.ready_for_axis_in ;
  input [145:0] \iftrue.axis ;
  wire [145:0] \iftrue.axis ;
  input \iftrue.ready_for_axis_in ;
  wire \iftrue.ready_for_axis_in ;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  assign { \return_output.axis , \return_output.ready_for_axis_in  } = cond ? { \iftrue.axis , \iftrue.ready_for_axis_in  } : { \iffalse.axis , \iffalse.ready_for_axis_in  };
  assign \18127.read_pipe  = { \iffalse.axis , \iffalse.ready_for_axis_in , \iftrue.axis , \iftrue.ready_for_axis_in , cond, 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \18079.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18079.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_u320_t_u320_t_0clk_de264c78(cond, \iftrue.limbs , \iffalse.limbs , \return_output.limbs );
  wire [960:0] \6380.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.limbs ;
  wire [319:0] \iffalse.limbs ;
  input [319:0] \iftrue.limbs ;
  wire [319:0] \iftrue.limbs ;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  assign \return_output.limbs  = cond ? \iftrue.limbs  : \iffalse.limbs ;
  assign \6380.read_pipe  = { \iffalse.limbs , \iftrue.limbs , cond, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [387:0] \11207.read_pipe ;
  input cond;
  wire cond;
  input [127:0] \iffalse.data ;
  wire [127:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [127:0] \iftrue.data ;
  wire [127:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [127:0] \return_output.data ;
  wire [127:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \11207.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 129'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_uint128_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [384:0] \10983.read_pipe ;
  input cond;
  wire cond;
  input [127:0] iffalse;
  wire [127:0] iffalse;
  input [127:0] iftrue;
  wire [127:0] iftrue;
  output [127:0] return_output;
  wire [127:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \10983.read_pipe  = { iffalse, iftrue, cond, 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \5881.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \5881.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \22769.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \22769.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \17699.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17699.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [6:0] \11009.read_pipe ;
  input cond;
  wire cond;
  input \iffalse.data ;
  wire \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input \iftrue.data ;
  wire \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output \return_output.data ;
  wire \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \11009.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 2'hx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \6076.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \6076.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_1clk_56a3645a(clk, cond, iftrue, iffalse, return_output);
  wire [3:0] \21808.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  wire [7:0] manual_registers;
  (* unused_bits = "0 1 2 3" *)
  reg [7:0] manual_registers_r;
  output return_output;
  wire return_output;
  assign manual_registers[4] = cond ? iftrue : iffalse;
  always @(posedge clk)
    manual_registers_r <= { iffalse, iftrue, cond, manual_registers[4], manual_registers_r[7:4] };
  assign \21808.read_pipe  = manual_registers_r[7:4];
  assign { manual_registers[7:5], manual_registers[3:0] } = { iffalse, iftrue, cond, manual_registers_r[7:4] };
  assign return_output = manual_registers_r[4];
endmodule

module mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [771:0] \17778.read_pipe ;
  input cond;
  wire cond;
  input [255:0] \iffalse.data ;
  wire [255:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [255:0] \iftrue.data ;
  wire [255:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [255:0] \return_output.data ;
  wire [255:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \17778.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 257'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [96:0] \17606.read_pipe ;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  output [31:0] return_output;
  wire [31:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17606.read_pipe  = { iffalse, iftrue, cond, 32'hxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0(clk, cond, iftrue, iffalse, return_output);
  wire [96:0] \26966.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  wire [193:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96" *)
  wire [193:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  reg [161:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[193:129], return_output };
  assign { manual_registers_r[193:129], manual_registers_r[96:0] } = _0_;
  assign return_output = manual_registers_r[129] ? manual_registers_r[161:130] : manual_registers_r[193:162];
  assign \26966.read_pipe  = { manual_registers_r[193:129], 32'hxxxxxxxx };
  assign manual_registers = { iffalse, iftrue, cond, 32'hxxxxxxxx, manual_registers_r[193:129], return_output };
  assign manual_registers_r[128:97] = 32'hxxxxxxxx;
endmodule

module mux_uint1_t_uint64_t_uint64_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \21785.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \21785.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint64_t_uint64_t_1clk_2c242f12(clk, cond, iftrue, iffalse, return_output);
  wire [192:0] \22312.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  wire [385:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192" *)
  wire [385:0] manual_registers_r;
  output [63:0] return_output;
  wire [63:0] return_output;
  reg [321:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[385:257], return_output };
  assign { manual_registers_r[385:257], manual_registers_r[192:0] } = _0_;
  assign return_output = manual_registers_r[257] ? manual_registers_r[321:258] : manual_registers_r[385:322];
  assign \22312.read_pipe  = { manual_registers_r[385:257], 64'hxxxxxxxxxxxxxxxx };
  assign manual_registers = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx, manual_registers_r[385:257], return_output };
  assign manual_registers_r[256:193] = 64'hxxxxxxxxxxxxxxxx;
endmodule

module mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [768:0] \18101.read_pipe ;
  input cond;
  wire cond;
  input [255:0] iffalse;
  wire [255:0] iffalse;
  input [255:0] iftrue;
  wire [255:0] iftrue;
  output [255:0] return_output;
  wire [255:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18101.read_pipe  = { iffalse, iftrue, cond, 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1536:0] \17677.read_pipe ;
  input cond;
  wire cond;
  input [511:0] iffalse;
  wire [511:0] iffalse;
  input [511:0] iftrue;
  wire [511:0] iftrue;
  output [511:0] return_output;
  wire [511:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17677.read_pipe  = { iffalse, iftrue, cond, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [24:0] \18208.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18208.read_pipe  = { iffalse, iftrue, cond, 8'hxx };
endmodule

module mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \11229.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \11229.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module pipelinec_fifo_fwft_145_7(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [144:0] _0000_;
  wire [7:0] _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire [7:0] _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire [7:0] _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire [7:0] _0014_;
  wire [7:0] _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire [144:0] _0188_;
  wire [144:0] _0189_;
  wire [144:0] _0190_;
  wire [144:0] _0191_;
  wire [144:0] _0192_;
  wire [144:0] _0193_;
  wire [144:0] _0194_;
  wire [144:0] _0195_;
  wire [144:0] _0196_;
  wire [144:0] _0197_;
  wire [144:0] _0198_;
  wire [144:0] _0199_;
  wire [144:0] _0200_;
  wire [144:0] _0201_;
  wire [144:0] _0202_;
  wire [144:0] _0203_;
  wire [144:0] _0204_;
  wire [144:0] _0205_;
  wire [144:0] _0206_;
  wire [144:0] _0207_;
  wire [144:0] _0208_;
  wire [144:0] _0209_;
  wire [144:0] _0210_;
  wire [144:0] _0211_;
  wire [144:0] _0212_;
  wire [144:0] _0213_;
  wire [144:0] _0214_;
  wire [144:0] _0215_;
  wire [144:0] _0216_;
  wire [144:0] _0217_;
  wire [144:0] _0218_;
  wire [144:0] _0219_;
  wire [144:0] _0220_;
  wire [144:0] _0221_;
  wire [144:0] _0222_;
  wire [144:0] _0223_;
  wire [144:0] _0224_;
  wire [144:0] _0225_;
  wire [144:0] _0226_;
  wire [144:0] _0227_;
  wire [144:0] _0228_;
  wire [144:0] _0229_;
  wire [144:0] _0230_;
  wire [144:0] _0231_;
  wire [144:0] _0232_;
  wire [144:0] _0233_;
  wire [144:0] _0234_;
  wire [144:0] _0235_;
  wire [144:0] _0236_;
  wire [144:0] _0237_;
  wire [144:0] _0238_;
  wire [144:0] _0239_;
  wire [144:0] _0240_;
  wire [144:0] _0241_;
  wire [144:0] _0242_;
  wire [144:0] _0243_;
  wire [144:0] _0244_;
  wire [144:0] _0245_;
  wire [144:0] _0246_;
  wire [144:0] _0247_;
  wire [144:0] _0248_;
  wire [144:0] _0249_;
  wire [144:0] _0250_;
  wire [144:0] _0251_;
  wire [144:0] _0252_;
  wire [144:0] _0253_;
  wire [144:0] _0254_;
  wire [144:0] _0255_;
  wire [144:0] _0256_;
  wire [144:0] _0257_;
  wire [144:0] _0258_;
  wire [144:0] _0259_;
  wire [144:0] _0260_;
  wire [144:0] _0261_;
  wire [144:0] _0262_;
  wire [144:0] _0263_;
  wire [144:0] _0264_;
  wire [144:0] _0265_;
  wire [144:0] _0266_;
  wire [144:0] _0267_;
  wire [144:0] _0268_;
  wire [144:0] _0269_;
  wire [144:0] _0270_;
  wire [144:0] _0271_;
  wire [144:0] _0272_;
  wire [144:0] _0273_;
  wire [144:0] _0274_;
  wire [144:0] _0275_;
  wire [144:0] _0276_;
  wire [144:0] _0277_;
  wire [144:0] _0278_;
  wire [144:0] _0279_;
  wire [144:0] _0280_;
  wire [144:0] _0281_;
  wire [144:0] _0282_;
  wire [144:0] _0283_;
  wire [144:0] _0284_;
  wire [144:0] _0285_;
  wire [144:0] _0286_;
  wire [144:0] _0287_;
  wire [144:0] _0288_;
  wire [144:0] _0289_;
  wire [144:0] _0290_;
  wire [144:0] _0291_;
  wire [144:0] _0292_;
  wire [144:0] _0293_;
  wire [144:0] _0294_;
  wire [144:0] _0295_;
  wire [144:0] _0296_;
  wire [144:0] _0297_;
  wire [144:0] _0298_;
  wire [144:0] _0299_;
  wire [144:0] _0300_;
  wire [144:0] _0301_;
  wire [144:0] _0302_;
  wire [144:0] _0303_;
  wire [144:0] _0304_;
  wire [144:0] _0305_;
  wire [144:0] _0306_;
  wire [144:0] _0307_;
  wire [144:0] _0308_;
  wire [144:0] _0309_;
  wire [144:0] _0310_;
  wire [144:0] _0311_;
  wire [144:0] _0312_;
  wire [144:0] _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  input clk;
  wire clk;
  input [144:0] data_in;
  wire [144:0] data_in;
  output [144:0] data_out;
  reg [144:0] data_out;
  wire [144:0] data_out_pipe;
  wire [144:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [144:0] \mem[0]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[100]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[101]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[102]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[103]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[104]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[105]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[106]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[107]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[108]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[109]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[10]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[110]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[111]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[112]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[113]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[114]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[115]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[116]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[117]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[118]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[119]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[11]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[120]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[121]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[122]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[123]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[124]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[125]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[126]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[127]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[12]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[13]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[14]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[15]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[16]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[17]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[18]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[19]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[1]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[20]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[21]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[22]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[23]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[24]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[25]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[26]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[27]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[28]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[29]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[2]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[30]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[31]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[32]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[33]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[34]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[35]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[36]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[37]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[38]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[39]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[3]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[40]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[41]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[42]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[43]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[44]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[45]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[46]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[47]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[48]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[49]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[4]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[50]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[51]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[52]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[53]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[54]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[55]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[56]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[57]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[58]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[59]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[5]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[60]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[61]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[62]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[63]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[64]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[65]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[66]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[67]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[68]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[69]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[6]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[70]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[71]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[72]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[73]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[74]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[75]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[76]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[77]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[78]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[79]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[7]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[80]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[81]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[82]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[83]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[84]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[85]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[86]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[87]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[88]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[89]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[8]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[90]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[91]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[92]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[93]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[94]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[95]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[96]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[97]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[98]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[99]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[9]  = 145'h0000000000000000000000000000000000000;
  wire pipe_ready;
  (* dont_touch = "TRUE" *)
  (* keep = "TRUE" *)
  (* unused_bits = "0" *)
  reg por = 1'h1;
  reg [7:0] rd_ptr_reg = 8'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [7:0] wr_ptr_reg = 8'h00;
  always @(posedge clk)
    if (_0008_) data_out <= _0000_;
  always @(posedge clk)
    if (_0004_) wr_ptr_reg <= _0014_;
  always @(posedge clk)
    if (_0012_) rd_ptr_reg <= _0015_;
  always @(posedge clk)
    if (_0016_) valid_out_pipe_reg <= _0013_;
  always @(posedge clk)
    if (_0441_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_0440_) \mem[99]  <= data_in;
  always @(posedge clk)
    if (_0439_) \mem[98]  <= data_in;
  always @(posedge clk)
    if (_0438_) \mem[97]  <= data_in;
  always @(posedge clk)
    if (_0437_) \mem[96]  <= data_in;
  always @(posedge clk)
    if (_0436_) \mem[95]  <= data_in;
  always @(posedge clk)
    if (_0435_) \mem[94]  <= data_in;
  always @(posedge clk)
    if (_0434_) \mem[93]  <= data_in;
  always @(posedge clk)
    if (_0433_) \mem[92]  <= data_in;
  always @(posedge clk)
    if (_0432_) \mem[91]  <= data_in;
  always @(posedge clk)
    if (_0431_) \mem[90]  <= data_in;
  always @(posedge clk)
    if (_0430_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_0429_) \mem[89]  <= data_in;
  always @(posedge clk)
    if (_0428_) \mem[88]  <= data_in;
  always @(posedge clk)
    if (_0427_) \mem[87]  <= data_in;
  always @(posedge clk)
    if (_0426_) \mem[86]  <= data_in;
  always @(posedge clk)
    if (_0425_) \mem[85]  <= data_in;
  always @(posedge clk)
    if (_0424_) \mem[84]  <= data_in;
  always @(posedge clk)
    if (_0423_) \mem[83]  <= data_in;
  always @(posedge clk)
    if (_0422_) \mem[82]  <= data_in;
  always @(posedge clk)
    if (_0421_) \mem[81]  <= data_in;
  always @(posedge clk)
    if (_0420_) \mem[80]  <= data_in;
  always @(posedge clk)
    if (_0419_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_0418_) \mem[79]  <= data_in;
  always @(posedge clk)
    if (_0417_) \mem[78]  <= data_in;
  always @(posedge clk)
    if (_0416_) \mem[77]  <= data_in;
  always @(posedge clk)
    if (_0415_) \mem[76]  <= data_in;
  always @(posedge clk)
    if (_0414_) \mem[75]  <= data_in;
  always @(posedge clk)
    if (_0413_) \mem[74]  <= data_in;
  always @(posedge clk)
    if (_0412_) \mem[73]  <= data_in;
  always @(posedge clk)
    if (_0411_) \mem[72]  <= data_in;
  always @(posedge clk)
    if (_0410_) \mem[71]  <= data_in;
  always @(posedge clk)
    if (_0409_) \mem[70]  <= data_in;
  always @(posedge clk)
    if (_0408_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_0407_) \mem[69]  <= data_in;
  always @(posedge clk)
    if (_0406_) \mem[68]  <= data_in;
  always @(posedge clk)
    if (_0405_) \mem[67]  <= data_in;
  always @(posedge clk)
    if (_0404_) \mem[66]  <= data_in;
  always @(posedge clk)
    if (_0403_) \mem[65]  <= data_in;
  always @(posedge clk)
    if (_0402_) \mem[64]  <= data_in;
  always @(posedge clk)
    if (_0401_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_0400_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_0399_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_0398_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_0397_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_0396_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_0395_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_0394_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_0393_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_0392_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_0391_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_0390_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_0389_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_0388_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_0387_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_0386_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_0385_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_0384_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_0383_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_0382_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_0381_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_0380_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_0379_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_0378_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_0377_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_0376_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_0375_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_0374_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_0373_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_0372_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_0371_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_0370_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_0369_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_0368_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_0367_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_0366_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_0365_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_0364_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_0363_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_0362_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_0361_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_0360_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_0359_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_0358_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_0357_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_0356_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_0355_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_0354_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_0353_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_0352_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_0351_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_0350_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_0349_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_0348_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_0347_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_0346_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_0345_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_0344_) \mem[127]  <= data_in;
  always @(posedge clk)
    if (_0343_) \mem[126]  <= data_in;
  always @(posedge clk)
    if (_0342_) \mem[125]  <= data_in;
  always @(posedge clk)
    if (_0341_) \mem[124]  <= data_in;
  always @(posedge clk)
    if (_0340_) \mem[123]  <= data_in;
  always @(posedge clk)
    if (_0339_) \mem[122]  <= data_in;
  always @(posedge clk)
    if (_0338_) \mem[121]  <= data_in;
  always @(posedge clk)
    if (_0337_) \mem[120]  <= data_in;
  always @(posedge clk)
    if (_0336_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_0335_) \mem[119]  <= data_in;
  always @(posedge clk)
    if (_0334_) \mem[118]  <= data_in;
  always @(posedge clk)
    if (_0333_) \mem[117]  <= data_in;
  always @(posedge clk)
    if (_0332_) \mem[116]  <= data_in;
  always @(posedge clk)
    if (_0331_) \mem[115]  <= data_in;
  always @(posedge clk)
    if (_0330_) \mem[114]  <= data_in;
  always @(posedge clk)
    if (_0329_) \mem[113]  <= data_in;
  always @(posedge clk)
    if (_0328_) \mem[112]  <= data_in;
  always @(posedge clk)
    if (_0327_) \mem[111]  <= data_in;
  always @(posedge clk)
    if (_0326_) \mem[110]  <= data_in;
  always @(posedge clk)
    if (_0325_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_0324_) \mem[109]  <= data_in;
  always @(posedge clk)
    if (_0323_) \mem[108]  <= data_in;
  always @(posedge clk)
    if (_0322_) \mem[107]  <= data_in;
  always @(posedge clk)
    if (_0321_) \mem[106]  <= data_in;
  always @(posedge clk)
    if (_0320_) \mem[105]  <= data_in;
  always @(posedge clk)
    if (_0319_) \mem[104]  <= data_in;
  always @(posedge clk)
    if (_0318_) \mem[103]  <= data_in;
  always @(posedge clk)
    if (_0317_) \mem[102]  <= data_in;
  always @(posedge clk)
    if (_0316_) \mem[101]  <= data_in;
  always @(posedge clk)
    if (_0315_) \mem[100]  <= data_in;
  always @(posedge clk)
    if (_0314_) \mem[0]  <= data_in;
  assign _0181_ = ~ wr_ptr_reg[0];
  assign _0182_ = ~ wr_ptr_reg[1];
  assign _0183_ = ~ wr_ptr_reg[2];
  assign _0184_ = ~ wr_ptr_reg[3];
  assign _0185_ = ~ wr_ptr_reg[4];
  assign _0186_ = ~ wr_ptr_reg[5];
  assign _0187_ = ~ wr_ptr_reg[6];
  assign _0017_ = _0182_ & _0183_;
  assign _0018_ = _0181_ & _0017_;
  assign _0019_ = _0184_ & _0185_;
  assign _0020_ = _0186_ & _0187_;
  assign _0021_ = _0019_ & _0020_;
  assign _0022_ = _0018_ & _0021_;
  assign _0023_ = wr_ptr_reg[0] & _0017_;
  assign _0024_ = _0023_ & _0021_;
  assign _0025_ = wr_ptr_reg[1] & _0183_;
  assign _0026_ = _0181_ & _0025_;
  assign _0027_ = _0026_ & _0021_;
  assign _0028_ = wr_ptr_reg[0] & _0025_;
  assign _0029_ = _0028_ & _0021_;
  assign _0030_ = _0182_ & wr_ptr_reg[2];
  assign _0031_ = _0181_ & _0030_;
  assign _0032_ = _0031_ & _0021_;
  assign _0033_ = wr_ptr_reg[0] & _0030_;
  assign _0034_ = _0033_ & _0021_;
  assign _0035_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _0036_ = _0181_ & _0035_;
  assign _0037_ = _0036_ & _0021_;
  assign _0038_ = wr_ptr_reg[0] & _0035_;
  assign _0039_ = _0038_ & _0021_;
  assign _0040_ = wr_ptr_reg[3] & _0185_;
  assign _0041_ = _0040_ & _0020_;
  assign _0042_ = _0018_ & _0041_;
  assign _0043_ = _0023_ & _0041_;
  assign _0044_ = _0026_ & _0041_;
  assign _0045_ = _0028_ & _0041_;
  assign _0046_ = _0031_ & _0041_;
  assign _0047_ = _0033_ & _0041_;
  assign _0048_ = _0036_ & _0041_;
  assign _0049_ = _0038_ & _0041_;
  assign _0050_ = _0184_ & wr_ptr_reg[4];
  assign _0051_ = _0050_ & _0020_;
  assign _0052_ = _0018_ & _0051_;
  assign _0053_ = _0023_ & _0051_;
  assign _0054_ = _0026_ & _0051_;
  assign _0055_ = _0028_ & _0051_;
  assign _0056_ = _0031_ & _0051_;
  assign _0057_ = _0033_ & _0051_;
  assign _0058_ = _0036_ & _0051_;
  assign _0059_ = _0038_ & _0051_;
  assign _0060_ = wr_ptr_reg[3] & wr_ptr_reg[4];
  assign _0061_ = _0060_ & _0020_;
  assign _0062_ = _0018_ & _0061_;
  assign _0063_ = _0023_ & _0061_;
  assign _0064_ = _0026_ & _0061_;
  assign _0065_ = _0028_ & _0061_;
  assign _0066_ = _0031_ & _0061_;
  assign _0067_ = _0033_ & _0061_;
  assign _0068_ = _0036_ & _0061_;
  assign _0069_ = _0038_ & _0061_;
  assign _0070_ = wr_ptr_reg[5] & _0187_;
  assign _0071_ = _0019_ & _0070_;
  assign _0072_ = _0018_ & _0071_;
  assign _0073_ = _0023_ & _0071_;
  assign _0074_ = _0026_ & _0071_;
  assign _0075_ = _0028_ & _0071_;
  assign _0076_ = _0031_ & _0071_;
  assign _0077_ = _0033_ & _0071_;
  assign _0078_ = _0036_ & _0071_;
  assign _0079_ = _0038_ & _0071_;
  assign _0080_ = _0040_ & _0070_;
  assign _0081_ = _0018_ & _0080_;
  assign _0082_ = _0023_ & _0080_;
  assign _0083_ = _0026_ & _0080_;
  assign _0084_ = _0028_ & _0080_;
  assign _0085_ = _0031_ & _0080_;
  assign _0086_ = _0033_ & _0080_;
  assign _0087_ = _0036_ & _0080_;
  assign _0088_ = _0038_ & _0080_;
  assign _0089_ = _0050_ & _0070_;
  assign _0090_ = _0018_ & _0089_;
  assign _0091_ = _0023_ & _0089_;
  assign _0092_ = _0026_ & _0089_;
  assign _0093_ = _0028_ & _0089_;
  assign _0094_ = _0031_ & _0089_;
  assign _0095_ = _0033_ & _0089_;
  assign _0096_ = _0036_ & _0089_;
  assign _0097_ = _0038_ & _0089_;
  assign _0098_ = _0060_ & _0070_;
  assign _0099_ = _0018_ & _0098_;
  assign _0100_ = _0023_ & _0098_;
  assign _0101_ = _0026_ & _0098_;
  assign _0102_ = _0028_ & _0098_;
  assign _0103_ = _0031_ & _0098_;
  assign _0104_ = _0033_ & _0098_;
  assign _0105_ = _0036_ & _0098_;
  assign _0106_ = _0038_ & _0098_;
  assign _0107_ = _0186_ & wr_ptr_reg[6];
  assign _0108_ = _0019_ & _0107_;
  assign _0109_ = _0018_ & _0108_;
  assign _0110_ = _0023_ & _0108_;
  assign _0111_ = _0026_ & _0108_;
  assign _0112_ = _0028_ & _0108_;
  assign _0113_ = _0031_ & _0108_;
  assign _0114_ = _0033_ & _0108_;
  assign _0115_ = _0036_ & _0108_;
  assign _0116_ = _0038_ & _0108_;
  assign _0117_ = _0040_ & _0107_;
  assign _0118_ = _0018_ & _0117_;
  assign _0119_ = _0023_ & _0117_;
  assign _0120_ = _0026_ & _0117_;
  assign _0121_ = _0028_ & _0117_;
  assign _0122_ = _0031_ & _0117_;
  assign _0123_ = _0033_ & _0117_;
  assign _0124_ = _0036_ & _0117_;
  assign _0125_ = _0038_ & _0117_;
  assign _0126_ = _0050_ & _0107_;
  assign _0127_ = _0018_ & _0126_;
  assign _0128_ = _0023_ & _0126_;
  assign _0129_ = _0026_ & _0126_;
  assign _0130_ = _0028_ & _0126_;
  assign _0131_ = _0031_ & _0126_;
  assign _0132_ = _0033_ & _0126_;
  assign _0133_ = _0036_ & _0126_;
  assign _0134_ = _0038_ & _0126_;
  assign _0135_ = _0060_ & _0107_;
  assign _0136_ = _0018_ & _0135_;
  assign _0137_ = _0023_ & _0135_;
  assign _0138_ = _0026_ & _0135_;
  assign _0139_ = _0028_ & _0135_;
  assign _0140_ = _0031_ & _0135_;
  assign _0141_ = _0033_ & _0135_;
  assign _0142_ = _0036_ & _0135_;
  assign _0143_ = _0038_ & _0135_;
  assign _0144_ = wr_ptr_reg[5] & wr_ptr_reg[6];
  assign _0145_ = _0019_ & _0144_;
  assign _0146_ = _0018_ & _0145_;
  assign _0147_ = _0023_ & _0145_;
  assign _0148_ = _0026_ & _0145_;
  assign _0149_ = _0028_ & _0145_;
  assign _0150_ = _0031_ & _0145_;
  assign _0151_ = _0033_ & _0145_;
  assign _0152_ = _0036_ & _0145_;
  assign _0153_ = _0038_ & _0145_;
  assign _0154_ = _0040_ & _0144_;
  assign _0155_ = _0018_ & _0154_;
  assign _0156_ = _0023_ & _0154_;
  assign _0157_ = _0026_ & _0154_;
  assign _0158_ = _0028_ & _0154_;
  assign _0159_ = _0031_ & _0154_;
  assign _0160_ = _0033_ & _0154_;
  assign _0161_ = _0036_ & _0154_;
  assign _0162_ = _0038_ & _0154_;
  assign _0163_ = _0050_ & _0144_;
  assign _0164_ = _0018_ & _0163_;
  assign _0165_ = _0023_ & _0163_;
  assign _0166_ = _0026_ & _0163_;
  assign _0167_ = _0028_ & _0163_;
  assign _0168_ = _0031_ & _0163_;
  assign _0169_ = _0033_ & _0163_;
  assign _0170_ = _0036_ & _0163_;
  assign _0171_ = _0038_ & _0163_;
  assign _0172_ = _0060_ & _0144_;
  assign _0173_ = _0018_ & _0172_;
  assign _0174_ = _0023_ & _0172_;
  assign _0175_ = _0026_ & _0172_;
  assign _0176_ = _0028_ & _0172_;
  assign _0177_ = _0031_ & _0172_;
  assign _0178_ = _0033_ & _0172_;
  assign _0179_ = _0036_ & _0172_;
  assign _0180_ = _0038_ & _0172_;
  assign _0016_ = | { _0008_, ready_in };
  assign _0001_[7] = ~ rd_ptr_reg[7];
  assign _0000_ = rd_ptr_reg[6] ? _0189_ : _0188_;
  assign _0188_ = rd_ptr_reg[5] ? _0191_ : _0190_;
  assign _0189_ = rd_ptr_reg[5] ? _0193_ : _0192_;
  assign _0190_ = rd_ptr_reg[4] ? _0195_ : _0194_;
  assign _0191_ = rd_ptr_reg[4] ? _0197_ : _0196_;
  assign _0192_ = rd_ptr_reg[4] ? _0199_ : _0198_;
  assign _0193_ = rd_ptr_reg[4] ? _0201_ : _0200_;
  assign _0194_ = rd_ptr_reg[3] ? _0203_ : _0202_;
  assign _0195_ = rd_ptr_reg[3] ? _0205_ : _0204_;
  assign _0196_ = rd_ptr_reg[3] ? _0207_ : _0206_;
  assign _0197_ = rd_ptr_reg[3] ? _0209_ : _0208_;
  assign _0198_ = rd_ptr_reg[3] ? _0211_ : _0210_;
  assign _0199_ = rd_ptr_reg[3] ? _0213_ : _0212_;
  assign _0200_ = rd_ptr_reg[3] ? _0215_ : _0214_;
  assign _0201_ = rd_ptr_reg[3] ? _0217_ : _0216_;
  assign _0202_ = rd_ptr_reg[2] ? _0219_ : _0218_;
  assign _0212_ = rd_ptr_reg[2] ? _0221_ : _0220_;
  assign _0213_ = rd_ptr_reg[2] ? _0223_ : _0222_;
  assign _0214_ = rd_ptr_reg[2] ? _0225_ : _0224_;
  assign _0215_ = rd_ptr_reg[2] ? _0227_ : _0226_;
  assign _0216_ = rd_ptr_reg[2] ? _0229_ : _0228_;
  assign _0217_ = rd_ptr_reg[2] ? _0231_ : _0230_;
  assign _0203_ = rd_ptr_reg[2] ? _0233_ : _0232_;
  assign _0204_ = rd_ptr_reg[2] ? _0235_ : _0234_;
  assign _0205_ = rd_ptr_reg[2] ? _0237_ : _0236_;
  assign _0206_ = rd_ptr_reg[2] ? _0239_ : _0238_;
  assign _0207_ = rd_ptr_reg[2] ? _0241_ : _0240_;
  assign _0208_ = rd_ptr_reg[2] ? _0243_ : _0242_;
  assign _0209_ = rd_ptr_reg[2] ? _0245_ : _0244_;
  assign _0210_ = rd_ptr_reg[2] ? _0247_ : _0246_;
  assign _0211_ = rd_ptr_reg[2] ? _0249_ : _0248_;
  assign _0218_ = rd_ptr_reg[1] ? _0251_ : _0250_;
  assign _0240_ = rd_ptr_reg[1] ? _0253_ : _0252_;
  assign _0241_ = rd_ptr_reg[1] ? _0255_ : _0254_;
  assign _0242_ = rd_ptr_reg[1] ? _0257_ : _0256_;
  assign _0243_ = rd_ptr_reg[1] ? _0259_ : _0258_;
  assign _0244_ = rd_ptr_reg[1] ? _0261_ : _0260_;
  assign _0245_ = rd_ptr_reg[1] ? _0263_ : _0262_;
  assign _0246_ = rd_ptr_reg[1] ? _0265_ : _0264_;
  assign _0247_ = rd_ptr_reg[1] ? _0267_ : _0266_;
  assign _0248_ = rd_ptr_reg[1] ? _0269_ : _0268_;
  assign _0249_ = rd_ptr_reg[1] ? _0271_ : _0270_;
  assign _0219_ = rd_ptr_reg[1] ? _0273_ : _0272_;
  assign _0220_ = rd_ptr_reg[1] ? _0275_ : _0274_;
  assign _0221_ = rd_ptr_reg[1] ? _0277_ : _0276_;
  assign _0222_ = rd_ptr_reg[1] ? _0279_ : _0278_;
  assign _0223_ = rd_ptr_reg[1] ? _0281_ : _0280_;
  assign _0224_ = rd_ptr_reg[1] ? _0283_ : _0282_;
  assign _0225_ = rd_ptr_reg[1] ? _0285_ : _0284_;
  assign _0226_ = rd_ptr_reg[1] ? _0287_ : _0286_;
  assign _0227_ = rd_ptr_reg[1] ? _0289_ : _0288_;
  assign _0228_ = rd_ptr_reg[1] ? _0291_ : _0290_;
  assign _0229_ = rd_ptr_reg[1] ? _0293_ : _0292_;
  assign _0232_ = rd_ptr_reg[1] ? _0295_ : _0294_;
  assign _0230_ = rd_ptr_reg[1] ? _0297_ : _0296_;
  assign _0231_ = rd_ptr_reg[1] ? _0299_ : _0298_;
  assign _0233_ = rd_ptr_reg[1] ? _0301_ : _0300_;
  assign _0234_ = rd_ptr_reg[1] ? _0303_ : _0302_;
  assign _0235_ = rd_ptr_reg[1] ? _0305_ : _0304_;
  assign _0236_ = rd_ptr_reg[1] ? _0307_ : _0306_;
  assign _0237_ = rd_ptr_reg[1] ? _0309_ : _0308_;
  assign _0238_ = rd_ptr_reg[1] ? _0311_ : _0310_;
  assign _0239_ = rd_ptr_reg[1] ? _0313_ : _0312_;
  assign _0250_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _0304_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _0305_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _0306_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _0307_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _0308_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _0309_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _0310_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _0311_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _0312_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _0313_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _0251_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _0252_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _0253_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _0254_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _0255_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _0256_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _0257_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _0258_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _0259_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _0260_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _0261_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _0272_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _0262_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _0263_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _0264_ = rd_ptr_reg[0] ? \mem[65]  : \mem[64] ;
  assign _0265_ = rd_ptr_reg[0] ? \mem[67]  : \mem[66] ;
  assign _0266_ = rd_ptr_reg[0] ? \mem[69]  : \mem[68] ;
  assign _0267_ = rd_ptr_reg[0] ? \mem[71]  : \mem[70] ;
  assign _0268_ = rd_ptr_reg[0] ? \mem[73]  : \mem[72] ;
  assign _0269_ = rd_ptr_reg[0] ? \mem[75]  : \mem[74] ;
  assign _0270_ = rd_ptr_reg[0] ? \mem[77]  : \mem[76] ;
  assign _0271_ = rd_ptr_reg[0] ? \mem[79]  : \mem[78] ;
  assign _0273_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _0274_ = rd_ptr_reg[0] ? \mem[81]  : \mem[80] ;
  assign _0275_ = rd_ptr_reg[0] ? \mem[83]  : \mem[82] ;
  assign _0276_ = rd_ptr_reg[0] ? \mem[85]  : \mem[84] ;
  assign _0277_ = rd_ptr_reg[0] ? \mem[87]  : \mem[86] ;
  assign _0278_ = rd_ptr_reg[0] ? \mem[89]  : \mem[88] ;
  assign _0279_ = rd_ptr_reg[0] ? \mem[91]  : \mem[90] ;
  assign _0280_ = rd_ptr_reg[0] ? \mem[93]  : \mem[92] ;
  assign _0281_ = rd_ptr_reg[0] ? \mem[95]  : \mem[94] ;
  assign _0282_ = rd_ptr_reg[0] ? \mem[97]  : \mem[96] ;
  assign _0283_ = rd_ptr_reg[0] ? \mem[99]  : \mem[98] ;
  assign _0294_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _0284_ = rd_ptr_reg[0] ? \mem[101]  : \mem[100] ;
  assign _0285_ = rd_ptr_reg[0] ? \mem[103]  : \mem[102] ;
  assign _0286_ = rd_ptr_reg[0] ? \mem[105]  : \mem[104] ;
  assign _0287_ = rd_ptr_reg[0] ? \mem[107]  : \mem[106] ;
  assign _0288_ = rd_ptr_reg[0] ? \mem[109]  : \mem[108] ;
  assign _0289_ = rd_ptr_reg[0] ? \mem[111]  : \mem[110] ;
  assign _0290_ = rd_ptr_reg[0] ? \mem[113]  : \mem[112] ;
  assign _0291_ = rd_ptr_reg[0] ? \mem[115]  : \mem[114] ;
  assign _0292_ = rd_ptr_reg[0] ? \mem[117]  : \mem[116] ;
  assign _0293_ = rd_ptr_reg[0] ? \mem[119]  : \mem[118] ;
  assign _0295_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _0296_ = rd_ptr_reg[0] ? \mem[121]  : \mem[120] ;
  assign _0297_ = rd_ptr_reg[0] ? \mem[123]  : \mem[122] ;
  assign _0298_ = rd_ptr_reg[0] ? \mem[125]  : \mem[124] ;
  assign _0299_ = rd_ptr_reg[0] ? \mem[127]  : \mem[126] ;
  assign _0300_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _0301_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _0302_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _0303_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _0314_ = _0022_ & _0004_;
  assign _0315_ = _0150_ & _0004_;
  assign _0316_ = _0151_ & _0004_;
  assign _0317_ = _0152_ & _0004_;
  assign _0318_ = _0153_ & _0004_;
  assign _0319_ = _0155_ & _0004_;
  assign _0320_ = _0156_ & _0004_;
  assign _0321_ = _0157_ & _0004_;
  assign _0322_ = _0158_ & _0004_;
  assign _0323_ = _0159_ & _0004_;
  assign _0324_ = _0160_ & _0004_;
  assign _0325_ = _0044_ & _0004_;
  assign _0326_ = _0161_ & _0004_;
  assign _0327_ = _0162_ & _0004_;
  assign _0328_ = _0164_ & _0004_;
  assign _0329_ = _0165_ & _0004_;
  assign _0330_ = _0166_ & _0004_;
  assign _0331_ = _0167_ & _0004_;
  assign _0332_ = _0168_ & _0004_;
  assign _0333_ = _0169_ & _0004_;
  assign _0334_ = _0170_ & _0004_;
  assign _0335_ = _0171_ & _0004_;
  assign _0336_ = _0045_ & _0004_;
  assign _0337_ = _0173_ & _0004_;
  assign _0338_ = _0174_ & _0004_;
  assign _0339_ = _0175_ & _0004_;
  assign _0340_ = _0176_ & _0004_;
  assign _0341_ = _0177_ & _0004_;
  assign _0342_ = _0178_ & _0004_;
  assign _0343_ = _0179_ & _0004_;
  assign _0344_ = _0180_ & _0004_;
  assign _0345_ = _0046_ & _0004_;
  assign _0346_ = _0047_ & _0004_;
  assign _0347_ = _0048_ & _0004_;
  assign _0348_ = _0049_ & _0004_;
  assign _0349_ = _0052_ & _0004_;
  assign _0350_ = _0053_ & _0004_;
  assign _0351_ = _0054_ & _0004_;
  assign _0352_ = _0055_ & _0004_;
  assign _0353_ = _0024_ & _0004_;
  assign _0354_ = _0056_ & _0004_;
  assign _0355_ = _0057_ & _0004_;
  assign _0356_ = _0058_ & _0004_;
  assign _0357_ = _0059_ & _0004_;
  assign _0358_ = _0062_ & _0004_;
  assign _0359_ = _0063_ & _0004_;
  assign _0360_ = _0064_ & _0004_;
  assign _0361_ = _0065_ & _0004_;
  assign _0362_ = _0066_ & _0004_;
  assign _0363_ = _0067_ & _0004_;
  assign _0364_ = _0027_ & _0004_;
  assign _0365_ = _0068_ & _0004_;
  assign _0366_ = _0069_ & _0004_;
  assign _0367_ = _0072_ & _0004_;
  assign _0368_ = _0073_ & _0004_;
  assign _0369_ = _0074_ & _0004_;
  assign _0370_ = _0075_ & _0004_;
  assign _0371_ = _0076_ & _0004_;
  assign _0372_ = _0077_ & _0004_;
  assign _0373_ = _0078_ & _0004_;
  assign _0374_ = _0079_ & _0004_;
  assign _0375_ = _0029_ & _0004_;
  assign _0376_ = _0081_ & _0004_;
  assign _0377_ = _0082_ & _0004_;
  assign _0378_ = _0083_ & _0004_;
  assign _0379_ = _0084_ & _0004_;
  assign _0380_ = _0085_ & _0004_;
  assign _0381_ = _0086_ & _0004_;
  assign _0382_ = _0087_ & _0004_;
  assign _0383_ = _0088_ & _0004_;
  assign _0384_ = _0090_ & _0004_;
  assign _0385_ = _0091_ & _0004_;
  assign _0386_ = _0032_ & _0004_;
  assign _0387_ = _0092_ & _0004_;
  assign _0388_ = _0093_ & _0004_;
  assign _0389_ = _0094_ & _0004_;
  assign _0390_ = _0095_ & _0004_;
  assign _0391_ = _0096_ & _0004_;
  assign _0392_ = _0097_ & _0004_;
  assign _0393_ = _0099_ & _0004_;
  assign _0394_ = _0100_ & _0004_;
  assign _0395_ = _0101_ & _0004_;
  assign _0396_ = _0102_ & _0004_;
  assign _0397_ = _0034_ & _0004_;
  assign _0398_ = _0103_ & _0004_;
  assign _0399_ = _0104_ & _0004_;
  assign _0400_ = _0105_ & _0004_;
  assign _0401_ = _0106_ & _0004_;
  assign _0402_ = _0109_ & _0004_;
  assign _0403_ = _0110_ & _0004_;
  assign _0404_ = _0111_ & _0004_;
  assign _0405_ = _0112_ & _0004_;
  assign _0406_ = _0113_ & _0004_;
  assign _0407_ = _0114_ & _0004_;
  assign _0408_ = _0037_ & _0004_;
  assign _0409_ = _0115_ & _0004_;
  assign _0410_ = _0116_ & _0004_;
  assign _0411_ = _0118_ & _0004_;
  assign _0412_ = _0119_ & _0004_;
  assign _0413_ = _0120_ & _0004_;
  assign _0414_ = _0121_ & _0004_;
  assign _0415_ = _0122_ & _0004_;
  assign _0416_ = _0123_ & _0004_;
  assign _0417_ = _0124_ & _0004_;
  assign _0418_ = _0125_ & _0004_;
  assign _0419_ = _0039_ & _0004_;
  assign _0420_ = _0127_ & _0004_;
  assign _0421_ = _0128_ & _0004_;
  assign _0422_ = _0129_ & _0004_;
  assign _0423_ = _0130_ & _0004_;
  assign _0424_ = _0131_ & _0004_;
  assign _0425_ = _0132_ & _0004_;
  assign _0426_ = _0133_ & _0004_;
  assign _0427_ = _0134_ & _0004_;
  assign _0428_ = _0136_ & _0004_;
  assign _0429_ = _0137_ & _0004_;
  assign _0430_ = _0042_ & _0004_;
  assign _0431_ = _0138_ & _0004_;
  assign _0432_ = _0139_ & _0004_;
  assign _0433_ = _0140_ & _0004_;
  assign _0434_ = _0141_ & _0004_;
  assign _0435_ = _0142_ & _0004_;
  assign _0436_ = _0143_ & _0004_;
  assign _0437_ = _0146_ & _0004_;
  assign _0438_ = _0147_ & _0004_;
  assign _0439_ = _0148_ & _0004_;
  assign _0440_ = _0149_ & _0004_;
  assign _0441_ = _0043_ & _0004_;
  assign _0002_ = wr_ptr_reg == { _0001_[7], rd_ptr_reg[6:0] };
  assign full = _0002_ ? 1'h1 : 1'h0;
  assign _0003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _0003_ ? 1'h1 : 1'h0;
  assign ready_out_internal = ~ full;
  assign _0004_ = valid_in & ready_out_internal;
  assign _0005_ = wr_ptr_reg + 8'h01;
  assign _0006_ = ready_in ? 1'h0 : 1'hx;
  assign _0007_ = ~ valid_out_pipe_reg;
  assign _0008_ = ready_in | _0007_;
  assign _0009_ = ~ empty;
  assign _0010_ = rd_ptr_reg + 8'h01;
  assign _0011_ = empty ? 1'h0 : 1'h1;
  assign _0012_ = _0009_ & _0008_;
  assign _0013_ = _0008_ ? _0011_ : _0006_;
  assign _0014_ = _0004_ ? _0005_ : 8'hxx;
  assign _0015_ = _0012_ ? _0010_ : 8'hxx;
  always @(posedge clk)
    por <= 1'h0;
  assign _0001_[6:0] = rd_ptr_reg[6:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module pipelinec_fifo_fwft_578_6(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [577:0] _000_;
  wire [6:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire [6:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire [6:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [6:0] _014_;
  wire [6:0] _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire [577:0] _111_;
  wire [577:0] _112_;
  wire [577:0] _113_;
  wire [577:0] _114_;
  wire [577:0] _115_;
  wire [577:0] _116_;
  wire [577:0] _117_;
  wire [577:0] _118_;
  wire [577:0] _119_;
  wire [577:0] _120_;
  wire [577:0] _121_;
  wire [577:0] _122_;
  wire [577:0] _123_;
  wire [577:0] _124_;
  wire [577:0] _125_;
  wire [577:0] _126_;
  wire [577:0] _127_;
  wire [577:0] _128_;
  wire [577:0] _129_;
  wire [577:0] _130_;
  wire [577:0] _131_;
  wire [577:0] _132_;
  wire [577:0] _133_;
  wire [577:0] _134_;
  wire [577:0] _135_;
  wire [577:0] _136_;
  wire [577:0] _137_;
  wire [577:0] _138_;
  wire [577:0] _139_;
  wire [577:0] _140_;
  wire [577:0] _141_;
  wire [577:0] _142_;
  wire [577:0] _143_;
  wire [577:0] _144_;
  wire [577:0] _145_;
  wire [577:0] _146_;
  wire [577:0] _147_;
  wire [577:0] _148_;
  wire [577:0] _149_;
  wire [577:0] _150_;
  wire [577:0] _151_;
  wire [577:0] _152_;
  wire [577:0] _153_;
  wire [577:0] _154_;
  wire [577:0] _155_;
  wire [577:0] _156_;
  wire [577:0] _157_;
  wire [577:0] _158_;
  wire [577:0] _159_;
  wire [577:0] _160_;
  wire [577:0] _161_;
  wire [577:0] _162_;
  wire [577:0] _163_;
  wire [577:0] _164_;
  wire [577:0] _165_;
  wire [577:0] _166_;
  wire [577:0] _167_;
  wire [577:0] _168_;
  wire [577:0] _169_;
  wire [577:0] _170_;
  wire [577:0] _171_;
  wire [577:0] _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  input clk;
  wire clk;
  input [577:0] data_in;
  wire [577:0] data_in;
  output [577:0] data_out;
  reg [577:0] data_out;
  wire [577:0] data_out_pipe;
  wire [577:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [577:0] \mem[0]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[10]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[11]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[12]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[13]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[14]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[15]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[16]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[17]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[18]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[19]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[1]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[20]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[21]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[22]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[23]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[24]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[25]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[26]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[27]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[28]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[29]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[2]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[30]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[31]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[32]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[33]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[34]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[35]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[36]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[37]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[38]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[39]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[3]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[40]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[41]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[42]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[43]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[44]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[45]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[46]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[47]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[48]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[49]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[4]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[50]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[51]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[52]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[53]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[54]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[55]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[56]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[57]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[58]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[59]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[5]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[60]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[61]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[62]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[63]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[6]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[7]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[8]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [577:0] \mem[9]  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire pipe_ready;
  (* dont_touch = "TRUE" *)
  (* keep = "TRUE" *)
  (* unused_bits = "0" *)
  reg por = 1'h1;
  reg [6:0] rd_ptr_reg = 7'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [6:0] wr_ptr_reg = 7'h00;
  always @(posedge clk)
    if (_008_) data_out <= _000_;
  always @(posedge clk)
    if (_004_) wr_ptr_reg <= _014_;
  always @(posedge clk)
    if (_012_) rd_ptr_reg <= _015_;
  always @(posedge clk)
    if (_016_) valid_out_pipe_reg <= _013_;
  always @(posedge clk)
    if (_236_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_235_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_234_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_233_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_232_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_231_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_230_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_229_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_228_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_227_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_226_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_225_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_224_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_223_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_222_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_221_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_220_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_219_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_218_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_217_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_216_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_215_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_214_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_213_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_212_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_211_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_210_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_209_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_208_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_207_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_206_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_205_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_204_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_203_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_202_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_201_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_200_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_199_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_198_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_197_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_196_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_195_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_194_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_193_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_192_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_191_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_190_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_189_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_188_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_187_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_186_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_185_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_184_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_183_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_182_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_181_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_180_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_179_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_178_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_177_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_176_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_175_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_174_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_173_) \mem[0]  <= data_in;
  assign _105_ = ~ wr_ptr_reg[0];
  assign _106_ = ~ wr_ptr_reg[1];
  assign _107_ = ~ wr_ptr_reg[2];
  assign _108_ = ~ wr_ptr_reg[3];
  assign _109_ = ~ wr_ptr_reg[4];
  assign _110_ = ~ wr_ptr_reg[5];
  assign _017_ = _106_ & _107_;
  assign _018_ = _105_ & _017_;
  assign _019_ = _109_ & _110_;
  assign _020_ = _108_ & _019_;
  assign _021_ = _018_ & _020_;
  assign _022_ = wr_ptr_reg[0] & _017_;
  assign _023_ = _022_ & _020_;
  assign _024_ = wr_ptr_reg[1] & _107_;
  assign _025_ = _105_ & _024_;
  assign _026_ = _025_ & _020_;
  assign _027_ = wr_ptr_reg[0] & _024_;
  assign _028_ = _027_ & _020_;
  assign _029_ = _106_ & wr_ptr_reg[2];
  assign _030_ = _105_ & _029_;
  assign _031_ = _030_ & _020_;
  assign _032_ = wr_ptr_reg[0] & _029_;
  assign _033_ = _032_ & _020_;
  assign _034_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _035_ = _105_ & _034_;
  assign _036_ = _035_ & _020_;
  assign _037_ = wr_ptr_reg[0] & _034_;
  assign _038_ = _037_ & _020_;
  assign _039_ = wr_ptr_reg[3] & _019_;
  assign _040_ = _018_ & _039_;
  assign _041_ = _022_ & _039_;
  assign _042_ = _025_ & _039_;
  assign _043_ = _027_ & _039_;
  assign _044_ = _030_ & _039_;
  assign _045_ = _032_ & _039_;
  assign _046_ = _035_ & _039_;
  assign _047_ = _037_ & _039_;
  assign _048_ = wr_ptr_reg[4] & _110_;
  assign _049_ = _108_ & _048_;
  assign _050_ = _018_ & _049_;
  assign _051_ = _022_ & _049_;
  assign _052_ = _025_ & _049_;
  assign _053_ = _027_ & _049_;
  assign _054_ = _030_ & _049_;
  assign _055_ = _032_ & _049_;
  assign _056_ = _035_ & _049_;
  assign _057_ = _037_ & _049_;
  assign _058_ = wr_ptr_reg[3] & _048_;
  assign _059_ = _018_ & _058_;
  assign _060_ = _022_ & _058_;
  assign _061_ = _025_ & _058_;
  assign _062_ = _027_ & _058_;
  assign _063_ = _030_ & _058_;
  assign _064_ = _032_ & _058_;
  assign _065_ = _035_ & _058_;
  assign _066_ = _037_ & _058_;
  assign _067_ = _109_ & wr_ptr_reg[5];
  assign _068_ = _108_ & _067_;
  assign _069_ = _018_ & _068_;
  assign _070_ = _022_ & _068_;
  assign _071_ = _025_ & _068_;
  assign _072_ = _027_ & _068_;
  assign _073_ = _030_ & _068_;
  assign _074_ = _032_ & _068_;
  assign _075_ = _035_ & _068_;
  assign _076_ = _037_ & _068_;
  assign _077_ = wr_ptr_reg[3] & _067_;
  assign _078_ = _018_ & _077_;
  assign _079_ = _022_ & _077_;
  assign _080_ = _025_ & _077_;
  assign _081_ = _027_ & _077_;
  assign _082_ = _030_ & _077_;
  assign _083_ = _032_ & _077_;
  assign _084_ = _035_ & _077_;
  assign _085_ = _037_ & _077_;
  assign _086_ = wr_ptr_reg[4] & wr_ptr_reg[5];
  assign _087_ = _108_ & _086_;
  assign _088_ = _018_ & _087_;
  assign _089_ = _022_ & _087_;
  assign _090_ = _025_ & _087_;
  assign _091_ = _027_ & _087_;
  assign _092_ = _030_ & _087_;
  assign _093_ = _032_ & _087_;
  assign _094_ = _035_ & _087_;
  assign _095_ = _037_ & _087_;
  assign _096_ = wr_ptr_reg[3] & _086_;
  assign _097_ = _018_ & _096_;
  assign _098_ = _022_ & _096_;
  assign _099_ = _025_ & _096_;
  assign _100_ = _027_ & _096_;
  assign _101_ = _030_ & _096_;
  assign _102_ = _032_ & _096_;
  assign _103_ = _035_ & _096_;
  assign _104_ = _037_ & _096_;
  assign _016_ = | { _008_, ready_in };
  assign _001_[6] = ~ rd_ptr_reg[6];
  assign _000_ = rd_ptr_reg[5] ? _112_ : _111_;
  assign _111_ = rd_ptr_reg[4] ? _114_ : _113_;
  assign _112_ = rd_ptr_reg[4] ? _116_ : _115_;
  assign _113_ = rd_ptr_reg[3] ? _118_ : _117_;
  assign _114_ = rd_ptr_reg[3] ? _120_ : _119_;
  assign _115_ = rd_ptr_reg[3] ? _122_ : _121_;
  assign _116_ = rd_ptr_reg[3] ? _124_ : _123_;
  assign _117_ = rd_ptr_reg[2] ? _126_ : _125_;
  assign _118_ = rd_ptr_reg[2] ? _128_ : _127_;
  assign _119_ = rd_ptr_reg[2] ? _130_ : _129_;
  assign _120_ = rd_ptr_reg[2] ? _132_ : _131_;
  assign _121_ = rd_ptr_reg[2] ? _134_ : _133_;
  assign _122_ = rd_ptr_reg[2] ? _136_ : _135_;
  assign _123_ = rd_ptr_reg[2] ? _138_ : _137_;
  assign _124_ = rd_ptr_reg[2] ? _140_ : _139_;
  assign _125_ = rd_ptr_reg[1] ? _142_ : _141_;
  assign _135_ = rd_ptr_reg[1] ? _144_ : _143_;
  assign _136_ = rd_ptr_reg[1] ? _146_ : _145_;
  assign _137_ = rd_ptr_reg[1] ? _148_ : _147_;
  assign _138_ = rd_ptr_reg[1] ? _150_ : _149_;
  assign _139_ = rd_ptr_reg[1] ? _152_ : _151_;
  assign _140_ = rd_ptr_reg[1] ? _154_ : _153_;
  assign _126_ = rd_ptr_reg[1] ? _156_ : _155_;
  assign _127_ = rd_ptr_reg[1] ? _158_ : _157_;
  assign _128_ = rd_ptr_reg[1] ? _160_ : _159_;
  assign _129_ = rd_ptr_reg[1] ? _162_ : _161_;
  assign _130_ = rd_ptr_reg[1] ? _164_ : _163_;
  assign _131_ = rd_ptr_reg[1] ? _166_ : _165_;
  assign _132_ = rd_ptr_reg[1] ? _168_ : _167_;
  assign _133_ = rd_ptr_reg[1] ? _170_ : _169_;
  assign _134_ = rd_ptr_reg[1] ? _172_ : _171_;
  assign _141_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _163_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _164_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _165_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _166_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _167_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _168_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _169_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _170_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _171_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _172_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _142_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _143_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _144_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _145_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _146_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _147_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _148_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _149_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _150_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _151_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _152_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _155_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _153_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _154_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _156_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _157_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _158_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _159_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _160_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _161_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _162_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _173_ = _021_ & _004_;
  assign _174_ = _042_ & _004_;
  assign _175_ = _043_ & _004_;
  assign _176_ = _044_ & _004_;
  assign _177_ = _045_ & _004_;
  assign _178_ = _046_ & _004_;
  assign _179_ = _047_ & _004_;
  assign _180_ = _050_ & _004_;
  assign _181_ = _051_ & _004_;
  assign _182_ = _052_ & _004_;
  assign _183_ = _053_ & _004_;
  assign _184_ = _023_ & _004_;
  assign _185_ = _054_ & _004_;
  assign _186_ = _055_ & _004_;
  assign _187_ = _056_ & _004_;
  assign _188_ = _057_ & _004_;
  assign _189_ = _059_ & _004_;
  assign _190_ = _060_ & _004_;
  assign _191_ = _061_ & _004_;
  assign _192_ = _062_ & _004_;
  assign _193_ = _063_ & _004_;
  assign _194_ = _064_ & _004_;
  assign _195_ = _026_ & _004_;
  assign _196_ = _065_ & _004_;
  assign _197_ = _066_ & _004_;
  assign _198_ = _069_ & _004_;
  assign _199_ = _070_ & _004_;
  assign _200_ = _071_ & _004_;
  assign _201_ = _072_ & _004_;
  assign _202_ = _073_ & _004_;
  assign _203_ = _074_ & _004_;
  assign _204_ = _075_ & _004_;
  assign _205_ = _076_ & _004_;
  assign _206_ = _028_ & _004_;
  assign _207_ = _078_ & _004_;
  assign _208_ = _079_ & _004_;
  assign _209_ = _080_ & _004_;
  assign _210_ = _081_ & _004_;
  assign _211_ = _082_ & _004_;
  assign _212_ = _083_ & _004_;
  assign _213_ = _084_ & _004_;
  assign _214_ = _085_ & _004_;
  assign _215_ = _088_ & _004_;
  assign _216_ = _089_ & _004_;
  assign _217_ = _031_ & _004_;
  assign _218_ = _090_ & _004_;
  assign _219_ = _091_ & _004_;
  assign _220_ = _092_ & _004_;
  assign _221_ = _093_ & _004_;
  assign _222_ = _094_ & _004_;
  assign _223_ = _095_ & _004_;
  assign _224_ = _097_ & _004_;
  assign _225_ = _098_ & _004_;
  assign _226_ = _099_ & _004_;
  assign _227_ = _100_ & _004_;
  assign _228_ = _033_ & _004_;
  assign _229_ = _101_ & _004_;
  assign _230_ = _102_ & _004_;
  assign _231_ = _103_ & _004_;
  assign _232_ = _104_ & _004_;
  assign _233_ = _036_ & _004_;
  assign _234_ = _038_ & _004_;
  assign _235_ = _040_ & _004_;
  assign _236_ = _041_ & _004_;
  assign _002_ = wr_ptr_reg == { _001_[6], rd_ptr_reg[5:0] };
  assign full = _002_ ? 1'h1 : 1'h0;
  assign _003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _003_ ? 1'h1 : 1'h0;
  assign ready_out_internal = ~ full;
  assign _004_ = valid_in & ready_out_internal;
  assign _005_ = wr_ptr_reg + 7'h01;
  assign _006_ = ready_in ? 1'h0 : 1'hx;
  assign _007_ = ~ valid_out_pipe_reg;
  assign _008_ = ready_in | _007_;
  assign _009_ = ~ empty;
  assign _010_ = rd_ptr_reg + 7'h01;
  assign _011_ = empty ? 1'h0 : 1'h1;
  assign _012_ = _009_ & _008_;
  assign _013_ = _008_ ? _011_ : _006_;
  assign _014_ = _004_ ? _005_ : 7'hxx;
  assign _015_ = _012_ ? _010_ : 7'hxx;
  always @(posedge clk)
    por <= 1'h0;
  assign _001_[5:0] = rd_ptr_reg[5:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module poly1305_mac_decrypt_0clk_d66012d5(clk, clock_enable, \global_to_module.poly1305_mac_decrypt_key , \global_to_module.poly1305_mac_decrypt_data_in , \global_to_module.poly1305_mac_decrypt_auth_tag_ready , \global_to_module.poly1305_mac_decrypt_pipeline_out , \global_to_module.poly1305_mac_decrypt_pipeline_out_valid , \global_to_module.poly1305_mac_decrypt_pipeline_in_ready , \module_to_global.poly1305_mac_decrypt_key_ready , \module_to_global.poly1305_mac_decrypt_data_in_ready , \module_to_global.poly1305_mac_decrypt_auth_tag , \module_to_global.poly1305_mac_decrypt_pipeline_in , \module_to_global.poly1305_mac_decrypt_pipeline_in_valid );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  wire \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  input [145:0] \global_to_module.poly1305_mac_decrypt_data_in ;
  wire [145:0] \global_to_module.poly1305_mac_decrypt_data_in ;
  input [256:0] \global_to_module.poly1305_mac_decrypt_key ;
  wire [256:0] \global_to_module.poly1305_mac_decrypt_key ;
  input \global_to_module.poly1305_mac_decrypt_pipeline_in_ready ;
  wire \global_to_module.poly1305_mac_decrypt_pipeline_in_ready ;
  input [319:0] \global_to_module.poly1305_mac_decrypt_pipeline_out ;
  wire [319:0] \global_to_module.poly1305_mac_decrypt_pipeline_out ;
  input \global_to_module.poly1305_mac_decrypt_pipeline_out_valid ;
  wire \global_to_module.poly1305_mac_decrypt_pipeline_out_valid ;
  output [128:0] \module_to_global.poly1305_mac_decrypt_auth_tag ;
  wire [128:0] \module_to_global.poly1305_mac_decrypt_auth_tag ;
  output \module_to_global.poly1305_mac_decrypt_data_in_ready ;
  wire \module_to_global.poly1305_mac_decrypt_data_in_ready ;
  output \module_to_global.poly1305_mac_decrypt_key_ready ;
  wire \module_to_global.poly1305_mac_decrypt_key_ready ;
  output [767:0] \module_to_global.poly1305_mac_decrypt_pipeline_in ;
  wire [767:0] \module_to_global.poly1305_mac_decrypt_pipeline_in ;
  output \module_to_global.poly1305_mac_decrypt_pipeline_in_valid ;
  wire \module_to_global.poly1305_mac_decrypt_pipeline_in_valid ;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_clock_enable;
  wire [145:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_data_in;
  wire [319:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_from_pipeline;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_from_pipeline_valid;
  wire [256:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_key;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_ready_for_auth_tag_out;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_ready_for_to_pipeline;
  wire [899:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output;
  assign \module_to_global.poly1305_mac_decrypt_key_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[0] : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_data_in_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[1] : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_auth_tag  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[130:2] : 129'h000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_decrypt_pipeline_in  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[898:131] : 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_decrypt_pipeline_in_valid  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[899] : 1'h0;
  poly1305_mac_fsm_0clk_10e029d4 poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.data (\global_to_module.poly1305_mac_decrypt_data_in [144:0]),
    .\data_in.valid (\global_to_module.poly1305_mac_decrypt_data_in [145]),
    .\from_pipeline.limbs (\global_to_module.poly1305_mac_decrypt_pipeline_out ),
    .from_pipeline_valid(\global_to_module.poly1305_mac_decrypt_pipeline_out_valid ),
    .\key.data (\global_to_module.poly1305_mac_decrypt_key [255:0]),
    .\key.valid (\global_to_module.poly1305_mac_decrypt_key [256]),
    .ready_for_auth_tag_out(\global_to_module.poly1305_mac_decrypt_auth_tag_ready ),
    .ready_for_to_pipeline(\global_to_module.poly1305_mac_decrypt_pipeline_in_ready ),
    .\return_output.auth_tag (poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[130:2]),
    .\return_output.ready_for_data_in (poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[1]),
    .\return_output.ready_for_key (poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[0]),
    .\return_output.to_pipeline (poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[898:131]),
    .\return_output.to_pipeline_valid (poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_return_output[899])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_clock_enable = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_data_in = \global_to_module.poly1305_mac_decrypt_data_in ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_from_pipeline = \global_to_module.poly1305_mac_decrypt_pipeline_out ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_from_pipeline_valid = \global_to_module.poly1305_mac_decrypt_pipeline_out_valid ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_key = \global_to_module.poly1305_mac_decrypt_key ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_ready_for_auth_tag_out = \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_4983_ready_for_to_pipeline = \global_to_module.poly1305_mac_decrypt_pipeline_in_ready ;
endmodule

module poly1305_mac_encrypt_0clk_d66012d5(clk, clock_enable, \global_to_module.poly1305_mac_encrypt_key , \global_to_module.poly1305_mac_encrypt_data_in , \global_to_module.poly1305_mac_encrypt_auth_tag_ready , \global_to_module.poly1305_mac_encrypt_pipeline_out , \global_to_module.poly1305_mac_encrypt_pipeline_out_valid , \global_to_module.poly1305_mac_encrypt_pipeline_in_ready , \module_to_global.poly1305_mac_encrypt_key_ready , \module_to_global.poly1305_mac_encrypt_data_in_ready , \module_to_global.poly1305_mac_encrypt_auth_tag , \module_to_global.poly1305_mac_encrypt_pipeline_in , \module_to_global.poly1305_mac_encrypt_pipeline_in_valid );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  wire \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  input [145:0] \global_to_module.poly1305_mac_encrypt_data_in ;
  wire [145:0] \global_to_module.poly1305_mac_encrypt_data_in ;
  input [256:0] \global_to_module.poly1305_mac_encrypt_key ;
  wire [256:0] \global_to_module.poly1305_mac_encrypt_key ;
  input \global_to_module.poly1305_mac_encrypt_pipeline_in_ready ;
  wire \global_to_module.poly1305_mac_encrypt_pipeline_in_ready ;
  input [319:0] \global_to_module.poly1305_mac_encrypt_pipeline_out ;
  wire [319:0] \global_to_module.poly1305_mac_encrypt_pipeline_out ;
  input \global_to_module.poly1305_mac_encrypt_pipeline_out_valid ;
  wire \global_to_module.poly1305_mac_encrypt_pipeline_out_valid ;
  output [128:0] \module_to_global.poly1305_mac_encrypt_auth_tag ;
  wire [128:0] \module_to_global.poly1305_mac_encrypt_auth_tag ;
  output \module_to_global.poly1305_mac_encrypt_data_in_ready ;
  wire \module_to_global.poly1305_mac_encrypt_data_in_ready ;
  output \module_to_global.poly1305_mac_encrypt_key_ready ;
  wire \module_to_global.poly1305_mac_encrypt_key_ready ;
  output [767:0] \module_to_global.poly1305_mac_encrypt_pipeline_in ;
  wire [767:0] \module_to_global.poly1305_mac_encrypt_pipeline_in ;
  output \module_to_global.poly1305_mac_encrypt_pipeline_in_valid ;
  wire \module_to_global.poly1305_mac_encrypt_pipeline_in_valid ;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_clock_enable;
  wire [145:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_data_in;
  wire [319:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_from_pipeline;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_from_pipeline_valid;
  wire [256:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_key;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_ready_for_auth_tag_out;
  wire poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_ready_for_to_pipeline;
  wire [899:0] poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output;
  assign \module_to_global.poly1305_mac_encrypt_key_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[0] : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_data_in_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[1] : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_auth_tag  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[130:2] : 129'h000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_encrypt_pipeline_in  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[898:131] : 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_encrypt_pipeline_in_valid  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[899] : 1'h0;
  poly1305_mac_fsm_0clk_10e029d4 poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.data (\global_to_module.poly1305_mac_encrypt_data_in [144:0]),
    .\data_in.valid (\global_to_module.poly1305_mac_encrypt_data_in [145]),
    .\from_pipeline.limbs (\global_to_module.poly1305_mac_encrypt_pipeline_out ),
    .from_pipeline_valid(\global_to_module.poly1305_mac_encrypt_pipeline_out_valid ),
    .\key.data (\global_to_module.poly1305_mac_encrypt_key [255:0]),
    .\key.valid (\global_to_module.poly1305_mac_encrypt_key [256]),
    .ready_for_auth_tag_out(\global_to_module.poly1305_mac_encrypt_auth_tag_ready ),
    .ready_for_to_pipeline(\global_to_module.poly1305_mac_encrypt_pipeline_in_ready ),
    .\return_output.auth_tag (poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[130:2]),
    .\return_output.ready_for_data_in (poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[1]),
    .\return_output.ready_for_key (poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[0]),
    .\return_output.to_pipeline (poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[898:131]),
    .\return_output.to_pipeline_valid (poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_return_output[899])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_clock_enable = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_data_in = \global_to_module.poly1305_mac_encrypt_data_in ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_from_pipeline = \global_to_module.poly1305_mac_encrypt_pipeline_out ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_from_pipeline_valid = \global_to_module.poly1305_mac_encrypt_pipeline_out_valid ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_key = \global_to_module.poly1305_mac_encrypt_key ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_ready_for_auth_tag_out = \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  assign poly1305_mac_fsm_poly1305_mac_c_l39_c32_7518_ready_for_to_pipeline = \global_to_module.poly1305_mac_encrypt_pipeline_in_ready ;
endmodule

module poly1305_mac_fsm_0clk_10e029d4(clk, clock_enable, \key.data , \key.valid , \data_in.data , \data_in.valid , ready_for_auth_tag_out, \from_pipeline.limbs , from_pipeline_valid, ready_for_to_pipeline, \return_output.ready_for_key , \return_output.ready_for_data_in , \return_output.auth_tag , \return_output.to_pipeline , \return_output.to_pipeline_valid );
  wire [2:0] _0_;
  wire _1_;
  wire [319:0] _2_;
  wire [319:0] _3_;
  wire [319:0] _4_;
  wire [319:0] a;
  wire a_mux_poly1305_h_l385_c3_fbc4_cond;
  wire [319:0] a_mux_poly1305_h_l385_c3_fbc4_iffalse;
  wire [319:0] a_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire [319:0] a_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire a_mux_poly1305_h_l413_c9_a1d9_cond;
  wire [319:0] a_mux_poly1305_h_l413_c9_a1d9_iffalse;
  reg [319:0] a_mux_poly1305_h_l413_c9_a1d9_iftrue = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] a_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire a_mux_poly1305_h_l427_c9_1f05_cond;
  wire [319:0] a_mux_poly1305_h_l427_c9_1f05_iffalse;
  wire [319:0] a_mux_poly1305_h_l427_c9_1f05_iftrue;
  wire [319:0] a_mux_poly1305_h_l427_c9_1f05_return_output;
  wire a_mux_poly1305_h_l429_c5_987e_cond;
  wire [319:0] a_mux_poly1305_h_l429_c5_987e_iffalse;
  wire [319:0] a_mux_poly1305_h_l429_c5_987e_iftrue;
  wire [319:0] a_mux_poly1305_h_l429_c5_987e_return_output;
  wire a_mux_poly1305_h_l441_c9_05f2_cond;
  wire [319:0] a_mux_poly1305_h_l441_c9_05f2_iffalse;
  wire [319:0] a_mux_poly1305_h_l441_c9_05f2_iftrue;
  wire [319:0] a_mux_poly1305_h_l441_c9_05f2_return_output;
  wire bin_op_and_poly1305_h_l394_c8_e370_left;
  wire bin_op_and_poly1305_h_l394_c8_e370_return_output;
  wire bin_op_and_poly1305_h_l394_c8_e370_right;
  wire bin_op_and_poly1305_h_l420_c27_1207_left;
  wire bin_op_and_poly1305_h_l420_c27_1207_return_output;
  wire bin_op_and_poly1305_h_l420_c27_1207_right;
  wire bin_op_and_poly1305_h_l424_c8_f8ba_left;
  wire bin_op_and_poly1305_h_l424_c8_f8ba_return_output;
  wire bin_op_and_poly1305_h_l424_c8_f8ba_right;
  wire bin_op_and_poly1305_h_l453_c8_6758_left;
  wire bin_op_and_poly1305_h_l453_c8_6758_return_output;
  wire bin_op_and_poly1305_h_l453_c8_6758_right;
  reg [2:0] bin_op_eq_poly1305_h_l385_c6_13e1_left = 3'h0;
  wire bin_op_eq_poly1305_h_l385_c6_13e1_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l385_c6_13e1_right;
  wire [2:0] bin_op_eq_poly1305_h_l413_c12_622b_left;
  wire bin_op_eq_poly1305_h_l413_c12_622b_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l413_c12_622b_right;
  wire [2:0] bin_op_eq_poly1305_h_l427_c12_945c_left;
  wire bin_op_eq_poly1305_h_l427_c12_945c_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l427_c12_945c_right;
  wire [2:0] bin_op_eq_poly1305_h_l441_c12_b07c_left;
  wire bin_op_eq_poly1305_h_l441_c12_b07c_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l441_c12_b07c_right;
  wire [2:0] bin_op_eq_poly1305_h_l446_c12_34be_left;
  wire bin_op_eq_poly1305_h_l446_c12_34be_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l446_c12_34be_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l408_c11_eec7_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l408_c11_eec7_src;
  wire [319:0] bytes_to_uint320_poly1305_h_l409_c11_68db_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l409_c11_68db_src;
  wire [127:0] clamp_poly1305_h_l406_c17_8c72_r;
  wire [127:0] clamp_poly1305_h_l406_c17_8c72_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [144:0] \data_in.data ;
  wire [144:0] \data_in.data ;
  input \data_in.valid ;
  wire \data_in.valid ;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_return_output;
  wire [255:0] for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_x;
  input [319:0] \from_pipeline.limbs ;
  wire [319:0] \from_pipeline.limbs ;
  input from_pipeline_valid;
  wire from_pipeline_valid;
  wire is_last_block;
  wire is_last_block_mux_poly1305_h_l385_c3_fbc4_cond;
  wire is_last_block_mux_poly1305_h_l385_c3_fbc4_iffalse;
  wire is_last_block_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire is_last_block_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire is_last_block_mux_poly1305_h_l413_c9_a1d9_cond;
  reg is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse = 1'h0;
  wire is_last_block_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire is_last_block_mux_poly1305_h_l413_c9_a1d9_return_output;
  input [255:0] \key.data ;
  wire [255:0] \key.data ;
  input \key.valid ;
  wire \key.valid ;
  wire o_auth_tag_mux_poly1305_h_l413_c9_a1d9_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire o_auth_tag_mux_poly1305_h_l427_c9_1f05_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l427_c9_1f05_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l427_c9_1f05_return_output;
  wire o_auth_tag_mux_poly1305_h_l441_c9_05f2_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l441_c9_05f2_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l441_c9_05f2_return_output;
  wire o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l446_c9_ff0d_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l446_c9_ff0d_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l446_c9_ff0d_return_output;
  wire o_mux_poly1305_h_l385_c3_fbc4_cond;
  wire [899:0] o_mux_poly1305_h_l385_c3_fbc4_iffalse;
  wire [899:0] o_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire [899:0] o_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_cond;
  wire o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_iffalse;
  wire o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_cond;
  wire [767:0] o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_iffalse;
  wire [767:0] o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire [767:0] o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_cond;
  wire o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_iffalse;
  wire o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire [319:0] r;
  wire r_mux_poly1305_h_l385_c3_fbc4_cond;
  reg [319:0] r_mux_poly1305_h_l385_c3_fbc4_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] r_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire [319:0] r_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire r_mux_poly1305_h_l394_c5_73d1_cond;
  wire [319:0] r_mux_poly1305_h_l394_c5_73d1_iffalse;
  wire [319:0] r_mux_poly1305_h_l394_c5_73d1_iftrue;
  wire [319:0] r_mux_poly1305_h_l394_c5_73d1_return_output;
  input ready_for_auth_tag_out;
  wire ready_for_auth_tag_out;
  input ready_for_to_pipeline;
  wire ready_for_to_pipeline;
  wire [319:0] reg_comb_a;
  wire reg_comb_is_last_block;
  wire [319:0] reg_comb_r;
  wire [319:0] reg_comb_s;
  wire [2:0] reg_comb_state;
  output [128:0] \return_output.auth_tag ;
  wire [128:0] \return_output.auth_tag ;
  output \return_output.ready_for_data_in ;
  wire \return_output.ready_for_data_in ;
  output \return_output.ready_for_key ;
  wire \return_output.ready_for_key ;
  output [767:0] \return_output.to_pipeline ;
  wire [767:0] \return_output.to_pipeline ;
  output \return_output.to_pipeline_valid ;
  wire \return_output.to_pipeline_valid ;
  wire [319:0] s;
  wire s_mux_poly1305_h_l385_c3_fbc4_cond;
  reg [319:0] s_mux_poly1305_h_l385_c3_fbc4_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] s_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire [319:0] s_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire s_mux_poly1305_h_l394_c5_73d1_cond;
  wire [319:0] s_mux_poly1305_h_l394_c5_73d1_iffalse;
  wire [319:0] s_mux_poly1305_h_l394_c5_73d1_iftrue;
  wire [319:0] s_mux_poly1305_h_l394_c5_73d1_return_output;
  wire [2:0] state;
  wire state_mux_poly1305_h_l385_c3_fbc4_cond;
  wire [2:0] state_mux_poly1305_h_l385_c3_fbc4_iffalse;
  wire [2:0] state_mux_poly1305_h_l385_c3_fbc4_iftrue;
  wire [2:0] state_mux_poly1305_h_l385_c3_fbc4_return_output;
  wire state_mux_poly1305_h_l394_c5_73d1_cond;
  wire [2:0] state_mux_poly1305_h_l394_c5_73d1_iffalse;
  wire [2:0] state_mux_poly1305_h_l394_c5_73d1_iftrue;
  wire [2:0] state_mux_poly1305_h_l394_c5_73d1_return_output;
  wire state_mux_poly1305_h_l413_c9_a1d9_cond;
  wire [2:0] state_mux_poly1305_h_l413_c9_a1d9_iffalse;
  wire [2:0] state_mux_poly1305_h_l413_c9_a1d9_iftrue;
  wire [2:0] state_mux_poly1305_h_l413_c9_a1d9_return_output;
  wire state_mux_poly1305_h_l424_c5_dfee_cond;
  wire [2:0] state_mux_poly1305_h_l424_c5_dfee_iffalse;
  wire [2:0] state_mux_poly1305_h_l424_c5_dfee_iftrue;
  wire [2:0] state_mux_poly1305_h_l424_c5_dfee_return_output;
  wire state_mux_poly1305_h_l427_c9_1f05_cond;
  wire [2:0] state_mux_poly1305_h_l427_c9_1f05_iffalse;
  wire [2:0] state_mux_poly1305_h_l427_c9_1f05_iftrue;
  wire [2:0] state_mux_poly1305_h_l427_c9_1f05_return_output;
  wire state_mux_poly1305_h_l429_c5_987e_cond;
  wire [2:0] state_mux_poly1305_h_l429_c5_987e_iffalse;
  wire [2:0] state_mux_poly1305_h_l429_c5_987e_iftrue;
  wire [2:0] state_mux_poly1305_h_l429_c5_987e_return_output;
  wire state_mux_poly1305_h_l434_c7_150c_cond;
  wire [2:0] state_mux_poly1305_h_l434_c7_150c_iffalse;
  wire [2:0] state_mux_poly1305_h_l434_c7_150c_iftrue;
  wire [2:0] state_mux_poly1305_h_l434_c7_150c_return_output;
  wire state_mux_poly1305_h_l441_c9_05f2_cond;
  wire [2:0] state_mux_poly1305_h_l441_c9_05f2_iffalse;
  wire [2:0] state_mux_poly1305_h_l441_c9_05f2_iftrue;
  wire [2:0] state_mux_poly1305_h_l441_c9_05f2_return_output;
  wire state_mux_poly1305_h_l446_c9_ff0d_cond;
  wire [2:0] state_mux_poly1305_h_l446_c9_ff0d_iffalse;
  wire [2:0] state_mux_poly1305_h_l446_c9_ff0d_iftrue;
  wire [2:0] state_mux_poly1305_h_l446_c9_ff0d_return_output;
  wire state_mux_poly1305_h_l453_c5_17fb_cond;
  wire [2:0] state_mux_poly1305_h_l453_c5_17fb_iffalse;
  wire [2:0] state_mux_poly1305_h_l453_c5_17fb_iftrue;
  wire [2:0] state_mux_poly1305_h_l453_c5_17fb_return_output;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [319:0] u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output;
  wire [319:0] u320_t_to_bytes_poly1305_h_l448_c34_25a5_x;
  wire [319:0] uint320_add_poly1305_h_l443_c9_5271_a;
  wire [319:0] uint320_add_poly1305_h_l443_c9_5271_b;
  wire [319:0] uint320_add_poly1305_h_l443_c9_5271_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_h_l385_c6_13e1_left <= _0_;
  always @(posedge clk)
    if (clock_enable) is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) a_mux_poly1305_h_l413_c9_a1d9_iftrue <= _2_;
  always @(posedge clk)
    if (clock_enable) r_mux_poly1305_h_l385_c3_fbc4_iffalse <= _3_;
  always @(posedge clk)
    if (clock_enable) s_mux_poly1305_h_l385_c3_fbc4_iffalse <= _4_;
  assign _0_ = clock_enable ? reg_comb_state : 3'hx;
  assign _1_ = clock_enable ? reg_comb_is_last_block : 1'hx;
  assign _2_ = clock_enable ? reg_comb_a : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_r : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _4_ = clock_enable ? reg_comb_s : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .\iftrue.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\return_output.limbs (reg_comb_a)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l413_c9_a1d9_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l385_c3_fbc4_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l427_c9_1f05 (
    .cond(a_mux_poly1305_h_l427_c9_1f05_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l427_c9_1f05_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l427_c9_1f05_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l413_c9_a1d9_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l429_c5_987e (
    .cond(from_pipeline_valid),
    .\iffalse.limbs (a_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .\iftrue.limbs (\from_pipeline.limbs ),
    .\return_output.limbs (a_mux_poly1305_h_l427_c9_1f05_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l441_c9_05f2 (
    .cond(a_mux_poly1305_h_l441_c9_05f2_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .\iftrue.limbs (a_mux_poly1305_h_l441_c9_05f2_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l427_c9_1f05_iffalse)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l394_c8_e370 (
    .left(\key.valid ),
    .return_output(r_mux_poly1305_h_l394_c5_73d1_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l420_c27_1207 (
    .left(\data_in.valid ),
    .return_output(bin_op_and_poly1305_h_l424_c8_f8ba_left),
    .right(ready_for_to_pipeline)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l424_c8_f8ba (
    .left(bin_op_and_poly1305_h_l424_c8_f8ba_left),
    .return_output(state_mux_poly1305_h_l424_c5_dfee_cond),
    .right(ready_for_to_pipeline)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l453_c8_6758 (
    .left(1'h1),
    .return_output(state_mux_poly1305_h_l453_c5_17fb_cond),
    .right(ready_for_auth_tag_out)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l385_c6_13e1 (
    .left(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .return_output(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .right(3'h0)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l413_c12_622b (
    .left(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .return_output(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .right(3'h1)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l427_c12_945c (
    .left(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .return_output(a_mux_poly1305_h_l427_c9_1f05_cond),
    .right(3'h2)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l441_c12_b07c (
    .left(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .return_output(a_mux_poly1305_h_l441_c9_05f2_cond),
    .right(3'h3)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l446_c12_34be (
    .left(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .return_output(o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond),
    .right(3'h4)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l408_c11_eec7 (
    .\return_output.limbs (r_mux_poly1305_h_l394_c5_73d1_iftrue),
    .src({ clamp_poly1305_h_l406_c17_8c72_return_output, 192'h000000000000000000000000000000000000000000000000 })
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l409_c11_68db (
    .\return_output.limbs (s_mux_poly1305_h_l394_c5_73d1_iftrue),
    .src({ for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 })
  );
  clamp_0clk_295015b8 clamp_poly1305_h_l406_c17_8c72 (
    .\r.bytes ({ for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_return_output[7:0] }),
    .\return_output.bytes (clamp_poly1305_h_l406_c17_8c72_return_output)
  );
  const_sr_0_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594 (
    .return_output(for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_return_output),
    .x(\key.data )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .iffalse(is_last_block_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .iftrue(1'h0),
    .return_output(reg_comb_is_last_block)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .iffalse(is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse),
    .iftrue(\data_in.data [144]),
    .return_output(is_last_block_mux_poly1305_h_l385_c3_fbc4_iffalse)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_mux_poly1305_h_l385_c3_fbc4_iffalse[129:2]),
    .\return_output.valid (o_mux_poly1305_h_l385_c3_fbc4_iffalse[130])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l427_c9_1f05 (
    .cond(a_mux_poly1305_h_l427_c9_1f05_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l441_c9_05f2 (
    .cond(a_mux_poly1305_h_l441_c9_05f2_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l446_c9_ff0d (
    .cond(o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond),
    .\iffalse.data (128'h00000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[199:192], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[207:200], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[215:208], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[223:216], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[231:224], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[239:232], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[247:240], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[255:248], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[263:256], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[271:264], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[279:272], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[287:280], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[295:288], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[303:296], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[311:304], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[319:312] }),
    .\iftrue.valid (1'h1),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse[128])
  );
  mux_uint1_t_poly1305_mac_fsm_t_poly1305_mac_fsm_t_0clk_de264c78 o_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .\iffalse.auth_tag (o_mux_poly1305_h_l385_c3_fbc4_iffalse[130:2]),
    .\iffalse.ready_for_data_in (o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_return_output),
    .\iffalse.ready_for_key (1'h0),
    .\iffalse.to_pipeline (o_mux_poly1305_h_l385_c3_fbc4_iffalse[898:131]),
    .\iffalse.to_pipeline_valid (o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_return_output),
    .\iftrue.auth_tag (129'h000000000000000000000000000000000),
    .\iftrue.ready_for_data_in (1'h0),
    .\iftrue.ready_for_key (1'h1),
    .\iftrue.to_pipeline (768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.to_pipeline_valid (1'h0),
    .\return_output.auth_tag (\return_output.auth_tag ),
    .\return_output.ready_for_data_in (\return_output.ready_for_data_in ),
    .\return_output.ready_for_key (\return_output.ready_for_key ),
    .\return_output.to_pipeline (\return_output.to_pipeline ),
    .\return_output.to_pipeline_valid (\return_output.to_pipeline_valid )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .iffalse(1'h0),
    .iftrue(ready_for_to_pipeline),
    .return_output(o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_return_output)
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 o_to_pipeline_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .\iffalse.a (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.block_bytes (128'h00000000000000000000000000000000),
    .\iffalse.r (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.a (a_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .\iftrue.block_bytes (\data_in.data [127:0]),
    .\iftrue.r (r_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .\return_output.a (o_mux_poly1305_h_l385_c3_fbc4_iffalse[898:579]),
    .\return_output.block_bytes (o_mux_poly1305_h_l385_c3_fbc4_iffalse[258:131]),
    .\return_output.r (o_mux_poly1305_h_l385_c3_fbc4_iffalse[578:259])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_and_poly1305_h_l424_c8_f8ba_left),
    .return_output(o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .\iffalse.limbs (r_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .\iftrue.limbs (r_mux_poly1305_h_l385_c3_fbc4_iftrue),
    .\return_output.limbs (reg_comb_r)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l394_c5_73d1 (
    .cond(r_mux_poly1305_h_l394_c5_73d1_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (r_mux_poly1305_h_l394_c5_73d1_iftrue),
    .\return_output.limbs (r_mux_poly1305_h_l385_c3_fbc4_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .\iffalse.limbs (s_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .\iftrue.limbs (s_mux_poly1305_h_l385_c3_fbc4_iftrue),
    .\return_output.limbs (reg_comb_s)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l394_c5_73d1 (
    .cond(r_mux_poly1305_h_l394_c5_73d1_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (s_mux_poly1305_h_l394_c5_73d1_iftrue),
    .\return_output.limbs (s_mux_poly1305_h_l385_c3_fbc4_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l385_c3_fbc4 (
    .cond(a_mux_poly1305_h_l385_c3_fbc4_cond),
    .iffalse(state_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .iftrue(state_mux_poly1305_h_l385_c3_fbc4_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l394_c5_73d1 (
    .cond(r_mux_poly1305_h_l394_c5_73d1_cond),
    .iffalse(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .iftrue(3'h1),
    .return_output(state_mux_poly1305_h_l385_c3_fbc4_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l413_c9_a1d9 (
    .cond(a_mux_poly1305_h_l413_c9_a1d9_cond),
    .iffalse(state_mux_poly1305_h_l413_c9_a1d9_iffalse),
    .iftrue(state_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .return_output(state_mux_poly1305_h_l385_c3_fbc4_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l424_c5_dfee (
    .cond(state_mux_poly1305_h_l424_c5_dfee_cond),
    .iffalse(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .iftrue(3'h2),
    .return_output(state_mux_poly1305_h_l413_c9_a1d9_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l427_c9_1f05 (
    .cond(a_mux_poly1305_h_l427_c9_1f05_cond),
    .iffalse(state_mux_poly1305_h_l427_c9_1f05_iffalse),
    .iftrue(state_mux_poly1305_h_l427_c9_1f05_iftrue),
    .return_output(state_mux_poly1305_h_l413_c9_a1d9_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l429_c5_987e (
    .cond(from_pipeline_valid),
    .iffalse(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .iftrue(state_mux_poly1305_h_l429_c5_987e_iftrue),
    .return_output(state_mux_poly1305_h_l427_c9_1f05_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l434_c7_150c (
    .cond(is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse),
    .iffalse(3'h1),
    .iftrue(3'h3),
    .return_output(state_mux_poly1305_h_l429_c5_987e_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l441_c9_05f2 (
    .cond(a_mux_poly1305_h_l441_c9_05f2_cond),
    .iffalse(state_mux_poly1305_h_l441_c9_05f2_iffalse),
    .iftrue(3'h4),
    .return_output(state_mux_poly1305_h_l427_c9_1f05_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l446_c9_ff0d (
    .cond(o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond),
    .iffalse(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .iftrue(state_mux_poly1305_h_l446_c9_ff0d_iftrue),
    .return_output(state_mux_poly1305_h_l441_c9_05f2_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l453_c5_17fb (
    .cond(state_mux_poly1305_h_l453_c5_17fb_cond),
    .iffalse(bin_op_eq_poly1305_h_l385_c6_13e1_left),
    .iftrue(3'h0),
    .return_output(state_mux_poly1305_h_l446_c9_ff0d_iftrue)
  );
  u320_t_to_bytes_0clk_801a240b u320_t_to_bytes_poly1305_h_l448_c34_25a5 (
    .\return_output.data (u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output),
    .\x.limbs (a_mux_poly1305_h_l413_c9_a1d9_iftrue)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l443_c9_5271 (
    .\a.limbs (a_mux_poly1305_h_l413_c9_a1d9_iftrue),
    .\b.limbs (s_mux_poly1305_h_l385_c3_fbc4_iffalse),
    .\return_output.limbs (a_mux_poly1305_h_l441_c9_05f2_iftrue)
  );
  assign a = a_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign a_mux_poly1305_h_l385_c3_fbc4_iftrue = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign a_mux_poly1305_h_l385_c3_fbc4_return_output = reg_comb_a;
  assign a_mux_poly1305_h_l413_c9_a1d9_return_output = a_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign a_mux_poly1305_h_l427_c9_1f05_return_output = a_mux_poly1305_h_l413_c9_a1d9_iffalse;
  assign a_mux_poly1305_h_l429_c5_987e_cond = from_pipeline_valid;
  assign a_mux_poly1305_h_l429_c5_987e_iffalse = a_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign a_mux_poly1305_h_l429_c5_987e_iftrue = \from_pipeline.limbs ;
  assign a_mux_poly1305_h_l429_c5_987e_return_output = a_mux_poly1305_h_l427_c9_1f05_iftrue;
  assign a_mux_poly1305_h_l441_c9_05f2_iffalse = a_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign a_mux_poly1305_h_l441_c9_05f2_return_output = a_mux_poly1305_h_l427_c9_1f05_iffalse;
  assign bin_op_and_poly1305_h_l394_c8_e370_left = \key.valid ;
  assign bin_op_and_poly1305_h_l394_c8_e370_return_output = r_mux_poly1305_h_l394_c5_73d1_cond;
  assign bin_op_and_poly1305_h_l394_c8_e370_right = 1'h1;
  assign bin_op_and_poly1305_h_l420_c27_1207_left = \data_in.valid ;
  assign bin_op_and_poly1305_h_l420_c27_1207_return_output = bin_op_and_poly1305_h_l424_c8_f8ba_left;
  assign bin_op_and_poly1305_h_l420_c27_1207_right = ready_for_to_pipeline;
  assign bin_op_and_poly1305_h_l424_c8_f8ba_return_output = state_mux_poly1305_h_l424_c5_dfee_cond;
  assign bin_op_and_poly1305_h_l424_c8_f8ba_right = ready_for_to_pipeline;
  assign bin_op_and_poly1305_h_l453_c8_6758_left = 1'h1;
  assign bin_op_and_poly1305_h_l453_c8_6758_return_output = state_mux_poly1305_h_l453_c5_17fb_cond;
  assign bin_op_and_poly1305_h_l453_c8_6758_right = ready_for_auth_tag_out;
  assign bin_op_eq_poly1305_h_l385_c6_13e1_return_output = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign bin_op_eq_poly1305_h_l385_c6_13e1_right = 3'h0;
  assign bin_op_eq_poly1305_h_l413_c12_622b_left = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign bin_op_eq_poly1305_h_l413_c12_622b_return_output = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign bin_op_eq_poly1305_h_l413_c12_622b_right = 3'h1;
  assign bin_op_eq_poly1305_h_l427_c12_945c_left = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign bin_op_eq_poly1305_h_l427_c12_945c_return_output = a_mux_poly1305_h_l427_c9_1f05_cond;
  assign bin_op_eq_poly1305_h_l427_c12_945c_right = 3'h2;
  assign bin_op_eq_poly1305_h_l441_c12_b07c_left = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign bin_op_eq_poly1305_h_l441_c12_b07c_return_output = a_mux_poly1305_h_l441_c9_05f2_cond;
  assign bin_op_eq_poly1305_h_l441_c12_b07c_right = 3'h3;
  assign bin_op_eq_poly1305_h_l446_c12_34be_left = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign bin_op_eq_poly1305_h_l446_c12_34be_return_output = o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond;
  assign bin_op_eq_poly1305_h_l446_c12_34be_right = 3'h4;
  assign bytes_to_uint320_poly1305_h_l408_c11_eec7_return_output = r_mux_poly1305_h_l394_c5_73d1_iftrue;
  assign bytes_to_uint320_poly1305_h_l408_c11_eec7_src = { clamp_poly1305_h_l406_c17_8c72_return_output, 192'h000000000000000000000000000000000000000000000000 };
  assign bytes_to_uint320_poly1305_h_l409_c11_68db_return_output = s_mux_poly1305_h_l394_c5_73d1_iftrue;
  assign bytes_to_uint320_poly1305_h_l409_c11_68db_src = { for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 };
  assign clamp_poly1305_h_l406_c17_8c72_r = { for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_return_output[7:0], for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_return_output[7:0] };
  assign clk_en_internal = clock_enable;
  assign for_poly1305_h_l396_c38_d341_iter_0_const_sr_0_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_10_const_sr_80_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_11_const_sr_88_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_12_const_sr_96_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_13_const_sr_104_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_14_const_sr_112_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_15_const_sr_120_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_16_const_sr_128_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_17_const_sr_136_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_18_const_sr_144_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_19_const_sr_152_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_1_const_sr_8_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_20_const_sr_160_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_21_const_sr_168_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_22_const_sr_176_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_23_const_sr_184_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_24_const_sr_192_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_25_const_sr_200_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_26_const_sr_208_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_27_const_sr_216_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_28_const_sr_224_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_29_const_sr_232_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_2_const_sr_16_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_30_const_sr_240_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_31_const_sr_248_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_3_const_sr_24_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_4_const_sr_32_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_5_const_sr_40_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_6_const_sr_48_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_7_const_sr_56_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_8_const_sr_64_poly1305_h_l396_c162_e594_x = \key.data ;
  assign for_poly1305_h_l396_c38_d341_iter_9_const_sr_72_poly1305_h_l396_c162_e594_x = \key.data ;
  assign is_last_block = is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse;
  assign is_last_block_mux_poly1305_h_l385_c3_fbc4_cond = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign is_last_block_mux_poly1305_h_l385_c3_fbc4_iftrue = 1'h0;
  assign is_last_block_mux_poly1305_h_l385_c3_fbc4_return_output = reg_comb_is_last_block;
  assign is_last_block_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign is_last_block_mux_poly1305_h_l413_c9_a1d9_iftrue = \data_in.data [144];
  assign is_last_block_mux_poly1305_h_l413_c9_a1d9_return_output = is_last_block_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign o_auth_tag_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l413_c9_a1d9_return_output = o_mux_poly1305_h_l385_c3_fbc4_iffalse[130:2];
  assign o_auth_tag_mux_poly1305_h_l427_c9_1f05_cond = a_mux_poly1305_h_l427_c9_1f05_cond;
  assign o_auth_tag_mux_poly1305_h_l427_c9_1f05_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l427_c9_1f05_return_output = o_auth_tag_mux_poly1305_h_l413_c9_a1d9_iffalse;
  assign o_auth_tag_mux_poly1305_h_l441_c9_05f2_cond = a_mux_poly1305_h_l441_c9_05f2_cond;
  assign o_auth_tag_mux_poly1305_h_l441_c9_05f2_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l441_c9_05f2_return_output = o_auth_tag_mux_poly1305_h_l427_c9_1f05_iffalse;
  assign o_auth_tag_mux_poly1305_h_l446_c9_ff0d_iffalse = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l446_c9_ff0d_iftrue = { 1'h1, u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[199:192], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[207:200], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[215:208], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[223:216], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[231:224], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[239:232], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[247:240], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[255:248], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[263:256], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[271:264], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[279:272], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[287:280], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[295:288], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[303:296], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[311:304], u320_t_to_bytes_poly1305_h_l448_c34_25a5_return_output[319:312] };
  assign o_auth_tag_mux_poly1305_h_l446_c9_ff0d_return_output = o_auth_tag_mux_poly1305_h_l441_c9_05f2_iffalse;
  assign o_mux_poly1305_h_l385_c3_fbc4_cond = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign { o_mux_poly1305_h_l385_c3_fbc4_iffalse[899], o_mux_poly1305_h_l385_c3_fbc4_iffalse[1:0] } = { o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_return_output, o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_return_output, 1'h0 };
  assign o_mux_poly1305_h_l385_c3_fbc4_iftrue = 900'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
  assign o_mux_poly1305_h_l385_c3_fbc4_return_output = { \return_output.to_pipeline_valid , \return_output.to_pipeline , \return_output.auth_tag , \return_output.ready_for_data_in , \return_output.ready_for_key  };
  assign o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_iffalse = 1'h0;
  assign o_ready_for_data_in_mux_poly1305_h_l413_c9_a1d9_iftrue = ready_for_to_pipeline;
  assign o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_iftrue = { a_mux_poly1305_h_l413_c9_a1d9_iftrue, r_mux_poly1305_h_l385_c3_fbc4_iffalse, \data_in.data [127:0] };
  assign o_to_pipeline_mux_poly1305_h_l413_c9_a1d9_return_output = o_mux_poly1305_h_l385_c3_fbc4_iffalse[898:131];
  assign o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_iffalse = 1'h0;
  assign o_to_pipeline_valid_mux_poly1305_h_l413_c9_a1d9_iftrue = bin_op_and_poly1305_h_l424_c8_f8ba_left;
  assign r = r_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign r_mux_poly1305_h_l385_c3_fbc4_cond = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign r_mux_poly1305_h_l385_c3_fbc4_return_output = reg_comb_r;
  assign r_mux_poly1305_h_l394_c5_73d1_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign r_mux_poly1305_h_l394_c5_73d1_return_output = r_mux_poly1305_h_l385_c3_fbc4_iftrue;
  assign s = s_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign s_mux_poly1305_h_l385_c3_fbc4_cond = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign s_mux_poly1305_h_l385_c3_fbc4_return_output = reg_comb_s;
  assign s_mux_poly1305_h_l394_c5_73d1_cond = r_mux_poly1305_h_l394_c5_73d1_cond;
  assign s_mux_poly1305_h_l394_c5_73d1_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign s_mux_poly1305_h_l394_c5_73d1_return_output = s_mux_poly1305_h_l385_c3_fbc4_iftrue;
  assign state = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l385_c3_fbc4_cond = a_mux_poly1305_h_l385_c3_fbc4_cond;
  assign state_mux_poly1305_h_l385_c3_fbc4_return_output = reg_comb_state;
  assign state_mux_poly1305_h_l394_c5_73d1_cond = r_mux_poly1305_h_l394_c5_73d1_cond;
  assign state_mux_poly1305_h_l394_c5_73d1_iffalse = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l394_c5_73d1_iftrue = 3'h1;
  assign state_mux_poly1305_h_l394_c5_73d1_return_output = state_mux_poly1305_h_l385_c3_fbc4_iftrue;
  assign state_mux_poly1305_h_l413_c9_a1d9_cond = a_mux_poly1305_h_l413_c9_a1d9_cond;
  assign state_mux_poly1305_h_l413_c9_a1d9_return_output = state_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign state_mux_poly1305_h_l424_c5_dfee_iffalse = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l424_c5_dfee_iftrue = 3'h2;
  assign state_mux_poly1305_h_l424_c5_dfee_return_output = state_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign state_mux_poly1305_h_l427_c9_1f05_cond = a_mux_poly1305_h_l427_c9_1f05_cond;
  assign state_mux_poly1305_h_l427_c9_1f05_return_output = state_mux_poly1305_h_l413_c9_a1d9_iffalse;
  assign state_mux_poly1305_h_l429_c5_987e_cond = from_pipeline_valid;
  assign state_mux_poly1305_h_l429_c5_987e_iffalse = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l429_c5_987e_return_output = state_mux_poly1305_h_l427_c9_1f05_iftrue;
  assign state_mux_poly1305_h_l434_c7_150c_cond = is_last_block_mux_poly1305_h_l413_c9_a1d9_iffalse;
  assign state_mux_poly1305_h_l434_c7_150c_iffalse = 3'h1;
  assign state_mux_poly1305_h_l434_c7_150c_iftrue = 3'h3;
  assign state_mux_poly1305_h_l434_c7_150c_return_output = state_mux_poly1305_h_l429_c5_987e_iftrue;
  assign state_mux_poly1305_h_l441_c9_05f2_cond = a_mux_poly1305_h_l441_c9_05f2_cond;
  assign state_mux_poly1305_h_l441_c9_05f2_iftrue = 3'h4;
  assign state_mux_poly1305_h_l441_c9_05f2_return_output = state_mux_poly1305_h_l427_c9_1f05_iffalse;
  assign state_mux_poly1305_h_l446_c9_ff0d_cond = o_auth_tag_mux_poly1305_h_l446_c9_ff0d_cond;
  assign state_mux_poly1305_h_l446_c9_ff0d_iffalse = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l446_c9_ff0d_return_output = state_mux_poly1305_h_l441_c9_05f2_iffalse;
  assign state_mux_poly1305_h_l453_c5_17fb_iffalse = bin_op_eq_poly1305_h_l385_c6_13e1_left;
  assign state_mux_poly1305_h_l453_c5_17fb_iftrue = 3'h0;
  assign state_mux_poly1305_h_l453_c5_17fb_return_output = state_mux_poly1305_h_l446_c9_ff0d_iftrue;
  assign u320_t_to_bytes_poly1305_h_l448_c34_25a5_x = a_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign uint320_add_poly1305_h_l443_c9_5271_a = a_mux_poly1305_h_l413_c9_a1d9_iftrue;
  assign uint320_add_poly1305_h_l443_c9_5271_b = s_mux_poly1305_h_l385_c3_fbc4_iffalse;
  assign uint320_add_poly1305_h_l443_c9_5271_return_output = a_mux_poly1305_h_l441_c9_05f2_iftrue;
endmodule

module poly1305_mac_loop_body_5clk_6bea1e1b(clk, \inputs.block_bytes , \inputs.r , \inputs.a , \return_output.limbs );
  wire [63:0] bin_op_or_poly1305_h_l312_c5_2efe_left;
  wire [63:0] bin_op_or_poly1305_h_l312_c5_2efe_return_output;
  wire [3:0] bin_op_or_poly1305_h_l312_c5_2efe_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l309_c16_5cae_src;
  input clk;
  wire clk;
  wire [319:0] comb_stage0_uint320_mul_poly1305_h_l319_c9_c15a_b;
  input [319:0] \inputs.a ;
  wire [319:0] \inputs.a ;
  input [127:0] \inputs.block_bytes ;
  wire [127:0] \inputs.block_bytes ;
  input [319:0] \inputs.r ;
  wire [319:0] \inputs.r ;
  wire [319:0] reg_stage0_uint320_mul_poly1305_h_l319_c9_c15a_b;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l315_c9_f6a5_a;
  wire [319:0] uint320_add_poly1305_h_l315_c9_f6a5_b;
  wire [319:0] uint320_add_poly1305_h_l315_c9_f6a5_return_output;
  wire [319:0] uint320_mod_prime_poly1305_h_l322_c9_75a6_a;
  wire [319:0] uint320_mod_prime_poly1305_h_l322_c9_75a6_return_output;
  wire [319:0] uint320_mul_poly1305_h_l319_c9_c15a_a;
  reg [319:0] uint320_mul_poly1305_h_l319_c9_c15a_b;
  wire [319:0] uint320_mul_poly1305_h_l319_c9_c15a_return_output;
  always @(posedge clk)
    uint320_mul_poly1305_h_l319_c9_c15a_b <= \inputs.r ;
  bin_op_or_uint64_t_uint4_t_0clk_de264c78 bin_op_or_poly1305_h_l312_c5_2efe (
    .left(bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[191:128]),
    .return_output(bin_op_or_poly1305_h_l312_c5_2efe_return_output),
    .right(4'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l309_c16_5cae (
    .\return_output.limbs (bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output),
    .src({ \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 })
  );
  uint320_add_1clk_bc964cc0 uint320_add_poly1305_h_l315_c9_f6a5 (
    .\a.limbs (\inputs.a ),
    .\b.limbs ({ bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[319:192], bin_op_or_poly1305_h_l312_c5_2efe_return_output, bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[127:0] }),
    .clk(clk),
    .\return_output.limbs (uint320_mul_poly1305_h_l319_c9_c15a_a)
  );
  uint320_mod_prime_1clk_5ca7908c uint320_mod_prime_poly1305_h_l322_c9_75a6 (
    .\a.limbs (uint320_mod_prime_poly1305_h_l322_c9_75a6_a),
    .clk(clk),
    .\return_output.limbs (\return_output.limbs )
  );
  uint320_mul_3clk_a639d9e8 uint320_mul_poly1305_h_l319_c9_c15a (
    .\a.limbs (uint320_mul_poly1305_h_l319_c9_c15a_a),
    .\b.limbs (uint320_mul_poly1305_h_l319_c9_c15a_b),
    .clk(clk),
    .\return_output.limbs (uint320_mod_prime_poly1305_h_l322_c9_75a6_a)
  );
  assign bin_op_or_poly1305_h_l312_c5_2efe_left = bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[191:128];
  assign bin_op_or_poly1305_h_l312_c5_2efe_right = 4'h1;
  assign bytes_to_uint320_poly1305_h_l309_c16_5cae_src = { \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 };
  assign comb_stage0_uint320_mul_poly1305_h_l319_c9_c15a_b = \inputs.r ;
  assign reg_stage0_uint320_mul_poly1305_h_l319_c9_c15a_b = uint320_mul_poly1305_h_l319_c9_c15a_b;
  assign uint320_add_poly1305_h_l315_c9_f6a5_a = \inputs.a ;
  assign uint320_add_poly1305_h_l315_c9_f6a5_b = { bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[319:192], bin_op_or_poly1305_h_l312_c5_2efe_return_output, bytes_to_uint320_poly1305_h_l309_c16_5cae_return_output[127:0] };
  assign uint320_add_poly1305_h_l315_c9_f6a5_return_output = uint320_mul_poly1305_h_l319_c9_c15a_a;
  assign uint320_mod_prime_poly1305_h_l322_c9_75a6_return_output = \return_output.limbs ;
  assign uint320_mul_poly1305_h_l319_c9_c15a_return_output = uint320_mod_prime_poly1305_h_l322_c9_75a6_a;
endmodule

module poly1305_mac_pipeline_5clk_3e7befc4(clk, clock_enable, \global_to_module.poly1305_mac_pipeline_in , \global_to_module.poly1305_mac_pipeline_in_id , \global_to_module.poly1305_mac_pipeline_in_valid , \module_to_global.poly1305_mac_pipeline_out , \module_to_global.poly1305_mac_pipeline_out_id , \module_to_global.poly1305_mac_pipeline_out_valid );
  wire [7:0] _00_;
  wire _01_;
  wire [7:0] _02_;
  wire _03_;
  wire [7:0] _04_;
  wire _05_;
  wire [7:0] _06_;
  wire _07_;
  wire [7:0] _08_;
  wire _09_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  reg [7:0] comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  reg comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  reg [7:0] comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  reg comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  reg [7:0] comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  reg comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  reg [7:0] comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  reg comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  input [767:0] \global_to_module.poly1305_mac_pipeline_in ;
  wire [767:0] \global_to_module.poly1305_mac_pipeline_in ;
  input [7:0] \global_to_module.poly1305_mac_pipeline_in_id ;
  wire [7:0] \global_to_module.poly1305_mac_pipeline_in_id ;
  input \global_to_module.poly1305_mac_pipeline_in_valid ;
  wire \global_to_module.poly1305_mac_pipeline_in_valid ;
  output [319:0] \module_to_global.poly1305_mac_pipeline_out ;
  wire [319:0] \module_to_global.poly1305_mac_pipeline_out ;
  output [7:0] \module_to_global.poly1305_mac_pipeline_out_id ;
  wire [7:0] \module_to_global.poly1305_mac_pipeline_out_id ;
  output \module_to_global.poly1305_mac_pipeline_out_valid ;
  wire \module_to_global.poly1305_mac_pipeline_out_valid ;
  wire [767:0] poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs;
  wire [319:0] poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_return_output;
  wire poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_clock_enable;
  wire [767:0] poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_data;
  wire [7:0] poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_id;
  wire [776:0] poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_return_output;
  wire poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_valid;
  wire poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [319:0] poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_data;
  reg [7:0] poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire [328:0] poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output;
  reg poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  wire reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable;
  wire [7:0] reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  wire reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id <= _00_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid <= _01_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id <= _02_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid <= _03_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id <= _04_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid <= _05_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id <= _06_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid <= _07_;
  always @(posedge clk)
    if (clock_enable) poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id <= _08_;
  always @(posedge clk)
    if (clock_enable) poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid <= _09_;
  assign \module_to_global.poly1305_mac_pipeline_out  = clock_enable ? poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[319:0] : 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_pipeline_out_id  = clock_enable ? poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[327:320] : 8'h00;
  assign \module_to_global.poly1305_mac_pipeline_out_valid  = clock_enable ? poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[328] : 1'h0;
  assign _00_ = clock_enable ? comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id : 8'hxx;
  assign _01_ = clock_enable ? comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid : 1'hx;
  assign _02_ = clock_enable ? comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id : 8'hxx;
  assign _03_ = clock_enable ? comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid : 1'hx;
  assign _04_ = clock_enable ? comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id : 8'hxx;
  assign _05_ = clock_enable ? comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid : 1'hx;
  assign _06_ = clock_enable ? comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id : 8'hxx;
  assign _07_ = clock_enable ? comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid : 1'hx;
  assign _08_ = clock_enable ? comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id : 8'hxx;
  assign _09_ = clock_enable ? comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid : 1'hx;
  poly1305_mac_loop_body_5clk_6bea1e1b poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f (
    .clk(clk),
    .\inputs.a (poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs[767:448]),
    .\inputs.block_bytes (poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs[127:0]),
    .\inputs.r (poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs[447:128]),
    .\return_output.limbs (poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_data)
  );
  poly1305_mac_pipeline_in_reg_func_0clk_b45f1687 poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data.a (\global_to_module.poly1305_mac_pipeline_in [767:448]),
    .\data.block_bytes (\global_to_module.poly1305_mac_pipeline_in [127:0]),
    .\data.r (\global_to_module.poly1305_mac_pipeline_in [447:128]),
    .id(\global_to_module.poly1305_mac_pipeline_in_id ),
    .\return_output.data (poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs),
    .\return_output.id (comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id),
    .\return_output.valid (comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid),
    .valid(\global_to_module.poly1305_mac_pipeline_in_valid )
  );
  poly1305_mac_pipeline_out_reg_func_0clk_b45f1687 poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data.limbs (poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_data),
    .id(poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id),
    .\return_output.data (poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[319:0]),
    .\return_output.id (poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[327:320]),
    .\return_output.valid (poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_return_output[328]),
    .valid(poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid)
  );
  assign clk_en_internal = clock_enable;
  assign comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = clock_enable;
  assign comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_return_output = poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_data;
  assign poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_clock_enable = clock_enable;
  assign poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_data = \global_to_module.poly1305_mac_pipeline_in ;
  assign poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_id = \global_to_module.poly1305_mac_pipeline_in_id ;
  assign poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_return_output = { comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid, comb_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id, poly1305_mac_loop_body_poly1305_pipeline_shared_c_l6_c203_6e9f_inputs };
  assign poly1305_mac_pipeline_in_reg_func_poly1305_pipeline_shared_c_l6_c68_4add_valid = \global_to_module.poly1305_mac_pipeline_in_valid ;
  assign poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id = comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  assign reg_stage0_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid = comb_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  assign reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id = comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  assign reg_stage1_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid = comb_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  assign reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id = comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  assign reg_stage2_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid = comb_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  assign reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id = comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  assign reg_stage3_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid = comb_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
  assign reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_clock_enable = 1'h1;
  assign reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id = poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_id;
  assign reg_stage4_poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid = poly1305_mac_pipeline_out_reg_func_poly1305_pipeline_shared_c_l6_c271_6e63_valid;
endmodule

module poly1305_mac_pipeline_in_reg_func_0clk_b45f1687(clk, clock_enable, \data.block_bytes , \data.r , \data.a , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [776:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [319:0] \data.a ;
  wire [319:0] \data.a ;
  input [127:0] \data.block_bytes ;
  wire [127:0] \data.block_bytes ;
  input [319:0] \data.r ;
  wire [319:0] \data.r ;
  input [7:0] id;
  wire [7:0] id;
  wire [776:0] reg_comb_the_reg;
  output [767:0] \return_output.data ;
  wire [767:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [776:0] the_reg = 777'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.a , \data.r , \data.block_bytes  } : 777'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.a , \data.r , \data.block_bytes  };
  assign \return_output.data  = the_reg[767:0];
  assign \return_output.id  = the_reg[775:768];
  assign \return_output.valid  = the_reg[776];
endmodule

module poly1305_mac_pipeline_out_reg_func_0clk_b45f1687(clk, clock_enable, \data.limbs , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [328:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [319:0] \data.limbs ;
  wire [319:0] \data.limbs ;
  input [7:0] id;
  wire [7:0] id;
  wire [328:0] reg_comb_the_reg;
  output [319:0] \return_output.data ;
  wire [319:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [328:0] the_reg = 329'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.limbs  } : 329'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.limbs  };
  assign \return_output.data  = the_reg[319:0];
  assign \return_output.id  = the_reg[327:320];
  assign \return_output.valid  = the_reg[328];
endmodule

module poly1305_mac_sharing_mux_0clk_b6546dec(clk, clock_enable, \global_to_module.poly1305_mac_encrypt_pipeline_in , \global_to_module.poly1305_mac_encrypt_pipeline_in_valid , \global_to_module.poly1305_mac_decrypt_pipeline_in , \global_to_module.poly1305_mac_decrypt_pipeline_in_valid , \global_to_module.poly1305_mac_pipeline_out_valid , \global_to_module.poly1305_mac_pipeline_out_id , \global_to_module.poly1305_mac_pipeline_out , \module_to_global.poly1305_mac_encrypt_pipeline_out , \module_to_global.poly1305_mac_decrypt_pipeline_out , \module_to_global.poly1305_mac_pipeline_in_valid , \module_to_global.poly1305_mac_encrypt_pipeline_out_valid , \module_to_global.poly1305_mac_encrypt_pipeline_in_ready , \module_to_global.poly1305_mac_decrypt_pipeline_out_valid , \module_to_global.poly1305_mac_decrypt_pipeline_in_ready , \module_to_global.poly1305_mac_pipeline_in_id , \module_to_global.poly1305_mac_pipeline_in );
  wire _0_;
  wire [7:0] bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_left;
  wire bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_return_output;
  wire bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [767:0] \global_to_module.poly1305_mac_decrypt_pipeline_in ;
  wire [767:0] \global_to_module.poly1305_mac_decrypt_pipeline_in ;
  input \global_to_module.poly1305_mac_decrypt_pipeline_in_valid ;
  wire \global_to_module.poly1305_mac_decrypt_pipeline_in_valid ;
  input [767:0] \global_to_module.poly1305_mac_encrypt_pipeline_in ;
  wire [767:0] \global_to_module.poly1305_mac_encrypt_pipeline_in ;
  input \global_to_module.poly1305_mac_encrypt_pipeline_in_valid ;
  wire \global_to_module.poly1305_mac_encrypt_pipeline_in_valid ;
  input [319:0] \global_to_module.poly1305_mac_pipeline_out ;
  wire [319:0] \global_to_module.poly1305_mac_pipeline_out ;
  input [7:0] \global_to_module.poly1305_mac_pipeline_out_id ;
  wire [7:0] \global_to_module.poly1305_mac_pipeline_out_id ;
  input \global_to_module.poly1305_mac_pipeline_out_valid ;
  wire \global_to_module.poly1305_mac_pipeline_out_valid ;
  reg is_encrypt = 1'h0;
  output \module_to_global.poly1305_mac_decrypt_pipeline_in_ready ;
  wire \module_to_global.poly1305_mac_decrypt_pipeline_in_ready ;
  output [319:0] \module_to_global.poly1305_mac_decrypt_pipeline_out ;
  wire [319:0] \module_to_global.poly1305_mac_decrypt_pipeline_out ;
  output \module_to_global.poly1305_mac_decrypt_pipeline_out_valid ;
  wire \module_to_global.poly1305_mac_decrypt_pipeline_out_valid ;
  output \module_to_global.poly1305_mac_encrypt_pipeline_in_ready ;
  wire \module_to_global.poly1305_mac_encrypt_pipeline_in_ready ;
  output [319:0] \module_to_global.poly1305_mac_encrypt_pipeline_out ;
  wire [319:0] \module_to_global.poly1305_mac_encrypt_pipeline_out ;
  output \module_to_global.poly1305_mac_encrypt_pipeline_out_valid ;
  wire \module_to_global.poly1305_mac_encrypt_pipeline_out_valid ;
  output [767:0] \module_to_global.poly1305_mac_pipeline_in ;
  wire [767:0] \module_to_global.poly1305_mac_pipeline_in ;
  output [7:0] \module_to_global.poly1305_mac_pipeline_in_id ;
  wire [7:0] \module_to_global.poly1305_mac_pipeline_in_id ;
  output \module_to_global.poly1305_mac_pipeline_in_valid ;
  wire \module_to_global.poly1305_mac_pipeline_in_valid ;
  wire poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond;
  wire poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse;
  wire poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue;
  wire poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output;
  reg [319:0] poly1305_mac_decrypt_pipeline_out = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output;
  wire poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue;
  wire [319:0] poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue;
  wire poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output;
  wire poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond;
  wire poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse;
  wire poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue;
  wire poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output;
  reg [319:0] poly1305_mac_encrypt_pipeline_out = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output;
  wire poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue;
  wire [319:0] poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue;
  wire poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output;
  wire poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond;
  wire [767:0] poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse;
  wire [767:0] poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue;
  wire [767:0] poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output;
  wire poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond;
  wire poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse;
  wire poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue;
  wire poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output;
  wire reg_comb_is_encrypt;
  wire [319:0] reg_comb_poly1305_mac_decrypt_pipeline_out;
  wire [319:0] reg_comb_poly1305_mac_encrypt_pipeline_out;
  wire unary_op_not_poly1305_pipeline_shared_c_l45_c17_2084_expr;
  wire unary_op_not_poly1305_pipeline_shared_c_l45_c17_2084_return_output;
  always @(posedge clk)
    if (clock_enable) is_encrypt <= _0_;
  assign \module_to_global.poly1305_mac_pipeline_in_valid  = clock_enable ? poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_pipeline_out_valid  = clock_enable ? poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_pipeline_in_ready  = clock_enable ? poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_pipeline_out_valid  = clock_enable ? poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_pipeline_in_ready  = clock_enable ? poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output : 1'h0;
  assign \module_to_global.poly1305_mac_pipeline_in_id  = clock_enable ? { 7'h00, is_encrypt } : 8'h00;
  assign \module_to_global.poly1305_mac_pipeline_in  = clock_enable ? poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output : 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_is_encrypt : 1'hx;
  assign \module_to_global.poly1305_mac_encrypt_pipeline_out  = clock_enable ? reg_comb_poly1305_mac_encrypt_pipeline_out : poly1305_mac_encrypt_pipeline_out;
  always @(posedge clk)
    poly1305_mac_encrypt_pipeline_out <= \module_to_global.poly1305_mac_encrypt_pipeline_out ;
  assign \module_to_global.poly1305_mac_decrypt_pipeline_out  = clock_enable ? reg_comb_poly1305_mac_decrypt_pipeline_out : poly1305_mac_decrypt_pipeline_out;
  always @(posedge clk)
    poly1305_mac_decrypt_pipeline_out <= \module_to_global.poly1305_mac_decrypt_pipeline_out ;
  bin_op_neq_uint8_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771 (
    .left(\global_to_module.poly1305_mac_pipeline_out_id ),
    .return_output(poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond),
    .right(1'h0)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17 (
    .cond(is_encrypt),
    .iffalse(1'h1),
    .iftrue(1'h0),
    .return_output(poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e (
    .cond(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .\iffalse.limbs (poly1305_mac_decrypt_pipeline_out),
    .\iftrue.limbs (poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue),
    .\return_output.limbs (reg_comb_poly1305_mac_decrypt_pipeline_out)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7 (
    .cond(poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond),
    .\iffalse.limbs (\global_to_module.poly1305_mac_pipeline_out ),
    .\iftrue.limbs (poly1305_mac_decrypt_pipeline_out),
    .\return_output.limbs (poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e (
    .cond(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .iffalse(1'h0),
    .iftrue(poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue),
    .return_output(poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7 (
    .cond(poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond),
    .iffalse(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .iftrue(1'h0),
    .return_output(poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17 (
    .cond(is_encrypt),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e (
    .cond(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .\iffalse.limbs (poly1305_mac_encrypt_pipeline_out),
    .\iftrue.limbs (poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue),
    .\return_output.limbs (reg_comb_poly1305_mac_encrypt_pipeline_out)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7 (
    .cond(poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond),
    .\iffalse.limbs (poly1305_mac_encrypt_pipeline_out),
    .\iftrue.limbs (\global_to_module.poly1305_mac_pipeline_out ),
    .\return_output.limbs (poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e (
    .cond(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .iffalse(1'h0),
    .iftrue(poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue),
    .return_output(poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7 (
    .cond(poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.poly1305_mac_pipeline_out_valid ),
    .return_output(poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue)
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17 (
    .cond(is_encrypt),
    .\iffalse.a (\global_to_module.poly1305_mac_decrypt_pipeline_in [767:448]),
    .\iffalse.block_bytes (\global_to_module.poly1305_mac_decrypt_pipeline_in [127:0]),
    .\iffalse.r (\global_to_module.poly1305_mac_decrypt_pipeline_in [447:128]),
    .\iftrue.a (\global_to_module.poly1305_mac_encrypt_pipeline_in [767:448]),
    .\iftrue.block_bytes (\global_to_module.poly1305_mac_encrypt_pipeline_in [127:0]),
    .\iftrue.r (\global_to_module.poly1305_mac_encrypt_pipeline_in [447:128]),
    .\return_output.a (poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output[767:448]),
    .\return_output.block_bytes (poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output[127:0]),
    .\return_output.r (poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output[447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17 (
    .cond(is_encrypt),
    .iffalse(\global_to_module.poly1305_mac_decrypt_pipeline_in_valid ),
    .iftrue(\global_to_module.poly1305_mac_encrypt_pipeline_in_valid ),
    .return_output(poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_poly1305_pipeline_shared_c_l45_c17_2084 (
    .expr(is_encrypt),
    .return_output(reg_comb_is_encrypt)
  );
  assign bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_left = \global_to_module.poly1305_mac_pipeline_out_id ;
  assign bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_return_output = poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  assign bin_op_neq_poly1305_pipeline_shared_c_l49_c8_5771_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond = is_encrypt;
  assign poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse = 1'h1;
  assign poly1305_mac_decrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue = 1'h0;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse = poly1305_mac_decrypt_pipeline_out;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output = reg_comb_poly1305_mac_decrypt_pipeline_out;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse = \global_to_module.poly1305_mac_pipeline_out ;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue = poly1305_mac_decrypt_pipeline_out;
  assign poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output = poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse = 1'h0;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond = poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue = 1'h0;
  assign poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output = poly1305_mac_decrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  assign poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond = is_encrypt;
  assign poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse = 1'h0;
  assign poly1305_mac_encrypt_pipeline_in_ready_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue = 1'h1;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse = poly1305_mac_encrypt_pipeline_out;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_return_output = reg_comb_poly1305_mac_encrypt_pipeline_out;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond = poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse = poly1305_mac_encrypt_pipeline_out;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue = \global_to_module.poly1305_mac_pipeline_out ;
  assign poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output = poly1305_mac_encrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_cond = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iffalse = 1'h0;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond = poly1305_mac_decrypt_pipeline_out_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_cond;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iffalse = 1'h0;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_iftrue = \global_to_module.poly1305_mac_pipeline_out_valid ;
  assign poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l49_c5_a8a7_return_output = poly1305_mac_encrypt_pipeline_out_valid_mux_poly1305_pipeline_shared_c_l48_c3_259e_iftrue;
  assign poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond = is_encrypt;
  assign poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse = \global_to_module.poly1305_mac_decrypt_pipeline_in ;
  assign poly1305_mac_pipeline_in_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue = \global_to_module.poly1305_mac_encrypt_pipeline_in ;
  assign poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_cond = is_encrypt;
  assign poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iffalse = \global_to_module.poly1305_mac_decrypt_pipeline_in_valid ;
  assign poly1305_mac_pipeline_in_valid_mux_poly1305_pipeline_shared_c_l36_c3_2d17_iftrue = \global_to_module.poly1305_mac_encrypt_pipeline_in_valid ;
  assign unary_op_not_poly1305_pipeline_shared_c_l45_c17_2084_expr = is_encrypt;
  assign unary_op_not_poly1305_pipeline_shared_c_l45_c17_2084_return_output = reg_comb_is_encrypt;
endmodule

module poly1305_verify_decrypt_0clk_08de2a73(clk, clock_enable, \global_to_module.poly1305_verify_auth_tag , \global_to_module.poly1305_verify_calc_tag , \global_to_module.poly1305_verify_tags_match_ready , \module_to_global.poly1305_verify_auth_tag_ready , \module_to_global.poly1305_verify_calc_tag_ready , \module_to_global.poly1305_verify_tags_match );
  wire [1:0] _0_;
  wire [127:0] _1_;
  wire [127:0] _2_;
  wire _3_;
  wire [127:0] auth_tag_reg;
  wire auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  reg [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse = 128'h00000000000000000000000000000000;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iffalse;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iftrue;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_right;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_right;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_right;
  reg [1:0] bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left = 2'h0;
  wire bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_right;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_right;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_right;
  wire [127:0] bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_return_output;
  reg [127:0] bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right = 128'h00000000000000000000000000000000;
  wire [127:0] calc_tag_reg;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [128:0] \global_to_module.poly1305_verify_auth_tag ;
  wire [128:0] \global_to_module.poly1305_verify_auth_tag ;
  input [128:0] \global_to_module.poly1305_verify_calc_tag ;
  wire [128:0] \global_to_module.poly1305_verify_calc_tag ;
  input \global_to_module.poly1305_verify_tags_match_ready ;
  wire \global_to_module.poly1305_verify_tags_match_ready ;
  output \module_to_global.poly1305_verify_auth_tag_ready ;
  wire \module_to_global.poly1305_verify_auth_tag_ready ;
  output \module_to_global.poly1305_verify_calc_tag_ready ;
  wire \module_to_global.poly1305_verify_calc_tag_ready ;
  output [1:0] \module_to_global.poly1305_verify_tags_match ;
  wire [1:0] \module_to_global.poly1305_verify_tags_match ;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output;
  wire [127:0] reg_comb_auth_tag_reg;
  wire [127:0] reg_comb_calc_tag_reg;
  wire [1:0] reg_comb_state;
  wire reg_comb_tags_match_reg;
  wire [1:0] state;
  wire state_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_return_output;
  wire tags_match_reg;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  reg tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue = 1'h0;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left <= _0_;
  always @(posedge clk)
    if (clock_enable) auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right <= _2_;
  always @(posedge clk)
    if (clock_enable) tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue <= _3_;
  assign \module_to_global.poly1305_verify_auth_tag_ready  = clock_enable ? poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output : 1'h0;
  assign \module_to_global.poly1305_verify_calc_tag_ready  = clock_enable ? poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output : 1'h0;
  assign \module_to_global.poly1305_verify_tags_match  = clock_enable ? poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output : 2'h0;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_auth_tag_reg : 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_calc_tag_reg : 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_tags_match_reg : 1'hx;
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .return_output(reg_comb_auth_tag_reg)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond),
    .iffalse(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(\global_to_module.poly1305_verify_auth_tag [127:0]),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be (
    .left(\global_to_module.poly1305_verify_auth_tag [128]),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017 (
    .left(\global_to_module.poly1305_verify_calc_tag [128]),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471 (
    .left(\global_to_module.poly1305_verify_tags_match_ready ),
    .return_output(state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_cond),
    .right(1'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3 (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2 (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .right(2'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7 (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .return_output(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond),
    .right(2'h2)
  );
  bin_op_eq_uint128_t_uint128_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979 (
    .left(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue),
    .right(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right),
    .return_output(reg_comb_calc_tag_reg)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right),
    .iftrue(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right),
    .iftrue(\global_to_module.poly1305_verify_calc_tag [127:0]),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(1'h0),
    .return_output(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse)
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .\iffalse.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse[0]),
    .\iffalse.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse[1]),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output[1])
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .\iffalse.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse[0]),
    .\iffalse.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse[1]),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse[1])
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond),
    .\iffalse.data (tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .\iffalse.valid (1'h1),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse[1])
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .iftrue(2'h1),
    .return_output(state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse),
    .iftrue(state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue),
    .return_output(state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l63_c5_8a44 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .iftrue(2'h2),
    .return_output(state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse),
    .iftrue(2'h3),
    .return_output(state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l83_c5_09d5 (
    .cond(state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left),
    .iftrue(2'h0),
    .return_output(state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157 (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .return_output(reg_comb_tags_match_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse)
  );
  assign auth_tag_reg = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output = reg_comb_auth_tag_reg;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iffalse = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iftrue = \global_to_module.poly1305_verify_auth_tag [127:0];
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_left = \global_to_module.poly1305_verify_auth_tag [128];
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_07be_right = 1'h1;
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_left = \global_to_module.poly1305_verify_calc_tag [128];
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f017_right = 1'h1;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_left = \global_to_module.poly1305_verify_tags_match_ready ;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_return_output = state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_f471_right = 1'h1;
  assign bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_right = 2'h0;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_left = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_64e2_right = 2'h1;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_left = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_94b7_right = 2'h2;
  assign bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_left = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue;
  assign calc_tag_reg = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output = reg_comb_calc_tag_reg;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_4979_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iftrue = \global_to_module.poly1305_verify_calc_tag [127:0];
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  assign clk_en_internal = clock_enable;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse = 1'h0;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue = 1'h1;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue = 1'h0;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse = 1'h0;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue = 1'h1;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output = poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse = { 1'h1, tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue };
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  assign state = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign state_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign state_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output = reg_comb_state;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_cond;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_iftrue = 2'h1;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_5a9d_return_output = state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  assign state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  assign state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output = state_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_8a44_cond;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_iftrue = 2'h2;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_8a44_return_output = state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iftrue = 2'h3;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output = state_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_82e3_left;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_iftrue = 2'h0;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_09d5_return_output = state_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse;
  assign tags_match_reg = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_return_output = reg_comb_tags_match_reg;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iftrue = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iffalse;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_iffalse = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_3157_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_fd1a_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_6dc6_iffalse;
endmodule

module prep_auth_data_decrypt_0clk_4a74e401(clk, clock_enable, \global_to_module.prep_auth_data_decrypt_aad , \global_to_module.prep_auth_data_decrypt_aad_len , \global_to_module.prep_auth_data_decrypt_axis_in , \global_to_module.prep_auth_data_decrypt_axis_out_ready , \module_to_global.prep_auth_data_decrypt_axis_in_ready , \module_to_global.prep_auth_data_decrypt_axis_out );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [255:0] \global_to_module.prep_auth_data_decrypt_aad ;
  wire [255:0] \global_to_module.prep_auth_data_decrypt_aad ;
  input [7:0] \global_to_module.prep_auth_data_decrypt_aad_len ;
  wire [7:0] \global_to_module.prep_auth_data_decrypt_aad_len ;
  input [145:0] \global_to_module.prep_auth_data_decrypt_axis_in ;
  wire [145:0] \global_to_module.prep_auth_data_decrypt_axis_in ;
  input \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
  wire \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
  output \module_to_global.prep_auth_data_decrypt_axis_in_ready ;
  wire \module_to_global.prep_auth_data_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.prep_auth_data_decrypt_axis_out ;
  wire [145:0] \module_to_global.prep_auth_data_decrypt_axis_out ;
  wire [255:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_aad;
  wire [7:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_aad_len;
  wire [145:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_axis_in;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_clock_enable;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_ready_for_axis_out;
  wire [146:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_return_output;
  assign \module_to_global.prep_auth_data_decrypt_axis_in_ready  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_return_output[0] : 1'h0;
  assign \module_to_global.prep_auth_data_decrypt_axis_out  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_return_output[146:1] : 146'h0000000000000000000000000000000000000;
  prep_auth_data_fsm_0clk_342f27e4 prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09 (
    .aad(\global_to_module.prep_auth_data_decrypt_aad ),
    .aad_len(\global_to_module.prep_auth_data_decrypt_aad_len ),
    .\axis_in.data (\global_to_module.prep_auth_data_decrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.prep_auth_data_decrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(\global_to_module.prep_auth_data_decrypt_axis_out_ready ),
    .\return_output.axis (prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_return_output[146:1]),
    .\return_output.ready_for_axis_in (prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_return_output[0])
  );
  assign clk_en_internal = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_aad = \global_to_module.prep_auth_data_decrypt_aad ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_aad_len = \global_to_module.prep_auth_data_decrypt_aad_len ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_axis_in = \global_to_module.prep_auth_data_decrypt_axis_in ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_clock_enable = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_2d09_ready_for_axis_out = \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
endmodule

module prep_auth_data_encrypt_0clk_4a74e401(clk, clock_enable, \global_to_module.prep_auth_data_encrypt_aad , \global_to_module.prep_auth_data_encrypt_aad_len , \global_to_module.prep_auth_data_encrypt_axis_in , \global_to_module.prep_auth_data_encrypt_axis_out_ready , \module_to_global.prep_auth_data_encrypt_axis_in_ready , \module_to_global.prep_auth_data_encrypt_axis_out );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [255:0] \global_to_module.prep_auth_data_encrypt_aad ;
  wire [255:0] \global_to_module.prep_auth_data_encrypt_aad ;
  input [7:0] \global_to_module.prep_auth_data_encrypt_aad_len ;
  wire [7:0] \global_to_module.prep_auth_data_encrypt_aad_len ;
  input [145:0] \global_to_module.prep_auth_data_encrypt_axis_in ;
  wire [145:0] \global_to_module.prep_auth_data_encrypt_axis_in ;
  input \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
  wire \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
  output \module_to_global.prep_auth_data_encrypt_axis_in_ready ;
  wire \module_to_global.prep_auth_data_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.prep_auth_data_encrypt_axis_out ;
  wire [145:0] \module_to_global.prep_auth_data_encrypt_axis_out ;
  wire [255:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_aad;
  wire [7:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_aad_len;
  wire [145:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_axis_in;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_clock_enable;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_ready_for_axis_out;
  wire [146:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_return_output;
  assign \module_to_global.prep_auth_data_encrypt_axis_in_ready  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_return_output[0] : 1'h0;
  assign \module_to_global.prep_auth_data_encrypt_axis_out  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_return_output[146:1] : 146'h0000000000000000000000000000000000000;
  prep_auth_data_fsm_0clk_342f27e4 prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be (
    .aad(\global_to_module.prep_auth_data_encrypt_aad ),
    .aad_len(\global_to_module.prep_auth_data_encrypt_aad_len ),
    .\axis_in.data (\global_to_module.prep_auth_data_encrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.prep_auth_data_encrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(\global_to_module.prep_auth_data_encrypt_axis_out_ready ),
    .\return_output.axis (prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_return_output[146:1]),
    .\return_output.ready_for_axis_in (prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_return_output[0])
  );
  assign clk_en_internal = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_aad = \global_to_module.prep_auth_data_encrypt_aad ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_aad_len = \global_to_module.prep_auth_data_encrypt_aad_len ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_axis_in = \global_to_module.prep_auth_data_encrypt_axis_in ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_clock_enable = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_24be_ready_for_axis_out = \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
endmodule

module prep_auth_data_fsm_0clk_342f27e4(clk, clock_enable, aad, aad_len, \axis_in.data , \axis_in.valid , ready_for_axis_out, \return_output.ready_for_axis_in , \return_output.axis );
  wire [1:0] _0_;
  wire [255:0] _1_;
  wire [15:0] _2_;
  input [255:0] aad;
  wire [255:0] aad;
  input [7:0] aad_len;
  wire [7:0] aad_len;
  wire [255:0] aad_reg;
  wire aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_733e_return_output;
  wire aad_reg_mux_prep_auth_data_h_l41_c5_045f_cond;
  reg [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_045f_return_output;
  wire aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_30f6_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_30f6_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_30f6_return_output;
  wire [144:0] axis128_keep_count_prep_auth_data_h_l112_c18_eab9_axis;
  wire [4:0] axis128_keep_count_prep_auth_data_h_l112_c18_eab9_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_prep_auth_data_h_l111_c8_15a4_left;
  wire bin_op_and_prep_auth_data_h_l111_c8_15a4_return_output;
  wire bin_op_and_prep_auth_data_h_l111_c8_15a4_right;
  wire bin_op_and_prep_auth_data_h_l143_c8_86c0_left;
  wire bin_op_and_prep_auth_data_h_l143_c8_86c0_return_output;
  wire bin_op_and_prep_auth_data_h_l143_c8_86c0_right;
  wire bin_op_and_prep_auth_data_h_l76_c8_25bc_left;
  wire bin_op_and_prep_auth_data_h_l76_c8_25bc_return_output;
  wire bin_op_and_prep_auth_data_h_l76_c8_25bc_right;
  reg [1:0] bin_op_eq_prep_auth_data_h_l38_c6_10a1_left = 2'h0;
  wire bin_op_eq_prep_auth_data_h_l38_c6_10a1_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l38_c6_10a1_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_7976_left;
  wire bin_op_eq_prep_auth_data_h_l61_c11_7976_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_7976_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_458b_left;
  wire bin_op_eq_prep_auth_data_h_l93_c11_458b_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_458b_right;
  wire [7:0] bin_op_gt_prep_auth_data_h_l45_c10_a7c1_left;
  wire bin_op_gt_prep_auth_data_h_l45_c10_a7c1_return_output;
  wire bin_op_gt_prep_auth_data_h_l45_c10_a7c1_right;
  reg [15:0] bin_op_gt_prep_auth_data_h_l79_c10_8db4_left = 16'h0000;
  wire bin_op_gt_prep_auth_data_h_l79_c10_8db4_return_output;
  wire [4:0] bin_op_gt_prep_auth_data_h_l79_c10_8db4_right;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_4e4b_left;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_4e4b_return_output;
  wire [4:0] bin_op_minus_prep_auth_data_h_l83_c9_4e4b_right;
  wire [15:0] bin_op_plus_prep_auth_data_h_l112_c7_576c_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_prep_auth_data_h_l112_c7_576c_return_output;
  wire [4:0] bin_op_plus_prep_auth_data_h_l112_c7_576c_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] counter;
  wire counter_mux_prep_auth_data_h_l111_c5_245d_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_245d_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_245d_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_245d_return_output;
  wire counter_mux_prep_auth_data_h_l38_c3_733e_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_733e_return_output;
  wire counter_mux_prep_auth_data_h_l41_c5_045f_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_045f_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_045f_return_output;
  wire counter_mux_prep_auth_data_h_l45_c7_30f6_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_30f6_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_30f6_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_30f6_return_output;
  wire counter_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire counter_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire counter_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire counter_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_1d9c_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_1d9c_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_1d9c_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_0_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_0_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_10_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_10_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_11_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_11_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_12_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_12_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_13_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_13_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_14_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_14_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_15_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_15_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_1_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_1_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_2_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_2_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_3_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_3_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_4_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_4_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_5_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_5_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_6_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_6_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_7_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_7_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_8_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_8_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_return_output;
  wire for_prep_auth_data_h_l102_c5_0304_iter_9_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr;
  wire for_prep_auth_data_h_l102_c5_0304_iter_9_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_x;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right;
  wire for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_return_output;
  wire o_mux_prep_auth_data_h_l38_c3_733e_cond;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_733e_return_output;
  wire o_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire o_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_1d9c_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_1d9c_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_1d9c_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  wire [255:0] reg_comb_aad_reg;
  wire [15:0] reg_comb_counter;
  wire [1:0] reg_comb_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  wire [1:0] state;
  wire state_mux_prep_auth_data_h_l111_c5_245d_cond;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_245d_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_245d_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_245d_return_output;
  wire state_mux_prep_auth_data_h_l114_c7_1cc2_cond;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_1cc2_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_1cc2_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_1cc2_return_output;
  wire state_mux_prep_auth_data_h_l143_c5_7445_cond;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_7445_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_7445_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_7445_return_output;
  wire state_mux_prep_auth_data_h_l38_c3_733e_cond;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_733e_return_output;
  wire state_mux_prep_auth_data_h_l41_c5_045f_cond;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_045f_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_045f_return_output;
  wire state_mux_prep_auth_data_h_l45_c7_30f6_cond;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_30f6_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_30f6_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_30f6_return_output;
  wire state_mux_prep_auth_data_h_l61_c8_1f14_cond;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_1f14_return_output;
  wire state_mux_prep_auth_data_h_l76_c5_5936_cond;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_5936_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_5936_return_output;
  wire state_mux_prep_auth_data_h_l79_c7_876e_cond;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_876e_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_876e_return_output;
  wire state_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_1d9c_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_1d9c_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_1d9c_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_prep_auth_data_h_l38_c6_10a1_left <= _0_;
  always @(posedge clk)
    if (clock_enable) aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_gt_prep_auth_data_h_l79_c10_8db4_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_aad_reg : 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_counter : 16'hxxxx;
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[127:120]),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[47:40]),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[39:32]),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[31:24]),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[23:16]),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[15:8]),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[7:0]),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[119:112]),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[111:104]),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[103:96]),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[95:88]),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[87:80]),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[79:72]),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[71:64]),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[63:56]),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[55:48]),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l38_c3_733e (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond),
    .iffalse({ aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[127:0] }),
    .iftrue(aad_reg_mux_prep_auth_data_h_l38_c3_733e_iftrue),
    .return_output(reg_comb_aad_reg)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l41_c5_045f (
    .cond(\axis_in.valid ),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iftrue),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_733e_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l45_c7_30f6 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse),
    .iftrue(aad),
    .return_output(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iftrue)
  );
  axis128_keep_count_0clk_08de2a73 axis128_keep_count_prep_auth_data_h_l112_c18_eab9 (
    .\axis.tdata (\axis_in.data [127:0]),
    .\axis.tkeep (\axis_in.data [143:128]),
    .\axis.tlast (\axis_in.data [144]),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_576c_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l111_c8_15a4 (
    .left(\axis_in.valid ),
    .return_output(counter_mux_prep_auth_data_h_l111_c5_245d_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l143_c8_86c0 (
    .left(1'h1),
    .return_output(state_mux_prep_auth_data_h_l143_c5_7445_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l76_c8_25bc (
    .left(1'h1),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .right(ready_for_axis_out)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l38_c6_10a1 (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l61_c11_7976 (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .right(2'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l93_c11_458b (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_1d9c_cond),
    .right(2'h2)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l45_c10_a7c1 (
    .left(aad_len),
    .return_output(aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond),
    .right(1'h0)
  );
  bin_op_gt_uint16_t_uint5_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l79_c10_8db4 (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .right(5'h10)
  );
  bin_op_minus_uint16_t_uint5_t_0clk_de264c78 bin_op_minus_prep_auth_data_h_l83_c9_4e4b (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .return_output(counter_mux_prep_auth_data_h_l79_c7_876e_iftrue),
    .right(5'h10)
  );
  bin_op_plus_uint16_t_uint5_t_0clk_de264c78 bin_op_plus_prep_auth_data_h_l112_c7_576c (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_576c_return_output),
    .right(bin_op_plus_prep_auth_data_h_l112_c7_576c_right)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l111_c5_245d (
    .cond(counter_mux_prep_auth_data_h_l111_c5_245d_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .iftrue(bin_op_plus_prep_auth_data_h_l112_c7_576c_return_output[15:0]),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_1d9c_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l38_c3_733e (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond),
    .iffalse(counter_mux_prep_auth_data_h_l38_c3_733e_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l38_c3_733e_iftrue),
    .return_output(reg_comb_counter)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l41_c5_045f (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .iftrue(counter_mux_prep_auth_data_h_l41_c5_045f_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_733e_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l45_c7_30f6 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond),
    .iffalse(16'h0000),
    .iftrue({ 8'h00, aad_len }),
    .return_output(counter_mux_prep_auth_data_h_l41_c5_045f_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(counter_mux_prep_auth_data_h_l61_c8_1f14_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_733e_iffalse)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .iftrue(counter_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(16'h0000),
    .iftrue(counter_mux_prep_auth_data_h_l79_c7_876e_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l93_c8_1d9c (
    .cond(counter_mux_prep_auth_data_h_l93_c8_1d9c_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left),
    .iftrue(counter_mux_prep_auth_data_h_l93_c8_1d9c_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_1f14_iffalse)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [127:120]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_0_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [143]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [47:40]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_10_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [133]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [39:32]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_11_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [132]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [31:24]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_12_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [131]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [23:16]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_13_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [130]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [15:8]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_14_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [129]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [7:0]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_15_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [128]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [119:112]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_1_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [142]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [111:104]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_2_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [141]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [103:96]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_3_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [140]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [95:88]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_4_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [139]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [87:80]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_5_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [138]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [79:72]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_6_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [137]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [71:64]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_7_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [136]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [63:56]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_8_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [135]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7 (
    .cond(for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_cond),
    .iffalse(\axis_in.data [55:48]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_0304_iter_9_unary_op_not_prep_auth_data_h_l105_c11_98a5 (
    .expr(\axis_in.data [134]),
    .return_output(for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_cond)
  );
  const_sr_0_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_8_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_16_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_24_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_32_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_40_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_48_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_56_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27 (
    .return_output(for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_return_output),
    .x(aad_len)
  );
  const_sr_0_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_8_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_16_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_24_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_32_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_40_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_48_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  const_sr_56_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1 (
    .return_output(for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_8db4_left)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd0)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd10)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd11)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd12)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd13)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd14)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd15)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd2)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd3)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd4)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd5)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd6)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd7)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd8)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left }),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .right(32'd9)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c (
    .cond(for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176]),
    .return_output(for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_return_output)
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l38_c3_733e (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l38_c3_733e_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_733e_iffalse[0]),
    .\iftrue.axis (146'h0000000000000000000000000000000000000),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (\return_output.axis ),
    .\return_output.ready_for_axis_in (\return_output.ready_for_axis_in )
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l61_c8_1f14_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_1f14_iffalse[0]),
    .\iftrue.axis ({ 18'h2ffff, for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_return_output }),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (o_mux_prep_auth_data_h_l38_c3_733e_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_733e_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l93_c8_1d9c (
    .cond(counter_mux_prep_auth_data_h_l93_c8_1d9c_cond),
    .\iffalse.axis ({ 18'h3ffff, for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_return_output[7:0] }),
    .\iffalse.ready_for_axis_in (1'h0),
    .\iftrue.axis ({ \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_return_output }),
    .\iftrue.ready_for_axis_in (ready_for_axis_out),
    .\return_output.axis (o_mux_prep_auth_data_h_l61_c8_1f14_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_1f14_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l111_c5_245d (
    .cond(counter_mux_prep_auth_data_h_l111_c5_245d_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .iftrue(state_mux_prep_auth_data_h_l111_c5_245d_iftrue),
    .return_output(state_mux_prep_auth_data_h_l93_c8_1d9c_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l114_c7_1cc2 (
    .cond(\axis_in.data [144]),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .iftrue(2'h3),
    .return_output(state_mux_prep_auth_data_h_l111_c5_245d_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l143_c5_7445 (
    .cond(state_mux_prep_auth_data_h_l143_c5_7445_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .iftrue(2'h0),
    .return_output(state_mux_prep_auth_data_h_l93_c8_1d9c_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l38_c3_733e (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond),
    .iffalse(state_mux_prep_auth_data_h_l38_c3_733e_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l38_c3_733e_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l41_c5_045f (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .iftrue(state_mux_prep_auth_data_h_l41_c5_045f_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_733e_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l45_c7_30f6 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond),
    .iffalse(2'h2),
    .iftrue(2'h1),
    .return_output(state_mux_prep_auth_data_h_l41_c5_045f_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l61_c8_1f14 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond),
    .iffalse(state_mux_prep_auth_data_h_l61_c8_1f14_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l61_c8_1f14_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_733e_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l76_c5_5936 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .iftrue(state_mux_prep_auth_data_h_l76_c5_5936_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_1f14_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l79_c7_876e (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond),
    .iffalse(2'h2),
    .iftrue(bin_op_eq_prep_auth_data_h_l38_c6_10a1_left),
    .return_output(state_mux_prep_auth_data_h_l76_c5_5936_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l93_c8_1d9c (
    .cond(counter_mux_prep_auth_data_h_l93_c8_1d9c_cond),
    .iffalse(state_mux_prep_auth_data_h_l93_c8_1d9c_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l93_c8_1d9c_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_1f14_iffalse)
  );
  assign aad_reg = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse;
  assign aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[127:120];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[47:40];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_10_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[39:32];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_11_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[31:24];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_12_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[23:16];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_13_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[15:8];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_14_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[7:0];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_15_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[119:112];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_1_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[111:104];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_2_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[103:96];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_3_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[95:88];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_4_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[87:80];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_5_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[79:72];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_6_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[71:64];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_7_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[63:56];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_8_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_return_output = aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[55:48];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_876e_return_output = aad_reg_9_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l38_c3_733e_iffalse = { aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_1f14_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[127:0] };
  assign aad_reg_mux_prep_auth_data_h_l38_c3_733e_return_output = reg_comb_aad_reg;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_045f_cond = \axis_in.valid ;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_045f_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_30f6_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_30f6_iftrue = aad;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_30f6_return_output = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_eab9_axis = \axis_in.data ;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_eab9_return_output = bin_op_plus_prep_auth_data_h_l112_c7_576c_right;
  assign bin_op_and_prep_auth_data_h_l111_c8_15a4_left = \axis_in.valid ;
  assign bin_op_and_prep_auth_data_h_l111_c8_15a4_return_output = counter_mux_prep_auth_data_h_l111_c5_245d_cond;
  assign bin_op_and_prep_auth_data_h_l111_c8_15a4_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l143_c8_86c0_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l143_c8_86c0_return_output = state_mux_prep_auth_data_h_l143_c5_7445_cond;
  assign bin_op_and_prep_auth_data_h_l143_c8_86c0_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l76_c8_25bc_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l76_c8_25bc_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign bin_op_and_prep_auth_data_h_l76_c8_25bc_right = ready_for_axis_out;
  assign bin_op_eq_prep_auth_data_h_l38_c6_10a1_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond;
  assign bin_op_eq_prep_auth_data_h_l38_c6_10a1_right = 2'h0;
  assign bin_op_eq_prep_auth_data_h_l61_c11_7976_left = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign bin_op_eq_prep_auth_data_h_l61_c11_7976_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign bin_op_eq_prep_auth_data_h_l61_c11_7976_right = 2'h1;
  assign bin_op_eq_prep_auth_data_h_l93_c11_458b_left = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign bin_op_eq_prep_auth_data_h_l93_c11_458b_return_output = counter_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  assign bin_op_eq_prep_auth_data_h_l93_c11_458b_right = 2'h2;
  assign bin_op_gt_prep_auth_data_h_l45_c10_a7c1_left = aad_len;
  assign bin_op_gt_prep_auth_data_h_l45_c10_a7c1_return_output = aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond;
  assign bin_op_gt_prep_auth_data_h_l45_c10_a7c1_right = 1'h0;
  assign bin_op_gt_prep_auth_data_h_l79_c10_8db4_return_output = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign bin_op_gt_prep_auth_data_h_l79_c10_8db4_right = 5'h10;
  assign bin_op_minus_prep_auth_data_h_l83_c9_4e4b_left = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign bin_op_minus_prep_auth_data_h_l83_c9_4e4b_return_output = counter_mux_prep_auth_data_h_l79_c7_876e_iftrue;
  assign bin_op_minus_prep_auth_data_h_l83_c9_4e4b_right = 5'h10;
  assign bin_op_plus_prep_auth_data_h_l112_c7_576c_left = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign clk_en_internal = clock_enable;
  assign counter = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign counter_mux_prep_auth_data_h_l111_c5_245d_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign counter_mux_prep_auth_data_h_l111_c5_245d_iftrue = bin_op_plus_prep_auth_data_h_l112_c7_576c_return_output[15:0];
  assign counter_mux_prep_auth_data_h_l111_c5_245d_return_output = counter_mux_prep_auth_data_h_l93_c8_1d9c_iftrue;
  assign counter_mux_prep_auth_data_h_l38_c3_733e_cond = aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond;
  assign counter_mux_prep_auth_data_h_l38_c3_733e_return_output = reg_comb_counter;
  assign counter_mux_prep_auth_data_h_l41_c5_045f_cond = \axis_in.valid ;
  assign counter_mux_prep_auth_data_h_l41_c5_045f_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign counter_mux_prep_auth_data_h_l41_c5_045f_return_output = counter_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  assign counter_mux_prep_auth_data_h_l45_c7_30f6_cond = aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond;
  assign counter_mux_prep_auth_data_h_l45_c7_30f6_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l45_c7_30f6_iftrue = { 8'h00, aad_len };
  assign counter_mux_prep_auth_data_h_l45_c7_30f6_return_output = counter_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  assign counter_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign counter_mux_prep_auth_data_h_l61_c8_1f14_return_output = counter_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  assign counter_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign counter_mux_prep_auth_data_h_l76_c5_5936_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign counter_mux_prep_auth_data_h_l76_c5_5936_return_output = counter_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign counter_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign counter_mux_prep_auth_data_h_l79_c7_876e_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l79_c7_876e_return_output = counter_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign counter_mux_prep_auth_data_h_l93_c8_1d9c_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign counter_mux_prep_auth_data_h_l93_c8_1d9c_return_output = counter_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  assign for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [127:120];
  assign for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_0_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [143];
  assign for_prep_auth_data_h_l102_c5_0304_iter_0_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [47:40];
  assign for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_10_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [133];
  assign for_prep_auth_data_h_l102_c5_0304_iter_10_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [39:32];
  assign for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_11_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [132];
  assign for_prep_auth_data_h_l102_c5_0304_iter_11_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [31:24];
  assign for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_12_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [131];
  assign for_prep_auth_data_h_l102_c5_0304_iter_12_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [23:16];
  assign for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_13_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [130];
  assign for_prep_auth_data_h_l102_c5_0304_iter_13_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [15:8];
  assign for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_14_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [129];
  assign for_prep_auth_data_h_l102_c5_0304_iter_14_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [7:0];
  assign for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_15_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [128];
  assign for_prep_auth_data_h_l102_c5_0304_iter_15_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [119:112];
  assign for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_1_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [142];
  assign for_prep_auth_data_h_l102_c5_0304_iter_1_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [111:104];
  assign for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_2_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [141];
  assign for_prep_auth_data_h_l102_c5_0304_iter_2_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [103:96];
  assign for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_3_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [140];
  assign for_prep_auth_data_h_l102_c5_0304_iter_3_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [95:88];
  assign for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_4_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [139];
  assign for_prep_auth_data_h_l102_c5_0304_iter_4_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [87:80];
  assign for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_5_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [138];
  assign for_prep_auth_data_h_l102_c5_0304_iter_5_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [79:72];
  assign for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_6_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [137];
  assign for_prep_auth_data_h_l102_c5_0304_iter_6_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [71:64];
  assign for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_7_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [136];
  assign for_prep_auth_data_h_l102_c5_0304_iter_7_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [63:56];
  assign for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_8_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [135];
  assign for_prep_auth_data_h_l102_c5_0304_iter_8_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_iffalse = \axis_in.data [55:48];
  assign for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_0304_iter_9_unary_op_not_prep_auth_data_h_l105_c11_98a5_expr = \axis_in.data [134];
  assign for_prep_auth_data_h_l102_c5_0304_iter_9_unary_op_not_prep_auth_data_h_l105_c11_98a5_return_output = for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_cond;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_x = aad_len;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_x = bin_op_gt_prep_auth_data_h_l79_c10_8db4_left;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd0;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[255:248];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd10;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[175:168];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd11;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[167:160];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd12;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[159:152];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd13;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[151:144];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd14;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[143:136];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd15;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[135:128];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd1;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[247:240];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd2;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[239:232];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd3;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[231:224];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd4;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[223:216];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd5;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[215:208];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd6;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[207:200];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd7;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[199:192];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd8;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[191:184];
  assign for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_8db4_left };
  assign for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_return_output = for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_cond;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c9c8_right = 32'd9;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_045f_iffalse[183:176];
  assign o_mux_prep_auth_data_h_l38_c3_733e_cond = aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond;
  assign o_mux_prep_auth_data_h_l38_c3_733e_iftrue = 147'h0000000000000000000000000000000000000;
  assign o_mux_prep_auth_data_h_l38_c3_733e_return_output = { \return_output.axis , \return_output.ready_for_axis_in  };
  assign o_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign o_mux_prep_auth_data_h_l61_c8_1f14_iftrue = { 18'h2ffff, for_prep_auth_data_h_l66_c5_d42b_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_c53c_return_output, for_prep_auth_data_h_l66_c5_d42b_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_c53c_return_output, 1'h0 };
  assign o_mux_prep_auth_data_h_l61_c8_1f14_return_output = o_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  assign o_mux_prep_auth_data_h_l93_c8_1d9c_cond = counter_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  assign o_mux_prep_auth_data_h_l93_c8_1d9c_iffalse = { 18'h3ffff, for_prep_auth_data_h_l125_c5_99ac_iter_0_const_sr_0_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_1_const_sr_8_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_2_const_sr_16_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_3_const_sr_24_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_4_const_sr_32_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_5_const_sr_40_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_6_const_sr_48_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l125_c5_99ac_iter_7_const_sr_56_prep_auth_data_h_l127_c32_cc27_return_output, for_prep_auth_data_h_l132_c5_3b23_iter_0_const_sr_0_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_1_const_sr_8_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_2_const_sr_16_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_3_const_sr_24_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_4_const_sr_32_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_5_const_sr_40_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_6_const_sr_48_prep_auth_data_h_l134_c32_62c1_return_output[7:0], for_prep_auth_data_h_l132_c5_3b23_iter_7_const_sr_56_prep_auth_data_h_l134_c32_62c1_return_output[7:0], 1'h0 };
  assign o_mux_prep_auth_data_h_l93_c8_1d9c_iftrue = { \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_0304_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_8ba7_return_output, for_prep_auth_data_h_l102_c5_0304_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_8ba7_return_output, ready_for_axis_out };
  assign o_mux_prep_auth_data_h_l93_c8_1d9c_return_output = o_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
  assign state = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l111_c5_245d_cond = counter_mux_prep_auth_data_h_l111_c5_245d_cond;
  assign state_mux_prep_auth_data_h_l111_c5_245d_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l111_c5_245d_return_output = state_mux_prep_auth_data_h_l93_c8_1d9c_iftrue;
  assign state_mux_prep_auth_data_h_l114_c7_1cc2_cond = \axis_in.data [144];
  assign state_mux_prep_auth_data_h_l114_c7_1cc2_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l114_c7_1cc2_iftrue = 2'h3;
  assign state_mux_prep_auth_data_h_l114_c7_1cc2_return_output = state_mux_prep_auth_data_h_l111_c5_245d_iftrue;
  assign state_mux_prep_auth_data_h_l143_c5_7445_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l143_c5_7445_iftrue = 2'h0;
  assign state_mux_prep_auth_data_h_l143_c5_7445_return_output = state_mux_prep_auth_data_h_l93_c8_1d9c_iffalse;
  assign state_mux_prep_auth_data_h_l38_c3_733e_cond = aad_reg_mux_prep_auth_data_h_l38_c3_733e_cond;
  assign state_mux_prep_auth_data_h_l38_c3_733e_return_output = reg_comb_state;
  assign state_mux_prep_auth_data_h_l41_c5_045f_cond = \axis_in.valid ;
  assign state_mux_prep_auth_data_h_l41_c5_045f_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l41_c5_045f_return_output = state_mux_prep_auth_data_h_l38_c3_733e_iftrue;
  assign state_mux_prep_auth_data_h_l45_c7_30f6_cond = aad_reg_mux_prep_auth_data_h_l45_c7_30f6_cond;
  assign state_mux_prep_auth_data_h_l45_c7_30f6_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l45_c7_30f6_iftrue = 2'h1;
  assign state_mux_prep_auth_data_h_l45_c7_30f6_return_output = state_mux_prep_auth_data_h_l41_c5_045f_iftrue;
  assign state_mux_prep_auth_data_h_l61_c8_1f14_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_1f14_cond;
  assign state_mux_prep_auth_data_h_l61_c8_1f14_return_output = state_mux_prep_auth_data_h_l38_c3_733e_iffalse;
  assign state_mux_prep_auth_data_h_l76_c5_5936_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_5936_cond;
  assign state_mux_prep_auth_data_h_l76_c5_5936_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l76_c5_5936_return_output = state_mux_prep_auth_data_h_l61_c8_1f14_iftrue;
  assign state_mux_prep_auth_data_h_l79_c7_876e_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_876e_cond;
  assign state_mux_prep_auth_data_h_l79_c7_876e_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l79_c7_876e_iftrue = bin_op_eq_prep_auth_data_h_l38_c6_10a1_left;
  assign state_mux_prep_auth_data_h_l79_c7_876e_return_output = state_mux_prep_auth_data_h_l76_c5_5936_iftrue;
  assign state_mux_prep_auth_data_h_l93_c8_1d9c_cond = counter_mux_prep_auth_data_h_l93_c8_1d9c_cond;
  assign state_mux_prep_auth_data_h_l93_c8_1d9c_return_output = state_mux_prep_auth_data_h_l61_c8_1f14_iffalse;
endmodule

module quarter_round_0clk_638872ab(\s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_bc3b_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_bc3b_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_91bf_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_91bf_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_91bf_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_3c2a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_3c2a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_3c2a_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_d941_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_d941_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_d941_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_right;
  input [3:0] c;
  wire [3:0] c;
  input [3:0] d;
  wire [3:0] d;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_var_dim_0;
  assign bin_op_plus_chacha20_h_l37_c19_91bf_right = { bin_op_xor_chacha20_h_l36_c29_e1f3_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_e1f3_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_3c2a_right = { bin_op_xor_chacha20_h_l38_c29_904b_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_904b_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_d941_right = { bin_op_xor_chacha20_h_l40_c28_b459_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_b459_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val = { bin_op_xor_chacha20_h_l42_c28_8219_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_8219_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_bc3b (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_bc3b_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_91bf (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_91bf_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_91bf_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_3c2a (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_3c2a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_d941 (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_d941_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_d941_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_e1f3 (
    .left(bin_op_xor_chacha20_h_l36_c29_e1f3_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_e1f3_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_904b (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_904b_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_b459 (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_b459_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_8219 (
    .left(bin_op_plus_chacha20_h_l39_c19_3c2a_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_8219_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0]),
    .\ref_toks_0.state (\s.state ),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0),
    .var_dim_0(a)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0),
    .var_dim_0(b)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0),
    .var_dim_0(c)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_d941_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7 (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_e1f3_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_91bf_left),
    .var_dim_0(c)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_right),
    .var_dim_0(b)
  );
  assign bin_op_plus_chacha20_h_l39_c19_3c2a_left = bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_d941_left = bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_e1f3_right = bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_904b_left = bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  assign bin_op_xor_chacha20_h_l38_c29_904b_right = bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_b459_left = bin_op_plus_chacha20_h_l37_c19_91bf_right;
  assign bin_op_xor_chacha20_h_l40_c28_b459_right = bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_8219_left = bin_op_plus_chacha20_h_l39_c19_3c2a_right;
  assign bin_op_xor_chacha20_h_l42_c28_8219_right = bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_elem_val = bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0 = \s.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0 = a;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0 = b;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_elem_val = bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0 = c;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_elem_val = bin_op_plus_chacha20_h_l41_c19_d941_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_return_output = \return_output.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_return_output = bin_op_plus_chacha20_h_l35_c19_bc3b_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_return_output = bin_op_xor_chacha20_h_l36_c29_e1f3_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_return_output = bin_op_plus_chacha20_h_l37_c19_91bf_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_var_dim_0 = c;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_return_output = bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_var_dim_0 = b;
endmodule

module quarter_round_1clk_76f45219(clk, \s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_bc3b_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_bc3b_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_91bf_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_91bf_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_91bf_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_3c2a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_3c2a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_3c2a_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_d941_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_d941_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_d941_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_e1f3_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_904b_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_b459_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_8219_right;
  input [3:0] c;
  wire [3:0] c;
  input clk;
  wire clk;
  wire [511:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0;
  input [3:0] d;
  wire [3:0] d;
  wire [511:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_elem_val;
  reg [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_var_dim_0;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0 <= \s.state ;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0 <= a;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0 <= b;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0 <= c;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0 <= d;
  assign bin_op_plus_chacha20_h_l37_c19_91bf_right = { bin_op_xor_chacha20_h_l36_c29_e1f3_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_e1f3_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_3c2a_right = { bin_op_xor_chacha20_h_l38_c29_904b_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_904b_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_d941_right = { bin_op_xor_chacha20_h_l40_c28_b459_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_b459_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val = { bin_op_xor_chacha20_h_l42_c28_8219_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_8219_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_bc3b (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_bc3b_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_91bf (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_91bf_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_91bf_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_3c2a (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_3c2a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_d941 (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_d941_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_d941_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_e1f3 (
    .left(bin_op_xor_chacha20_h_l36_c29_e1f3_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_e1f3_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_904b (
    .left(bin_op_plus_chacha20_h_l35_c19_bc3b_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_904b_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_b459 (
    .left(bin_op_plus_chacha20_h_l37_c19_91bf_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_b459_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_8219 (
    .left(bin_op_plus_chacha20_h_l39_c19_3c2a_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_8219_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_d941_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7 (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_e1f3_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_91bf_left),
    .var_dim_0(c)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_bc3b_right),
    .var_dim_0(b)
  );
  assign bin_op_plus_chacha20_h_l39_c19_3c2a_left = bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_d941_left = bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_e1f3_right = bin_op_plus_chacha20_h_l35_c19_bc3b_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_904b_left = bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  assign bin_op_xor_chacha20_h_l38_c29_904b_right = bin_op_plus_chacha20_h_l37_c19_91bf_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_b459_left = bin_op_plus_chacha20_h_l37_c19_91bf_right;
  assign bin_op_xor_chacha20_h_l40_c28_b459_right = bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_8219_left = bin_op_plus_chacha20_h_l39_c19_3c2a_right;
  assign bin_op_xor_chacha20_h_l42_c28_8219_right = bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0];
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0 = \s.state ;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0 = a;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0 = b;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0 = c;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0 = d;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_ref_toks_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_var_dim_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_elem_val = bin_op_plus_chacha20_h_l39_c19_3c2a_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2eba_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_7805_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_elem_val = bin_op_plus_chacha20_h_l41_c19_d941_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_f6d4_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_elem_val = bin_op_plus_chacha20_h_l41_c19_d941_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_b5d1_return_output = \return_output.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_return_output = bin_op_plus_chacha20_h_l35_c19_bc3b_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_71c7_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_return_output = bin_op_xor_chacha20_h_l36_c29_e1f3_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_ed1b_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_return_output = bin_op_plus_chacha20_h_l37_c19_91bf_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_164d_var_dim_0 = c;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_return_output = bin_op_plus_chacha20_h_l35_c19_bc3b_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l38_l35_duplicate_6e6c_var_dim_0 = b;
endmodule

module strip_auth_tag_0clk_69e380ac(clk, clock_enable, \global_to_module.strip_auth_tag_axis_in , \global_to_module.strip_auth_tag_axis_out_ready , \global_to_module.strip_auth_tag_auth_tag_out_ready , \module_to_global.strip_auth_tag_axis_in_ready , \module_to_global.strip_auth_tag_axis_out , \module_to_global.strip_auth_tag_auth_tag_out );
  wire [145:0] axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_axis_in;
  wire axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_clock_enable;
  wire axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_ready_for_axis_out;
  wire [147:0] axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output;
  wire bin_op_and_strip_auth_tag_c_l91_c7_c377_left;
  wire bin_op_and_strip_auth_tag_c_l91_c7_c377_return_output;
  wire bin_op_and_strip_auth_tag_c_l91_c7_c377_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire feedback_vars;
  input \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  wire \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  input [145:0] \global_to_module.strip_auth_tag_axis_in ;
  wire [145:0] \global_to_module.strip_auth_tag_axis_in ;
  input \global_to_module.strip_auth_tag_axis_out_ready ;
  wire \global_to_module.strip_auth_tag_axis_out_ready ;
  output [128:0] \module_to_global.strip_auth_tag_auth_tag_out ;
  wire [128:0] \module_to_global.strip_auth_tag_auth_tag_out ;
  output \module_to_global.strip_auth_tag_axis_in_ready ;
  wire \module_to_global.strip_auth_tag_axis_in_ready ;
  output [145:0] \module_to_global.strip_auth_tag_axis_out ;
  wire [145:0] \module_to_global.strip_auth_tag_axis_out ;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_iffalse;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_iftrue;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_return_output;
  wire strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_iffalse;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_iftrue;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_return_output;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_iffalse;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_iftrue;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_return_output;
  assign \module_to_global.strip_auth_tag_axis_in_ready  = clock_enable ? axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[147] : 1'h0;
  assign \module_to_global.strip_auth_tag_axis_out  = clock_enable ? { strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_return_output, axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[146], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[143:0] } : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.strip_auth_tag_auth_tag_out  = clock_enable ? strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_return_output : 129'h000000000000000000000000000000000;
  axis128_early_tlast_0clk_4e6656cf axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05 (
    .\axis_in.data (\global_to_module.strip_auth_tag_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.strip_auth_tag_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_ready_for_axis_out),
    .\return_output.axis_out ({ bin_op_and_strip_auth_tag_c_l91_c7_c377_left, bin_op_and_strip_auth_tag_c_l91_c7_c377_right, axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[143:0] }),
    .\return_output.next_axis_out_is_tlast (axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[146]),
    .\return_output.ready_for_axis_in (axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[147])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l91_c7_c377 (
    .left(bin_op_and_strip_auth_tag_c_l91_c7_c377_left),
    .return_output(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond),
    .right(bin_op_and_strip_auth_tag_c_l91_c7_c377_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond),
    .iffalse(\global_to_module.strip_auth_tag_axis_out_ready ),
    .iftrue(\global_to_module.strip_auth_tag_auth_tag_out_ready ),
    .return_output(axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_ready_for_axis_out)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond),
    .\iffalse.data (128'h00000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[7:0], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[15:8], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[23:16], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[31:24], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[39:32], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[47:40], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[55:48], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[63:56], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[71:64], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[79:72], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[87:80], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[95:88], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[103:96], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[111:104], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[119:112], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[127:120] }),
    .\iftrue.valid (bin_op_and_strip_auth_tag_c_l91_c7_c377_left),
    .\return_output.data (strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_return_output[127:0]),
    .\return_output.valid (strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_return_output[128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond),
    .iffalse(bin_op_and_strip_auth_tag_c_l91_c7_c377_left),
    .iftrue(1'h0),
    .return_output(strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_return_output)
  );
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_axis_in = \global_to_module.strip_auth_tag_axis_in ;
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_clock_enable = clock_enable;
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[145:144] = { bin_op_and_strip_auth_tag_c_l91_c7_c377_left, bin_op_and_strip_auth_tag_c_l91_c7_c377_right };
  assign bin_op_and_strip_auth_tag_c_l91_c7_c377_return_output = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  assign clk_en_internal = clock_enable;
  assign feedback_vars = axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_ready_for_axis_out;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_iffalse = \global_to_module.strip_auth_tag_axis_out_ready ;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_iftrue = \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_return_output = axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_ready_for_axis_out;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_cond = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_iffalse = 129'h000000000000000000000000000000000;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_b62a_iftrue = { bin_op_and_strip_auth_tag_c_l91_c7_c377_left, axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[7:0], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[15:8], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[23:16], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[31:24], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[39:32], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[47:40], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[55:48], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[63:56], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[71:64], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[79:72], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[87:80], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[95:88], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[103:96], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[111:104], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[119:112], axis128_early_tlast_strip_auth_tag_c_l72_c39_6a05_return_output[127:120] };
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_cond = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_b62a_cond;
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_iffalse = bin_op_and_strip_auth_tag_c_l91_c7_c377_left;
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_b62a_iftrue = 1'h0;
endmodule

module u320_t_to_bytes_0clk_801a240b(\x.limbs , \return_output.data );
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x;
  output [319:0] \return_output.data ;
  wire [319:0] \return_output.data ;
  input [319:0] \x.limbs ;
  wire [319:0] \x.limbs ;
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output),
    .x(\x.limbs [319:256])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output),
    .x(\x.limbs [255:192])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output),
    .x(\x.limbs [191:128])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output),
    .x(\x.limbs [127:64])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output),
    .x(\x.limbs [63:0])
  );
  assign for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x = \x.limbs [319:256];
  assign for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x = \x.limbs [255:192];
  assign for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x = \x.limbs [191:128];
  assign for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x = \x.limbs [127:64];
  assign for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_x = \x.limbs [63:0];
  assign \return_output.data  = { for_u320_t_bytes_t_h_l16_c1_2361_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output, for_u320_t_bytes_t_h_l16_c1_2361_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output, for_u320_t_bytes_t_h_l16_c1_2361_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output, for_u320_t_bytes_t_h_l16_c1_2361_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output, for_u320_t_bytes_t_h_l16_c1_2361_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_d558_return_output };
endmodule

module uint320_add_0clk_10d8c973(\a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l91_c25_9d7a_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_right;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_plus_uint320_t_uint320_t_0clk_de264c78 bin_op_plus_poly1305_h_l91_c25_9d7a (
    .left({ \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output),
    .right({ \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_left = { \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] };
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_right = { \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] };
  assign for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign \return_output.limbs  = { for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output[63:0] };
endmodule

module uint320_add_1clk_b9cbb268(clk, \a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l91_c25_9d7a_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_right;
  input clk;
  wire clk;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_plus_uint320_t_uint320_t_1clk_d2566b8e bin_op_plus_poly1305_h_l91_c25_9d7a (
    .clk(clk),
    .left({ \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output),
    .right({ \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_left = { \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] };
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_right = { \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] };
  assign for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign \return_output.limbs  = { for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output[63:0] };
endmodule

module uint320_add_1clk_bc964cc0(clk, \a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l91_c25_9d7a_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l91_c25_9d7a_right;
  input clk;
  wire clk;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output;
  wire [319:0] for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_plus_uint320_t_uint320_t_1clk_bdca026f bin_op_plus_poly1305_h_l91_c25_9d7a (
    .clk(clk),
    .left({ \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output),
    .right({ \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2 (
    .return_output(for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output),
    .x(bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_left = { \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] };
  assign bin_op_plus_poly1305_h_l91_c25_9d7a_right = { \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] };
  assign for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_x = bin_op_plus_poly1305_h_l91_c25_9d7a_return_output[319:0];
  assign \return_output.limbs  = { for_poly1305_h_l93_c5_2366_iter_0_const_sr_0_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_1_const_sr_64_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_2_const_sr_128_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_3_const_sr_192_poly1305_h_l94_c23_2da2_return_output[63:0], for_poly1305_h_l93_c5_2366_iter_4_const_sr_256_poly1305_h_l94_c23_2da2_return_output[63:0] };
endmodule

module uint320_mod_prime_1clk_5ca7908c(clk, \a.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  wire a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iffalse;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue;
  wire [63:0] a_limbs_0_mux_poly1305_h_l185_c5_fb8d_return_output;
  wire a_limbs_1_mux_poly1305_h_l185_c5_fb8d_cond;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iffalse;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue;
  wire [63:0] a_limbs_1_mux_poly1305_h_l185_c5_fb8d_return_output;
  wire a_limbs_2_mux_poly1305_h_l185_c5_fb8d_cond;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iffalse;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iftrue;
  wire [63:0] a_limbs_2_mux_poly1305_h_l185_c5_fb8d_return_output;
  reg a_mux_poly1305_h_l165_c5_0c21_cond;
  reg [319:0] a_mux_poly1305_h_l165_c5_0c21_iffalse;
  wire [319:0] a_mux_poly1305_h_l165_c5_0c21_iftrue;
  wire [319:0] a_mux_poly1305_h_l165_c5_0c21_return_output;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_4ef0_left;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_4ef0_return_output;
  wire [63:0] bin_op_and_poly1305_h_l164_c26_4ef0_right;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_7763_left;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_7763_return_output;
  wire [63:0] bin_op_and_poly1305_h_l170_c9_7763_right;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_2634_left;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_2634_return_output;
  wire [63:0] bin_op_and_poly1305_h_l185_c10_2634_right;
  wire bin_op_and_poly1305_h_l185_c10_c815_left;
  wire bin_op_and_poly1305_h_l185_c10_c815_return_output;
  wire bin_op_and_poly1305_h_l185_c10_c815_right;
  wire bin_op_and_poly1305_h_l185_c10_d006_left;
  wire bin_op_and_poly1305_h_l185_c10_d006_return_output;
  wire bin_op_and_poly1305_h_l185_c10_d006_right;
  wire bin_op_and_poly1305_h_l199_c42_72de_left;
  wire bin_op_and_poly1305_h_l199_c42_72de_return_output;
  wire bin_op_and_poly1305_h_l199_c42_72de_right;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_4415_left;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_4415_return_output;
  wire [63:0] bin_op_and_poly1305_h_l203_c9_4415_right;
  wire [63:0] bin_op_eq_poly1305_h_l185_c10_08f7_left;
  wire bin_op_eq_poly1305_h_l185_c10_08f7_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l185_c10_08f7_right;
  wire [63:0] bin_op_eq_poly1305_h_l186_c9_83e7_left;
  wire bin_op_eq_poly1305_h_l186_c9_83e7_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l186_c9_83e7_right;
  wire [63:0] bin_op_eq_poly1305_h_l199_c42_f95b_left;
  wire bin_op_eq_poly1305_h_l199_c42_f95b_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l199_c42_f95b_right;
  wire [63:0] bin_op_gt_poly1305_h_l195_c19_3bf5_left;
  wire bin_op_gt_poly1305_h_l195_c19_3bf5_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l195_c19_3bf5_right;
  wire [63:0] bin_op_gt_poly1305_h_l199_c19_63d3_left;
  wire bin_op_gt_poly1305_h_l199_c19_63d3_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l199_c19_63d3_right;
  wire [63:0] bin_op_gte_poly1305_h_l187_c9_e5ff_left;
  wire bin_op_gte_poly1305_h_l187_c9_e5ff_return_output;
  wire [63:0] bin_op_gte_poly1305_h_l187_c9_e5ff_right;
  wire [63:0] bin_op_inferred_mult_poly1305_h_l178_c26_9552_left;
  (* unused_bits = "64 65 66" *)
  wire [66:0] bin_op_inferred_mult_poly1305_h_l178_c26_9552_return_output;
  wire [2:0] bin_op_inferred_mult_poly1305_h_l178_c26_9552_right;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_105d_left;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_105d_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l194_c16_105d_right;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_0235_left;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_0235_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_0235_right;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_8279_left;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_8279_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l198_c16_8279_right;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_6f18_left;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_6f18_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l202_c9_6f18_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c22_9052_left;
  wire bin_op_neq_poly1305_h_l165_c22_9052_return_output;
  wire bin_op_neq_poly1305_h_l165_c22_9052_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c36_4f93_left;
  wire bin_op_neq_poly1305_h_l165_c36_4f93_return_output;
  wire bin_op_neq_poly1305_h_l165_c36_4f93_right;
  wire [63:0] bin_op_neq_poly1305_h_l165_c9_12ca_left;
  wire bin_op_neq_poly1305_h_l165_c9_12ca_return_output;
  wire bin_op_neq_poly1305_h_l165_c9_12ca_right;
  wire [63:0] bin_op_neq_poly1305_h_l199_c64_de35_left;
  wire bin_op_neq_poly1305_h_l199_c64_de35_return_output;
  wire bin_op_neq_poly1305_h_l199_c64_de35_right;
  wire bin_op_or_poly1305_h_l165_c9_40e6_left;
  wire bin_op_or_poly1305_h_l165_c9_40e6_return_output;
  wire bin_op_or_poly1305_h_l165_c9_40e6_right;
  wire bin_op_or_poly1305_h_l165_c9_4fae_left;
  wire bin_op_or_poly1305_h_l165_c9_4fae_return_output;
  wire bin_op_or_poly1305_h_l165_c9_4fae_right;
  wire bin_op_or_poly1305_h_l199_c19_6c2e_left;
  wire bin_op_or_poly1305_h_l199_c19_6c2e_return_output;
  wire bin_op_or_poly1305_h_l199_c19_6c2e_right;
  input clk;
  wire clk;
  wire comb_stage0_a_mux_poly1305_h_l165_c5_0c21_cond;
  wire [319:0] comb_stage0_a_mux_poly1305_h_l165_c5_0c21_iffalse;
  wire [63:0] const_sr_2_poly1305_h_l178_c26_2b40_return_output;
  wire [63:0] const_sr_2_poly1305_h_l178_c26_2b40_x;
  wire mux_poly1305_h_l195_c19_e8eb_cond;
  wire [63:0] mux_poly1305_h_l195_c19_e8eb_iffalse;
  wire [63:0] mux_poly1305_h_l195_c19_e8eb_iftrue;
  wire [63:0] mux_poly1305_h_l195_c19_e8eb_return_output;
  wire reg_stage0_a_mux_poly1305_h_l165_c5_0c21_cond;
  wire [319:0] reg_stage0_a_mux_poly1305_h_l165_c5_0c21_iffalse;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l181_c13_117e_a;
  wire [319:0] uint320_add_poly1305_h_l181_c13_117e_b;
  wire [319:0] uint320_add_poly1305_h_l181_c13_117e_return_output;
  always @(posedge clk)
    a_mux_poly1305_h_l165_c5_0c21_iffalse <= \a.limbs ;
  always @(posedge clk)
    a_mux_poly1305_h_l165_c5_0c21_cond <= comb_stage0_a_mux_poly1305_h_l165_c5_0c21_cond;
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_0_mux_poly1305_h_l185_c5_fb8d (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_0c21_return_output[319:256]),
    .iftrue(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_1_mux_poly1305_h_l185_c5_fb8d (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_0c21_return_output[255:192]),
    .iftrue(a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(a_limbs_1_mux_poly1305_h_l185_c5_fb8d_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_2_mux_poly1305_h_l185_c5_fb8d (
    .cond(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond),
    .iffalse(a_mux_poly1305_h_l165_c5_0c21_return_output[191:128]),
    .iftrue(a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(a_limbs_2_mux_poly1305_h_l185_c5_fb8d_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l165_c5_0c21 (
    .cond(a_mux_poly1305_h_l165_c5_0c21_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l165_c5_0c21_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l165_c5_0c21_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l165_c5_0c21_return_output)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l164_c26_4ef0 (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_neq_poly1305_h_l165_c9_12ca_left),
    .right(64'hfffffc0000000000)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l170_c9_7763 (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_and_poly1305_h_l170_c9_7763_return_output),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_2634 (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[191:128]),
    .return_output(bin_op_eq_poly1305_h_l185_c10_08f7_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_c815 (
    .left(bin_op_and_poly1305_h_l185_c10_c815_left),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond),
    .right(bin_op_and_poly1305_h_l185_c10_c815_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l185_c10_d006 (
    .left(bin_op_and_poly1305_h_l185_c10_d006_left),
    .return_output(bin_op_and_poly1305_h_l185_c10_c815_left),
    .right(bin_op_and_poly1305_h_l185_c10_d006_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l199_c42_72de (
    .left(bin_op_and_poly1305_h_l199_c42_72de_left),
    .return_output(bin_op_or_poly1305_h_l199_c19_6c2e_right),
    .right(bin_op_and_poly1305_h_l199_c42_72de_right)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l203_c9_4415 (
    .left(bin_op_and_poly1305_h_l203_c9_4415_left),
    .return_output(a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l185_c10_08f7 (
    .left(bin_op_eq_poly1305_h_l185_c10_08f7_left),
    .return_output(bin_op_and_poly1305_h_l185_c10_d006_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l186_c9_83e7 (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[255:192]),
    .return_output(bin_op_and_poly1305_h_l185_c10_d006_right),
    .right(64'hffffffffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l199_c42_f95b (
    .left(a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(bin_op_and_poly1305_h_l199_c42_72de_left),
    .right(a_mux_poly1305_h_l165_c5_0c21_return_output[255:192])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l195_c19_3bf5 (
    .left(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(mux_poly1305_h_l195_c19_e8eb_cond),
    .right(a_mux_poly1305_h_l165_c5_0c21_return_output[319:256])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l199_c19_63d3 (
    .left(a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .return_output(bin_op_or_poly1305_h_l199_c19_6c2e_left),
    .right(a_mux_poly1305_h_l165_c5_0c21_return_output[255:192])
  );
  bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad bin_op_gte_poly1305_h_l187_c9_e5ff (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[319:256]),
    .return_output(bin_op_and_poly1305_h_l185_c10_c815_right),
    .right(64'hfffffffffffffffb)
  );
  bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78 bin_op_inferred_mult_poly1305_h_l178_c26_9552 (
    .left(bin_op_inferred_mult_poly1305_h_l178_c26_9552_left),
    .return_output(bin_op_inferred_mult_poly1305_h_l178_c26_9552_return_output),
    .right(3'h5)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l194_c16_105d (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[319:256]),
    .return_output(a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .right(64'hfffffffffffffffb)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l198_c16_0235 (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[255:192]),
    .return_output(bin_op_minus_poly1305_h_l198_c16_8279_left),
    .right(64'hffffffffffffffff)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l198_c16_8279 (
    .left(bin_op_minus_poly1305_h_l198_c16_8279_left),
    .return_output(a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue),
    .right(bin_op_minus_poly1305_h_l198_c16_8279_right)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l202_c9_6f18 (
    .left(a_mux_poly1305_h_l165_c5_0c21_return_output[191:128]),
    .return_output(bin_op_and_poly1305_h_l203_c9_4415_left),
    .right({ 63'h0000000000000000, bin_op_or_poly1305_h_l199_c19_6c2e_return_output })
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c22_9052 (
    .left(\a.limbs [127:64]),
    .return_output(bin_op_or_poly1305_h_l165_c9_40e6_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c36_4f93 (
    .left(\a.limbs [63:0]),
    .return_output(bin_op_or_poly1305_h_l165_c9_4fae_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l165_c9_12ca (
    .left(bin_op_neq_poly1305_h_l165_c9_12ca_left),
    .return_output(bin_op_or_poly1305_h_l165_c9_40e6_left),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l199_c64_de35 (
    .left(bin_op_minus_poly1305_h_l198_c16_8279_right),
    .return_output(bin_op_and_poly1305_h_l199_c42_72de_right),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l165_c9_40e6 (
    .left(bin_op_or_poly1305_h_l165_c9_40e6_left),
    .return_output(bin_op_or_poly1305_h_l165_c9_4fae_left),
    .right(bin_op_or_poly1305_h_l165_c9_40e6_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l165_c9_4fae (
    .left(bin_op_or_poly1305_h_l165_c9_4fae_left),
    .return_output(comb_stage0_a_mux_poly1305_h_l165_c5_0c21_cond),
    .right(bin_op_or_poly1305_h_l165_c9_4fae_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l199_c19_6c2e (
    .left(bin_op_or_poly1305_h_l199_c19_6c2e_left),
    .return_output(bin_op_or_poly1305_h_l199_c19_6c2e_return_output),
    .right(bin_op_or_poly1305_h_l199_c19_6c2e_right)
  );
  const_sr_2_uint64_t_0clk_de264c78 const_sr_2_poly1305_h_l178_c26_2b40 (
    .return_output(bin_op_inferred_mult_poly1305_h_l178_c26_9552_left),
    .x(bin_op_neq_poly1305_h_l165_c9_12ca_left)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 mux_poly1305_h_l195_c19_e8eb (
    .cond(mux_poly1305_h_l195_c19_e8eb_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(bin_op_minus_poly1305_h_l198_c16_8279_right)
  );
  uint320_add_1clk_b9cbb268 uint320_add_poly1305_h_l181_c13_117e (
    .\a.limbs ({ \a.limbs [319:192], bin_op_and_poly1305_h_l170_c9_7763_return_output, 128'h00000000000000000000000000000000 }),
    .\b.limbs ({ bin_op_inferred_mult_poly1305_h_l178_c26_9552_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 }),
    .clk(clk),
    .\return_output.limbs (a_mux_poly1305_h_l165_c5_0c21_iftrue)
  );
  assign a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iffalse = a_mux_poly1305_h_l165_c5_0c21_return_output[319:256];
  assign a_limbs_1_mux_poly1305_h_l185_c5_fb8d_cond = a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond;
  assign a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iffalse = a_mux_poly1305_h_l165_c5_0c21_return_output[255:192];
  assign a_limbs_2_mux_poly1305_h_l185_c5_fb8d_cond = a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond;
  assign a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iffalse = a_mux_poly1305_h_l165_c5_0c21_return_output[191:128];
  assign bin_op_and_poly1305_h_l164_c26_4ef0_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l164_c26_4ef0_return_output = bin_op_neq_poly1305_h_l165_c9_12ca_left;
  assign bin_op_and_poly1305_h_l164_c26_4ef0_right = 64'hfffffc0000000000;
  assign bin_op_and_poly1305_h_l170_c9_7763_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l170_c9_7763_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l185_c10_2634_left = a_mux_poly1305_h_l165_c5_0c21_return_output[191:128];
  assign bin_op_and_poly1305_h_l185_c10_2634_return_output = bin_op_eq_poly1305_h_l185_c10_08f7_left;
  assign bin_op_and_poly1305_h_l185_c10_2634_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l185_c10_c815_return_output = a_limbs_0_mux_poly1305_h_l185_c5_fb8d_cond;
  assign bin_op_and_poly1305_h_l185_c10_d006_return_output = bin_op_and_poly1305_h_l185_c10_c815_left;
  assign bin_op_and_poly1305_h_l199_c42_72de_return_output = bin_op_or_poly1305_h_l199_c19_6c2e_right;
  assign bin_op_and_poly1305_h_l203_c9_4415_return_output = a_limbs_2_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_and_poly1305_h_l203_c9_4415_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l185_c10_08f7_return_output = bin_op_and_poly1305_h_l185_c10_d006_left;
  assign bin_op_eq_poly1305_h_l185_c10_08f7_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l186_c9_83e7_left = a_mux_poly1305_h_l165_c5_0c21_return_output[255:192];
  assign bin_op_eq_poly1305_h_l186_c9_83e7_return_output = bin_op_and_poly1305_h_l185_c10_d006_right;
  assign bin_op_eq_poly1305_h_l186_c9_83e7_right = 64'hffffffffffffffff;
  assign bin_op_eq_poly1305_h_l199_c42_f95b_left = a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_eq_poly1305_h_l199_c42_f95b_return_output = bin_op_and_poly1305_h_l199_c42_72de_left;
  assign bin_op_eq_poly1305_h_l199_c42_f95b_right = a_mux_poly1305_h_l165_c5_0c21_return_output[255:192];
  assign bin_op_gt_poly1305_h_l195_c19_3bf5_left = a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_gt_poly1305_h_l195_c19_3bf5_return_output = mux_poly1305_h_l195_c19_e8eb_cond;
  assign bin_op_gt_poly1305_h_l195_c19_3bf5_right = a_mux_poly1305_h_l165_c5_0c21_return_output[319:256];
  assign bin_op_gt_poly1305_h_l199_c19_63d3_left = a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_gt_poly1305_h_l199_c19_63d3_return_output = bin_op_or_poly1305_h_l199_c19_6c2e_left;
  assign bin_op_gt_poly1305_h_l199_c19_63d3_right = a_mux_poly1305_h_l165_c5_0c21_return_output[255:192];
  assign bin_op_gte_poly1305_h_l187_c9_e5ff_left = a_mux_poly1305_h_l165_c5_0c21_return_output[319:256];
  assign bin_op_gte_poly1305_h_l187_c9_e5ff_return_output = bin_op_and_poly1305_h_l185_c10_c815_right;
  assign bin_op_gte_poly1305_h_l187_c9_e5ff_right = 64'hfffffffffffffffb;
  assign bin_op_inferred_mult_poly1305_h_l178_c26_9552_right = 3'h5;
  assign bin_op_minus_poly1305_h_l194_c16_105d_left = a_mux_poly1305_h_l165_c5_0c21_return_output[319:256];
  assign bin_op_minus_poly1305_h_l194_c16_105d_return_output = a_limbs_0_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_minus_poly1305_h_l194_c16_105d_right = 64'hfffffffffffffffb;
  assign bin_op_minus_poly1305_h_l198_c16_0235_left = a_mux_poly1305_h_l165_c5_0c21_return_output[255:192];
  assign bin_op_minus_poly1305_h_l198_c16_0235_return_output = bin_op_minus_poly1305_h_l198_c16_8279_left;
  assign bin_op_minus_poly1305_h_l198_c16_0235_right = 64'hffffffffffffffff;
  assign bin_op_minus_poly1305_h_l198_c16_8279_return_output = a_limbs_1_mux_poly1305_h_l185_c5_fb8d_iftrue;
  assign bin_op_minus_poly1305_h_l202_c9_6f18_left = a_mux_poly1305_h_l165_c5_0c21_return_output[191:128];
  assign bin_op_minus_poly1305_h_l202_c9_6f18_return_output = bin_op_and_poly1305_h_l203_c9_4415_left;
  assign bin_op_minus_poly1305_h_l202_c9_6f18_right = { 63'h0000000000000000, bin_op_or_poly1305_h_l199_c19_6c2e_return_output };
  assign bin_op_neq_poly1305_h_l165_c22_9052_left = \a.limbs [127:64];
  assign bin_op_neq_poly1305_h_l165_c22_9052_return_output = bin_op_or_poly1305_h_l165_c9_40e6_right;
  assign bin_op_neq_poly1305_h_l165_c22_9052_right = 1'h0;
  assign bin_op_neq_poly1305_h_l165_c36_4f93_left = \a.limbs [63:0];
  assign bin_op_neq_poly1305_h_l165_c36_4f93_return_output = bin_op_or_poly1305_h_l165_c9_4fae_right;
  assign bin_op_neq_poly1305_h_l165_c36_4f93_right = 1'h0;
  assign bin_op_neq_poly1305_h_l165_c9_12ca_return_output = bin_op_or_poly1305_h_l165_c9_40e6_left;
  assign bin_op_neq_poly1305_h_l165_c9_12ca_right = 1'h0;
  assign bin_op_neq_poly1305_h_l199_c64_de35_left = bin_op_minus_poly1305_h_l198_c16_8279_right;
  assign bin_op_neq_poly1305_h_l199_c64_de35_return_output = bin_op_and_poly1305_h_l199_c42_72de_right;
  assign bin_op_neq_poly1305_h_l199_c64_de35_right = 1'h0;
  assign bin_op_or_poly1305_h_l165_c9_40e6_return_output = bin_op_or_poly1305_h_l165_c9_4fae_left;
  assign bin_op_or_poly1305_h_l165_c9_4fae_return_output = comb_stage0_a_mux_poly1305_h_l165_c5_0c21_cond;
  assign comb_stage0_a_mux_poly1305_h_l165_c5_0c21_iffalse = \a.limbs ;
  assign const_sr_2_poly1305_h_l178_c26_2b40_return_output = bin_op_inferred_mult_poly1305_h_l178_c26_9552_left;
  assign const_sr_2_poly1305_h_l178_c26_2b40_x = bin_op_neq_poly1305_h_l165_c9_12ca_left;
  assign mux_poly1305_h_l195_c19_e8eb_iffalse = 64'h0000000000000000;
  assign mux_poly1305_h_l195_c19_e8eb_iftrue = 64'h0000000000000001;
  assign mux_poly1305_h_l195_c19_e8eb_return_output = bin_op_minus_poly1305_h_l198_c16_8279_right;
  assign reg_stage0_a_mux_poly1305_h_l165_c5_0c21_cond = a_mux_poly1305_h_l165_c5_0c21_cond;
  assign reg_stage0_a_mux_poly1305_h_l165_c5_0c21_iffalse = a_mux_poly1305_h_l165_c5_0c21_iffalse;
  assign \return_output.limbs  = { a_limbs_0_mux_poly1305_h_l185_c5_fb8d_return_output, a_limbs_1_mux_poly1305_h_l185_c5_fb8d_return_output, a_limbs_2_mux_poly1305_h_l185_c5_fb8d_return_output, a_mux_poly1305_h_l165_c5_0c21_return_output[127:0] };
  assign uint320_add_poly1305_h_l181_c13_117e_a = { \a.limbs [319:192], bin_op_and_poly1305_h_l170_c9_7763_return_output, 128'h00000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l181_c13_117e_b = { bin_op_inferred_mult_poly1305_h_l178_c26_9552_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l181_c13_117e_return_output = a_mux_poly1305_h_l165_c5_0c21_iftrue;
endmodule

module uint320_mul_3clk_a639d9e8(clk, \a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  input clk;
  wire clk;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_right;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue;
  wire for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right;
  reg [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_return_output;
  wire [63:0] for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  reg [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  reg [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  wire [63:0] reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left <= comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left <= for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left <= comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left <= for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left <= comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left <= for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left <= comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left <= for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left <= for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right <= for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left <= for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left <= for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right <= for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  always @(posedge clk)
    comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  always @(posedge clk)
    reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  always @(posedge clk)
    reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  always @(posedge clk)
    reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output[63:0];
  always @(posedge clk)
    reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 <= for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output[63:0];
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  always @(posedge clk)
    for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left <= comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left)
  );
  mux_uint1_t_uint1_t_uint1_t_1clk_56a3645a for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3 (
    .clk(clk),
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_1clk_7cb059a1 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_1clk_0a60eee4 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_1clk_0993d27d for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_1clk_e41a6d75 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_plus_uint64_t_uint64_t_1clk_ee8cd5fb for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .right(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right)
  );
  bin_op_lt_uint64_t_uint64_t_1clk_fc2280c6 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8 (
    .clk(clk),
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_right)
  );
  mux_uint1_t_uint64_t_uint64_t_1clk_2c242f12 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7 (
    .clk(clk),
    .cond(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3 (
    .cond(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb (
    .left(\a.limbs [63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077 (
    .left(for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output),
    .right(for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f (
    .left(for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0]),
    .return_output(for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_return_output),
    .right(64'h0000000000000000)
  );
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output[63:0];
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output[63:0];
  assign comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_0866_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output = comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output = comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_return_output = comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [127:64];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l132_c21_e0b7_return_output = comb_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l131_c19_f077_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_b723_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_b1e5_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_c426_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [127:64];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_f92f_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_aef8_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_95de_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_d1de_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_a2d9_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [191:128];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_d496_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_1b7b_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [127:64];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_return_output = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_return_output = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_cond;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l134_c22_50f8_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_962e_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dd88_right = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l132_c21_e0b7_return_output = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_left;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iffalse = 1'h0;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_iftrue = 1'h1;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_mux_poly1305_h_l134_c22_cce3_return_output = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_right;
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [127:64];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [255:192];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_f2e9_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_right = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4eb5_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_left = \a.limbs [63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_inferred_mult_poly1305_h_l127_c32_9dcb_right = \b.limbs [319:256];
  assign for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_right = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_c5e3_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_left = for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_return_output[63:0];
  assign for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_right = 64'h0000000000000000;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l134_c13_4aa6_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l133_c13_3d96_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l134_c13_cdac_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l133_c13_e676_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l134_c13_3113_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage0_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l133_c13_3b33_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l134_c13_6bf8_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left = for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_4_bin_op_plus_poly1305_h_l133_c13_5773_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303 = comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l134_c22_50f8_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_2_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_3_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_1_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_2_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_bin_op_lt_poly1305_h_l132_c21_3119_right;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage1_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = comb_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_1_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left = for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l131_c19_f077_left;
  assign \return_output.limbs  = { reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_0_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303, reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_1_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303, reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_2_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303, reg_stage2_for_poly1305_h_l120_c5_cf6d_iter_3_for_poly1305_h_l123_c9_4186_iter_0_low_poly1305_h_l133_c13_9303, for_poly1305_h_l120_c5_cf6d_iter_4_for_poly1305_h_l123_c9_4186_iter_0_bin_op_plus_poly1305_h_l133_c13_dc6f_return_output[63:0] };
endmodule

module uint32_mux16_0clk_4e6656cf(sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_f0df_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_46a0_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_bea1_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_29d6_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_798d_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_6b8e_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_2c67_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_1999_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_return_output;
  wire layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_dde5_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_7538_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_52f3_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_return_output;
  wire layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_return_output;
  wire layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_return_output;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node0_mux_bit_math_h_l18_c3_f0df (
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node1_mux_bit_math_h_l29_c3_46a0 (
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node2_mux_bit_math_h_l40_c3_bea1 (
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node3_mux_bit_math_h_l51_c3_29d6 (
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node4_mux_bit_math_h_l62_c3_798d (
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node5_mux_bit_math_h_l73_c3_6b8e (
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node6_mux_bit_math_h_l84_c3_2c67 (
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node7_mux_bit_math_h_l95_c3_1999 (
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_74fa (
    .cond(sel[1]),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_dde5 (
    .cond(sel[1]),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_7538 (
    .cond(sel[1]),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_52f3 (
    .cond(sel[1]),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_459f (
    .cond(sel[2]),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_eb9c (
    .cond(sel[2]),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_e1ca (
    .cond(sel[3]),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue),
    .return_output(return_output)
  );
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_return_output = layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_return_output = layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_return_output = layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_return_output = layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_return_output = layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_return_output = layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_return_output = layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_return_output = layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_74fa_cond = sel[1];
  assign layer1_node0_mux_bit_math_h_l112_c3_74fa_return_output = layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_dde5_cond = sel[1];
  assign layer1_node1_mux_bit_math_h_l123_c3_dde5_return_output = layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_7538_cond = sel[1];
  assign layer1_node2_mux_bit_math_h_l134_c3_7538_return_output = layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_52f3_cond = sel[1];
  assign layer1_node3_mux_bit_math_h_l145_c3_52f3_return_output = layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_459f_cond = sel[2];
  assign layer2_node0_mux_bit_math_h_l162_c3_459f_return_output = layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond = sel[2];
  assign layer2_node1_mux_bit_math_h_l173_c3_eb9c_return_output = layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond = sel[3];
  assign layer3_node0_mux_bit_math_h_l190_c3_e1ca_return_output = return_output;
endmodule

module uint32_mux16_1clk_3b941596(clk, sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input clk;
  wire clk;
  wire comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  wire comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_dde5_cond;
  wire comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_7538_cond;
  wire comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_52f3_cond;
  wire comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  wire comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond;
  wire comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond;
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_f0df_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_f0df_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_46a0_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_46a0_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_bea1_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_bea1_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_29d6_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_29d6_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_798d_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_798d_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_6b8e_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_6b8e_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_2c67_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_2c67_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_1999_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_1999_return_output;
  reg layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_74fa_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_dde5_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_dde5_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_7538_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_7538_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_52f3_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_52f3_return_output;
  reg layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_459f_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_eb9c_return_output;
  reg layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_e1ca_return_output;
  wire reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  wire reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_dde5_cond;
  wire reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_7538_cond;
  wire reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_52f3_cond;
  wire reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  wire reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond;
  wire reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  always @(posedge clk)
    layer1_node0_mux_bit_math_h_l112_c3_74fa_cond <= sel[1];
  always @(posedge clk)
    layer2_node0_mux_bit_math_h_l162_c3_459f_cond <= sel[2];
  always @(posedge clk)
    layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond <= sel[3];
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node0_mux_bit_math_h_l18_c3_f0df (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node1_mux_bit_math_h_l29_c3_46a0 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node2_mux_bit_math_h_l40_c3_bea1 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node3_mux_bit_math_h_l51_c3_29d6 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node4_mux_bit_math_h_l62_c3_798d (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node5_mux_bit_math_h_l73_c3_6b8e (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node6_mux_bit_math_h_l84_c3_2c67 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node7_mux_bit_math_h_l95_c3_1999 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_74fa (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_74fa_cond),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_dde5 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_74fa_cond),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_7538 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_74fa_cond),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_52f3 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_74fa_cond),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_459f (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_459f_cond),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_eb9c (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_459f_cond),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_e1ca (
    .cond(layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue),
    .return_output(return_output)
  );
  assign comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_74fa_cond = sel[1];
  assign comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_dde5_cond = sel[1];
  assign comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_7538_cond = sel[1];
  assign comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_52f3_cond = sel[1];
  assign comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_459f_cond = sel[2];
  assign comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond = sel[2];
  assign comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond = sel[3];
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_f0df_return_output = layer1_node0_mux_bit_math_h_l112_c3_74fa_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_46a0_return_output = layer1_node0_mux_bit_math_h_l112_c3_74fa_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_bea1_return_output = layer1_node1_mux_bit_math_h_l123_c3_dde5_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_29d6_return_output = layer1_node1_mux_bit_math_h_l123_c3_dde5_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_798d_return_output = layer1_node2_mux_bit_math_h_l134_c3_7538_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_6b8e_return_output = layer1_node2_mux_bit_math_h_l134_c3_7538_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_2c67_return_output = layer1_node3_mux_bit_math_h_l145_c3_52f3_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_1999_return_output = layer1_node3_mux_bit_math_h_l145_c3_52f3_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_74fa_return_output = layer2_node0_mux_bit_math_h_l162_c3_459f_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_dde5_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign layer1_node1_mux_bit_math_h_l123_c3_dde5_return_output = layer2_node0_mux_bit_math_h_l162_c3_459f_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_7538_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign layer1_node2_mux_bit_math_h_l134_c3_7538_return_output = layer2_node1_mux_bit_math_h_l173_c3_eb9c_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_52f3_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign layer1_node3_mux_bit_math_h_l145_c3_52f3_return_output = layer2_node1_mux_bit_math_h_l173_c3_eb9c_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_459f_return_output = layer3_node0_mux_bit_math_h_l190_c3_e1ca_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond = layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  assign layer2_node1_mux_bit_math_h_l173_c3_eb9c_return_output = layer3_node0_mux_bit_math_h_l190_c3_e1ca_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_e1ca_return_output = return_output;
  assign reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_74fa_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_dde5_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_7538_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_52f3_cond = layer1_node0_mux_bit_math_h_l112_c3_74fa_cond;
  assign reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_459f_cond = layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  assign reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_eb9c_cond = layer2_node0_mux_bit_math_h_l162_c3_459f_cond;
  assign reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond = layer3_node0_mux_bit_math_h_l190_c3_e1ca_cond;
endmodule

module uint32_t_to_bytes_0clk_a5a1cd4e(x, \return_output.data );
  output [31:0] \return_output.data ;
  wire [31:0] \return_output.data ;
  input [31:0] x;
  wire [31:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24] };
endmodule

module uint64_t_to_bytes_0clk_25f4cd11(x, \return_output.data );
  output [63:0] \return_output.data ;
  wire [63:0] \return_output.data ;
  input [63:0] x;
  wire [63:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24], x[39:32], x[47:40], x[55:48], x[63:56] };
endmodule

module unary_op_not_uint1_t_0clk_de264c78(expr, return_output);
  wire [2:0] \5860.read_pipe ;
  input expr;
  wire expr;
  output return_output;
  wire return_output;
  assign return_output = ~ expr;
  assign \5860.read_pipe  = { expr, 2'hx };
endmodule

module var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28(elem_val, \ref_toks_0.state , var_dim_0, \return_output.data );
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_right;
  input [31:0] elem_val;
  wire [31:0] elem_val;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  wire rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_cond;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_iffalse;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_iftrue;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_return_output;
  wire rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_cond;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_iffalse;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_iftrue;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_return_output;
  wire rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_cond;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_iffalse;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_iftrue;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_return_output;
  wire rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_cond;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_iffalse;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_iftrue;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_return_output;
  wire rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_cond;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_iffalse;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_iftrue;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_return_output;
  wire rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_cond;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_iffalse;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_iftrue;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_return_output;
  wire rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_cond;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_iffalse;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_iftrue;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_return_output;
  wire rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_cond;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_iffalse;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_iftrue;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_return_output;
  wire rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_cond;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_iffalse;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_iftrue;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_return_output;
  wire rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_cond;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_iffalse;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_iftrue;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_return_output;
  wire rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_cond;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_iffalse;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_iftrue;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_return_output;
  wire rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_cond;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_iffalse;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_iftrue;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_return_output;
  wire rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_cond;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_iffalse;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_iftrue;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_return_output;
  wire rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_cond;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_iffalse;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_iftrue;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_return_output;
  wire rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_cond;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_iffalse;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_iftrue;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_return_output;
  wire rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_cond;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_iffalse;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_iftrue;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_return_output;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06 (
    .left(var_dim_0),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_cond),
    .right(1'h1)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632 (
    .left(var_dim_0),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_cond),
    .right(3'h7)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2 (
    .left(var_dim_0),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_cond),
    .right(3'h4)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a (
    .left(var_dim_0),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_cond),
    .right(4'ha)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f (
    .left(var_dim_0),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_cond),
    .right(4'hd)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1 (
    .left(var_dim_0),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_cond),
    .right(2'h2)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31 (
    .left(var_dim_0),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_cond),
    .right(3'h5)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088 (
    .left(var_dim_0),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_cond),
    .right(4'h8)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0 (
    .left(var_dim_0),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_cond),
    .right(4'he)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a (
    .left(var_dim_0),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_cond),
    .right(4'hb)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b (
    .left(var_dim_0),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_cond),
    .right(1'h0)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d (
    .left(var_dim_0),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_cond),
    .right(2'h3)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570 (
    .left(var_dim_0),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_cond),
    .right(4'h9)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa (
    .left(var_dim_0),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_cond),
    .right(3'h6)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1 (
    .left(var_dim_0),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_cond),
    .right(4'hc)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19 (
    .left(var_dim_0),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_cond),
    .right(4'hf)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb (
    .cond(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_cond),
    .iffalse(\ref_toks_0.state [511:480]),
    .iftrue(elem_val),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5 (
    .cond(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_cond),
    .iffalse(\ref_toks_0.state [191:160]),
    .iftrue(elem_val),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210 (
    .cond(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_cond),
    .iffalse(\ref_toks_0.state [159:128]),
    .iftrue(elem_val),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6 (
    .cond(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_cond),
    .iffalse(\ref_toks_0.state [127:96]),
    .iftrue(elem_val),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15 (
    .cond(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_cond),
    .iffalse(\ref_toks_0.state [95:64]),
    .iftrue(elem_val),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d (
    .cond(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_cond),
    .iffalse(\ref_toks_0.state [63:32]),
    .iftrue(elem_val),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e (
    .cond(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_cond),
    .iffalse(\ref_toks_0.state [31:0]),
    .iftrue(elem_val),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da (
    .cond(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_cond),
    .iffalse(\ref_toks_0.state [479:448]),
    .iftrue(elem_val),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f (
    .cond(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_cond),
    .iffalse(\ref_toks_0.state [447:416]),
    .iftrue(elem_val),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e (
    .cond(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_cond),
    .iffalse(\ref_toks_0.state [415:384]),
    .iftrue(elem_val),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab (
    .cond(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_cond),
    .iffalse(\ref_toks_0.state [383:352]),
    .iftrue(elem_val),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328 (
    .cond(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_cond),
    .iffalse(\ref_toks_0.state [351:320]),
    .iftrue(elem_val),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915 (
    .cond(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_cond),
    .iffalse(\ref_toks_0.state [319:288]),
    .iftrue(elem_val),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536 (
    .cond(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_cond),
    .iffalse(\ref_toks_0.state [287:256]),
    .iftrue(elem_val),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e (
    .cond(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_cond),
    .iffalse(\ref_toks_0.state [255:224]),
    .iftrue(elem_val),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122 (
    .cond(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_cond),
    .iffalse(\ref_toks_0.state [223:192]),
    .iftrue(elem_val),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_return_output)
  );
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_return_output = rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_0d06_right = 1'h1;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_return_output = rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_c632_right = 3'h7;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_return_output = rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_20f2_right = 3'h4;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_return_output = rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_881a_right = 4'ha;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_return_output = rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_cb8f_right = 4'hd;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_return_output = rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_8fa1_right = 2'h2;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_return_output = rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_1d31_right = 3'h5;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_return_output = rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_3088_right = 4'h8;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_return_output = rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_4ef0_right = 4'he;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_return_output = rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_d65a_right = 4'hb;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_return_output = rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_3c0b_right = 1'h0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_return_output = rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_6e7d_right = 2'h3;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_return_output = rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_b570_right = 4'h9;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_return_output = rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_fffa_right = 3'h6;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_return_output = rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_bfd1_right = 4'hc;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_return_output = rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_6b19_right = 4'hf;
  assign \return_output.data  = { rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_return_output, rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_return_output, rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_return_output, rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_return_output, rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_return_output, rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_return_output, rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_return_output, rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_return_output, rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_return_output, rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_return_output, rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_return_output, rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_return_output, rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_return_output, rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_return_output, rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_return_output, rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_return_output };
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_iffalse = \ref_toks_0.state [511:480];
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_afeb_iftrue = elem_val;
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_iffalse = \ref_toks_0.state [191:160];
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_b4d5_iftrue = elem_val;
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_iffalse = \ref_toks_0.state [159:128];
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_9210_iftrue = elem_val;
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_iffalse = \ref_toks_0.state [127:96];
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_f1e6_iftrue = elem_val;
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_iffalse = \ref_toks_0.state [95:64];
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_0f15_iftrue = elem_val;
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_iffalse = \ref_toks_0.state [63:32];
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_340d_iftrue = elem_val;
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_iffalse = \ref_toks_0.state [31:0];
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_a41e_iftrue = elem_val;
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_iffalse = \ref_toks_0.state [479:448];
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_a8da_iftrue = elem_val;
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_iffalse = \ref_toks_0.state [447:416];
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_327f_iftrue = elem_val;
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_iffalse = \ref_toks_0.state [415:384];
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_341e_iftrue = elem_val;
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_iffalse = \ref_toks_0.state [383:352];
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_31ab_iftrue = elem_val;
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_iffalse = \ref_toks_0.state [351:320];
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_8328_iftrue = elem_val;
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_iffalse = \ref_toks_0.state [319:288];
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_4915_iftrue = elem_val;
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_iffalse = \ref_toks_0.state [287:256];
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6536_iftrue = elem_val;
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_iffalse = \ref_toks_0.state [255:224];
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_3e7e_iftrue = elem_val;
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_iffalse = \ref_toks_0.state [223:192];
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_d122_iftrue = elem_val;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8(\ref_toks_0.state , var_dim_0, return_output);
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_0clk_4e6656cf uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809 (
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_sel = var_dim_0;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01(clk, \ref_toks_0.state , var_dim_0, return_output);
  input clk;
  wire clk;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_1clk_3b941596 uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809 (
    .clk(clk),
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_3809_sel = var_dim_0;
endmodule

module verify_fifo_rd_stream_out_0clk_6f2c5aad(clock_enable, \global_to_module.verify_fifo_fifo_read_1_return_output , \global_to_module.verify_fifo_out_ready , \module_to_global.verify_fifo_fifo_read_1_clock_enable , \module_to_global.verify_fifo_fifo_read_1_read_enable , \module_to_global.verify_fifo_out );
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.verify_fifo_fifo_read_1_return_output ;
  wire [145:0] \global_to_module.verify_fifo_fifo_read_1_return_output ;
  input \global_to_module.verify_fifo_out_ready ;
  wire \global_to_module.verify_fifo_out_ready ;
  output \module_to_global.verify_fifo_fifo_read_1_clock_enable ;
  wire \module_to_global.verify_fifo_fifo_read_1_clock_enable ;
  output \module_to_global.verify_fifo_fifo_read_1_read_enable ;
  wire \module_to_global.verify_fifo_fifo_read_1_read_enable ;
  output [145:0] \module_to_global.verify_fifo_out ;
  wire [145:0] \module_to_global.verify_fifo_out ;
  assign \module_to_global.verify_fifo_out  = clock_enable ? \global_to_module.verify_fifo_fifo_read_1_return_output  : 146'h0000000000000000000000000000000000000;
  assign clk_en_internal = clock_enable;
  assign \module_to_global.verify_fifo_fifo_read_1_clock_enable  = clock_enable;
  assign \module_to_global.verify_fifo_fifo_read_1_read_enable  = \global_to_module.verify_fifo_out_ready ;
endmodule

module verify_fifo_wr_stream_in_0clk_a5a1cd4e(clock_enable, \global_to_module.verify_fifo_fifo_write_1_return_output , \global_to_module.verify_fifo_in , \module_to_global.verify_fifo_fifo_write_1_clock_enable , \module_to_global.verify_fifo_fifo_write_1_write_data , \module_to_global.verify_fifo_fifo_write_1_write_enable , \module_to_global.verify_fifo_in_ready );
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.verify_fifo_fifo_write_1_return_output ;
  wire \global_to_module.verify_fifo_fifo_write_1_return_output ;
  input [145:0] \global_to_module.verify_fifo_in ;
  wire [145:0] \global_to_module.verify_fifo_in ;
  output \module_to_global.verify_fifo_fifo_write_1_clock_enable ;
  wire \module_to_global.verify_fifo_fifo_write_1_clock_enable ;
  output [144:0] \module_to_global.verify_fifo_fifo_write_1_write_data ;
  wire [144:0] \module_to_global.verify_fifo_fifo_write_1_write_data ;
  output \module_to_global.verify_fifo_fifo_write_1_write_enable ;
  wire \module_to_global.verify_fifo_fifo_write_1_write_enable ;
  output \module_to_global.verify_fifo_in_ready ;
  wire \module_to_global.verify_fifo_in_ready ;
  assign \module_to_global.verify_fifo_in_ready  = clock_enable ? \global_to_module.verify_fifo_fifo_write_1_return_output  : 1'h0;
  assign clk_en_internal = clock_enable;
  assign \module_to_global.verify_fifo_fifo_write_1_clock_enable  = clock_enable;
  assign \module_to_global.verify_fifo_fifo_write_1_write_data  = \global_to_module.verify_fifo_in [144:0];
  assign \module_to_global.verify_fifo_fifo_write_1_write_enable  = \global_to_module.verify_fifo_in [145];
endmodule

module wait_to_verify_0clk_9d359dd9(clk, clock_enable, \global_to_module.wait_to_verify_axis_in , \global_to_module.verify_fifo_in_ready , \global_to_module.verify_fifo_out , \global_to_module.wait_to_verify_verify_bit , \global_to_module.wait_to_verify_axis_out_ready , \module_to_global.verify_fifo_in , \module_to_global.wait_to_verify_axis_in_ready , \module_to_global.wait_to_verify_axis_out , \module_to_global.wait_to_verify_verify_bit_ready , \module_to_global.verify_fifo_out_ready , \module_to_global.wait_to_verify_is_verified_out );
  wire _0_;
  wire _1_;
  wire bin_op_and_wait_to_verify_c_l88_c8_1995_left;
  wire bin_op_and_wait_to_verify_c_l88_c8_1995_return_output;
  wire bin_op_and_wait_to_verify_c_l88_c8_1995_right;
  reg bin_op_eq_wait_to_verify_c_l54_c6_647b_left = 1'h0;
  wire bin_op_eq_wait_to_verify_c_l54_c6_647b_return_output;
  wire bin_op_eq_wait_to_verify_c_l54_c6_647b_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.verify_fifo_in_ready ;
  wire \global_to_module.verify_fifo_in_ready ;
  input [145:0] \global_to_module.verify_fifo_out ;
  wire [145:0] \global_to_module.verify_fifo_out ;
  input [145:0] \global_to_module.wait_to_verify_axis_in ;
  wire [145:0] \global_to_module.wait_to_verify_axis_in ;
  input \global_to_module.wait_to_verify_axis_out_ready ;
  wire \global_to_module.wait_to_verify_axis_out_ready ;
  input [1:0] \global_to_module.wait_to_verify_verify_bit ;
  wire [1:0] \global_to_module.wait_to_verify_verify_bit ;
  output [145:0] \module_to_global.verify_fifo_in ;
  wire [145:0] \module_to_global.verify_fifo_in ;
  output \module_to_global.verify_fifo_out_ready ;
  wire \module_to_global.verify_fifo_out_ready ;
  output \module_to_global.wait_to_verify_axis_in_ready ;
  wire \module_to_global.wait_to_verify_axis_in_ready ;
  output [145:0] \module_to_global.wait_to_verify_axis_out ;
  wire [145:0] \module_to_global.wait_to_verify_axis_out ;
  output \module_to_global.wait_to_verify_is_verified_out ;
  wire \module_to_global.wait_to_verify_is_verified_out ;
  output \module_to_global.wait_to_verify_verify_bit_ready ;
  wire \module_to_global.wait_to_verify_verify_bit_ready ;
  wire reg_comb_state;
  wire reg_comb_tags_match_reg;
  wire state;
  wire state_mux_wait_to_verify_c_l54_c3_605b_cond;
  wire state_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  wire state_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire state_mux_wait_to_verify_c_l54_c3_605b_return_output;
  wire state_mux_wait_to_verify_c_l66_c5_e042_cond;
  wire state_mux_wait_to_verify_c_l66_c5_e042_iffalse;
  wire state_mux_wait_to_verify_c_l66_c5_e042_iftrue;
  wire state_mux_wait_to_verify_c_l66_c5_e042_return_output;
  wire state_mux_wait_to_verify_c_l88_c5_4276_cond;
  wire state_mux_wait_to_verify_c_l88_c5_4276_iffalse;
  wire state_mux_wait_to_verify_c_l88_c5_4276_iftrue;
  wire state_mux_wait_to_verify_c_l88_c5_4276_return_output;
  wire state_mux_wait_to_verify_c_l91_c7_11a9_cond;
  wire state_mux_wait_to_verify_c_l91_c7_11a9_iffalse;
  wire state_mux_wait_to_verify_c_l91_c7_11a9_iftrue;
  wire state_mux_wait_to_verify_c_l91_c7_11a9_return_output;
  wire tags_match_reg;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_cond;
  reg tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse = 1'h0;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_return_output;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_cond;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_iffalse;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_iftrue;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_return_output;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_cond;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_return_output;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_cond;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_return_output;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_cond;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_return_output;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_cond;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_wait_to_verify_c_l54_c6_647b_left <= _0_;
  always @(posedge clk)
    if (clock_enable) tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse <= _1_;
  assign \module_to_global.verify_fifo_in  = clock_enable ? \global_to_module.wait_to_verify_axis_in  : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.wait_to_verify_axis_in_ready  = clock_enable ? \global_to_module.verify_fifo_in_ready  : 1'h0;
  assign \module_to_global.wait_to_verify_axis_out  = clock_enable ? { wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_return_output, \global_to_module.verify_fifo_out [144:0] } : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.wait_to_verify_verify_bit_ready  = clock_enable ? wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_return_output : 1'h0;
  assign \module_to_global.verify_fifo_out_ready  = clock_enable ? verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_return_output : 1'h0;
  assign \module_to_global.wait_to_verify_is_verified_out  = clock_enable ? wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_return_output : 1'h0;
  assign _0_ = clock_enable ? reg_comb_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_tags_match_reg : 1'hx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_wait_to_verify_c_l88_c8_1995 (
    .left(\global_to_module.verify_fifo_out [145]),
    .return_output(state_mux_wait_to_verify_c_l88_c5_4276_cond),
    .right(\global_to_module.wait_to_verify_axis_out_ready )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_wait_to_verify_c_l54_c6_647b (
    .left(bin_op_eq_wait_to_verify_c_l54_c6_647b_left),
    .return_output(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .right(1'h0)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(state_mux_wait_to_verify_c_l54_c3_605b_iffalse),
    .iftrue(state_mux_wait_to_verify_c_l54_c3_605b_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l66_c5_e042 (
    .cond(\global_to_module.wait_to_verify_verify_bit [1]),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_647b_left),
    .iftrue(1'h1),
    .return_output(state_mux_wait_to_verify_c_l54_c3_605b_iftrue)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l88_c5_4276 (
    .cond(state_mux_wait_to_verify_c_l88_c5_4276_cond),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_647b_left),
    .iftrue(state_mux_wait_to_verify_c_l88_c5_4276_iftrue),
    .return_output(state_mux_wait_to_verify_c_l54_c3_605b_iffalse)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l91_c7_11a9 (
    .cond(\global_to_module.verify_fifo_out [144]),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_647b_left),
    .iftrue(1'h0),
    .return_output(state_mux_wait_to_verify_c_l88_c5_4276_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse),
    .iftrue(tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iftrue),
    .return_output(reg_comb_tags_match_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_wait_to_verify_c_l66_c5_e042 (
    .cond(\global_to_module.wait_to_verify_verify_bit [1]),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse),
    .iftrue(\global_to_module.wait_to_verify_verify_bit [0]),
    .return_output(tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(\global_to_module.wait_to_verify_axis_out_ready ),
    .iftrue(1'h0),
    .return_output(verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(\global_to_module.verify_fifo_out [145]),
    .iftrue(1'h0),
    .return_output(wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse),
    .iftrue(1'h0),
    .return_output(wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b (
    .cond(state_mux_wait_to_verify_c_l54_c3_605b_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_return_output)
  );
  assign bin_op_and_wait_to_verify_c_l88_c8_1995_left = \global_to_module.verify_fifo_out [145];
  assign bin_op_and_wait_to_verify_c_l88_c8_1995_return_output = state_mux_wait_to_verify_c_l88_c5_4276_cond;
  assign bin_op_and_wait_to_verify_c_l88_c8_1995_right = \global_to_module.wait_to_verify_axis_out_ready ;
  assign bin_op_eq_wait_to_verify_c_l54_c6_647b_return_output = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign bin_op_eq_wait_to_verify_c_l54_c6_647b_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign state = bin_op_eq_wait_to_verify_c_l54_c6_647b_left;
  assign state_mux_wait_to_verify_c_l54_c3_605b_return_output = reg_comb_state;
  assign state_mux_wait_to_verify_c_l66_c5_e042_cond = \global_to_module.wait_to_verify_verify_bit [1];
  assign state_mux_wait_to_verify_c_l66_c5_e042_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_647b_left;
  assign state_mux_wait_to_verify_c_l66_c5_e042_iftrue = 1'h1;
  assign state_mux_wait_to_verify_c_l66_c5_e042_return_output = state_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  assign state_mux_wait_to_verify_c_l88_c5_4276_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_647b_left;
  assign state_mux_wait_to_verify_c_l88_c5_4276_return_output = state_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  assign state_mux_wait_to_verify_c_l91_c7_11a9_cond = \global_to_module.verify_fifo_out [144];
  assign state_mux_wait_to_verify_c_l91_c7_11a9_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_647b_left;
  assign state_mux_wait_to_verify_c_l91_c7_11a9_iftrue = 1'h0;
  assign state_mux_wait_to_verify_c_l91_c7_11a9_return_output = state_mux_wait_to_verify_c_l88_c5_4276_iftrue;
  assign tags_match_reg = tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  assign tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_cond = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_return_output = reg_comb_tags_match_reg;
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_cond = \global_to_module.wait_to_verify_verify_bit [1];
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_iffalse = tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_iftrue = \global_to_module.wait_to_verify_verify_bit [0];
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_e042_return_output = tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iftrue;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_cond = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_iffalse = \global_to_module.wait_to_verify_axis_out_ready ;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_605b_iftrue = 1'h0;
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_cond = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_iffalse = \global_to_module.verify_fifo_out [145];
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_605b_iftrue = 1'h0;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_cond = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_iffalse = tags_match_reg_mux_wait_to_verify_c_l54_c3_605b_iffalse;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_605b_iftrue = 1'h0;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_cond = state_mux_wait_to_verify_c_l54_c3_605b_cond;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_iffalse = 1'h0;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_605b_iftrue = 1'h1;
endmodule
