<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>dct</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56</InstName>
<ModuleName>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>56</ID>
</Instance>
<Instance>
<InstName>grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64</InstName>
<ModuleName>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>64</ID>
</Instance>
<Instance>
<InstName>grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72</InstName>
<ModuleName>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>72</ID>
</Instance>
<Instance>
<InstName>grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78</InstName>
<ModuleName>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>78</ID>
</Instance>
<Instance>
<InstName>grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86</InstName>
<ModuleName>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>86</ID>
</Instance>
<Instance>
<InstName>grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92</InstName>
<ModuleName>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>92</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Name>
<Loops>
<RD_Loop_Row_RD_Loop_Col></RD_Loop_Row_RD_Loop_Col>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>68</Best-caseLatency>
<Average-caseLatency>68</Average-caseLatency>
<Worst-caseLatency>68</Worst-caseLatency>
<Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<RD_Loop_Row_RD_Loop_Col>
<Name>RD_Loop_Row_RD_Loop_Col</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>66</Latency>
<AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</RD_Loop_Row_RD_Loop_Col>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:122</SourceLocation>
<SummaryOfLoopViolations>
<RD_Loop_Row_RD_Loop_Col>
<Name>RD_Loop_Row_RD_Loop_Col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:92~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:122</SourceLocation>
</RD_Loop_Row_RD_Loop_Col>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>34</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>146</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_address0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_ce0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_we0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_d0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<Loops>
<Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop></Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.286</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>520</Best-caseLatency>
<Average-caseLatency>520</Average-caseLatency>
<Worst-caseLatency>520</Worst-caseLatency>
<Best-caseRealTimeLatency>5.200 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.200 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.200 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>513</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
<Name>Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>512</TripCount>
<Latency>518</Latency>
<AbsoluteTimeLatency>5.180 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
<SummaryOfLoopViolations>
<Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
<Name>Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
</Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>1</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>314</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>457</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_address0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_ce0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_we0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_d0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_address0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_ce0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_in_q0</name>
<Object>buf_2d_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_address0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_ce0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_q0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Name>
<Loops>
<Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop></Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>68</Best-caseLatency>
<Average-caseLatency>68</Average-caseLatency>
<Worst-caseLatency>68</Worst-caseLatency>
<Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop>
<Name>Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>66</Latency>
<AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
<SummaryOfLoopViolations>
<Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop>
<Name>Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:64~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
</Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>40</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>160</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_address0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_ce0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>row_outbuf_q0</name>
<Object>row_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_address0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_ce0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_we0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_d0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<Loops>
<Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop></Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.286</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>520</Best-caseLatency>
<Average-caseLatency>520</Average-caseLatency>
<Worst-caseLatency>520</Worst-caseLatency>
<Best-caseRealTimeLatency>5.200 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.200 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.200 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>513</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
<Name>Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>512</TripCount>
<Latency>518</Latency>
<AbsoluteTimeLatency>5.180 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
<SummaryOfLoopViolations>
<Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
<Name>Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
</Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>1</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>314</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>457</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_address0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_ce0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_we0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_d0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_address0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_ce0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_inbuf_q0</name>
<Object>col_inbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_address0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_ce0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>dct_coeff_table_q0</name>
<Object>dct_coeff_table</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Name>
<Loops>
<Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop></Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>68</Best-caseLatency>
<Average-caseLatency>68</Average-caseLatency>
<Worst-caseLatency>68</Worst-caseLatency>
<Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop>
<Name>Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>66</Latency>
<AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
<SummaryOfLoopViolations>
<Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop>
<Name>Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124</SourceLocation>
</Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>40</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>160</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_address0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_ce0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>col_outbuf_q0</name>
<Object>col_outbuf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_address0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_ce0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_we0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_d0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Name>
<Loops>
<WR_Loop_Row_WR_Loop_Col></WR_Loop_Row_WR_Loop_Col>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>68</Best-caseLatency>
<Average-caseLatency>68</Average-caseLatency>
<Worst-caseLatency>68</Worst-caseLatency>
<Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65</PipelineInitiationInterval>
<PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<WR_Loop_Row_WR_Loop_Col>
<Name>WR_Loop_Row_WR_Loop_Col</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>66</Latency>
<AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</WR_Loop_Row_WR_Loop_Col>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:127</SourceLocation>
<SummaryOfLoopViolations>
<WR_Loop_Row_WR_Loop_Col>
<Name>WR_Loop_Row_WR_Loop_Col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:106~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:127</SourceLocation>
</WR_Loop_Row_WR_Loop_Col>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>34</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>146</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_address0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_ce0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>buf_2d_out_q0</name>
<Object>buf_2d_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>dct</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.286</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1323</Best-caseLatency>
<Average-caseLatency>1323</Average-caseLatency>
<Worst-caseLatency>1323</Worst-caseLatency>
<Best-caseRealTimeLatency>13.230 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.230 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.230 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1324</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115</SourceLocation>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>1</UTIL_BRAM>
<DSP>2</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>809</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1819</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>3</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
