// Seed: 1892141815
module module_0 (
    input tri0 id_0
);
  wire id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd19
) (
    input  tri1 id_0,
    output tri  id_1
);
  supply1 [-1 : 1] id_3, id_4, id_5;
  assign id_3 = 1;
  wire id_6;
  always_latch $unsigned(1);
  ;
  logic [7:0] id_7, id_8, id_9, id_10;
  assign id_4 = id_10;
  wire id_11, id_12;
  assign id_7 = id_3;
  localparam id_13 = 1;
  logic [7:0] id_14, id_15, _id_16;
  assign id_7 = id_3;
  module_0 modCall_1 (id_0);
  assign id_14[id_16] = -1 + 1'b0;
  assign id_7[-1] = (id_10);
endmodule
