
LCD_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3e4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800d688  0800d688  0000e688  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da54  0800da54  0000f1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800da54  0800da54  0000ea54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da5c  0800da5c  0000f1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da5c  0800da5c  0000ea5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da60  0800da60  0000ea60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  24000000  0800da64  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000038c  240001f0  0800dc54  0000f1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400057c  0800dc54  0000f57c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000f1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8c3  00000000  00000000  0000f21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032f3  00000000  00000000  0002aae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f0  00000000  00000000  0002ddd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001133  00000000  00000000  0002f3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c791  00000000  00000000  000304fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e51f  00000000  00000000  0006cc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018b650  00000000  00000000  0008b1ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002167fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d44  00000000  00000000  00216840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0021d584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f0 	.word	0x240001f0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d66c 	.word	0x0800d66c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f4 	.word	0x240001f4
 80002dc:	0800d66c 	.word	0x0800d66c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_ldivmod>:
 8000390:	b97b      	cbnz	r3, 80003b2 <__aeabi_ldivmod+0x22>
 8000392:	b972      	cbnz	r2, 80003b2 <__aeabi_ldivmod+0x22>
 8000394:	2900      	cmp	r1, #0
 8000396:	bfbe      	ittt	lt
 8000398:	2000      	movlt	r0, #0
 800039a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800039e:	e006      	blt.n	80003ae <__aeabi_ldivmod+0x1e>
 80003a0:	bf08      	it	eq
 80003a2:	2800      	cmpeq	r0, #0
 80003a4:	bf1c      	itt	ne
 80003a6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80003aa:	f04f 30ff 	movne.w	r0, #4294967295
 80003ae:	f000 b9d3 	b.w	8000758 <__aeabi_idiv0>
 80003b2:	f1ad 0c08 	sub.w	ip, sp, #8
 80003b6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003ba:	2900      	cmp	r1, #0
 80003bc:	db09      	blt.n	80003d2 <__aeabi_ldivmod+0x42>
 80003be:	2b00      	cmp	r3, #0
 80003c0:	db1a      	blt.n	80003f8 <__aeabi_ldivmod+0x68>
 80003c2:	f000 f84d 	bl	8000460 <__udivmoddi4>
 80003c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ce:	b004      	add	sp, #16
 80003d0:	4770      	bx	lr
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db1b      	blt.n	8000414 <__aeabi_ldivmod+0x84>
 80003dc:	f000 f840 	bl	8000460 <__udivmoddi4>
 80003e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003e8:	b004      	add	sp, #16
 80003ea:	4240      	negs	r0, r0
 80003ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f0:	4252      	negs	r2, r2
 80003f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f6:	4770      	bx	lr
 80003f8:	4252      	negs	r2, r2
 80003fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003fe:	f000 f82f 	bl	8000460 <__udivmoddi4>
 8000402:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000406:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040a:	b004      	add	sp, #16
 800040c:	4240      	negs	r0, r0
 800040e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000412:	4770      	bx	lr
 8000414:	4252      	negs	r2, r2
 8000416:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800041a:	f000 f821 	bl	8000460 <__udivmoddi4>
 800041e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000422:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000426:	b004      	add	sp, #16
 8000428:	4252      	negs	r2, r2
 800042a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800042e:	4770      	bx	lr

08000430 <__aeabi_uldivmod>:
 8000430:	b953      	cbnz	r3, 8000448 <__aeabi_uldivmod+0x18>
 8000432:	b94a      	cbnz	r2, 8000448 <__aeabi_uldivmod+0x18>
 8000434:	2900      	cmp	r1, #0
 8000436:	bf08      	it	eq
 8000438:	2800      	cmpeq	r0, #0
 800043a:	bf1c      	itt	ne
 800043c:	f04f 31ff 	movne.w	r1, #4294967295
 8000440:	f04f 30ff 	movne.w	r0, #4294967295
 8000444:	f000 b988 	b.w	8000758 <__aeabi_idiv0>
 8000448:	f1ad 0c08 	sub.w	ip, sp, #8
 800044c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000450:	f000 f806 	bl	8000460 <__udivmoddi4>
 8000454:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000458:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800045c:	b004      	add	sp, #16
 800045e:	4770      	bx	lr

08000460 <__udivmoddi4>:
 8000460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000464:	9d08      	ldr	r5, [sp, #32]
 8000466:	468e      	mov	lr, r1
 8000468:	4604      	mov	r4, r0
 800046a:	4688      	mov	r8, r1
 800046c:	2b00      	cmp	r3, #0
 800046e:	d14a      	bne.n	8000506 <__udivmoddi4+0xa6>
 8000470:	428a      	cmp	r2, r1
 8000472:	4617      	mov	r7, r2
 8000474:	d962      	bls.n	800053c <__udivmoddi4+0xdc>
 8000476:	fab2 f682 	clz	r6, r2
 800047a:	b14e      	cbz	r6, 8000490 <__udivmoddi4+0x30>
 800047c:	f1c6 0320 	rsb	r3, r6, #32
 8000480:	fa01 f806 	lsl.w	r8, r1, r6
 8000484:	fa20 f303 	lsr.w	r3, r0, r3
 8000488:	40b7      	lsls	r7, r6
 800048a:	ea43 0808 	orr.w	r8, r3, r8
 800048e:	40b4      	lsls	r4, r6
 8000490:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000494:	fa1f fc87 	uxth.w	ip, r7
 8000498:	fbb8 f1fe 	udiv	r1, r8, lr
 800049c:	0c23      	lsrs	r3, r4, #16
 800049e:	fb0e 8811 	mls	r8, lr, r1, r8
 80004a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004a6:	fb01 f20c 	mul.w	r2, r1, ip
 80004aa:	429a      	cmp	r2, r3
 80004ac:	d909      	bls.n	80004c2 <__udivmoddi4+0x62>
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b4:	f080 80ea 	bcs.w	800068c <__udivmoddi4+0x22c>
 80004b8:	429a      	cmp	r2, r3
 80004ba:	f240 80e7 	bls.w	800068c <__udivmoddi4+0x22c>
 80004be:	3902      	subs	r1, #2
 80004c0:	443b      	add	r3, r7
 80004c2:	1a9a      	subs	r2, r3, r2
 80004c4:	b2a3      	uxth	r3, r4
 80004c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80004ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80004d6:	459c      	cmp	ip, r3
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x8e>
 80004da:	18fb      	adds	r3, r7, r3
 80004dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80004e0:	f080 80d6 	bcs.w	8000690 <__udivmoddi4+0x230>
 80004e4:	459c      	cmp	ip, r3
 80004e6:	f240 80d3 	bls.w	8000690 <__udivmoddi4+0x230>
 80004ea:	443b      	add	r3, r7
 80004ec:	3802      	subs	r0, #2
 80004ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004f2:	eba3 030c 	sub.w	r3, r3, ip
 80004f6:	2100      	movs	r1, #0
 80004f8:	b11d      	cbz	r5, 8000502 <__udivmoddi4+0xa2>
 80004fa:	40f3      	lsrs	r3, r6
 80004fc:	2200      	movs	r2, #0
 80004fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000506:	428b      	cmp	r3, r1
 8000508:	d905      	bls.n	8000516 <__udivmoddi4+0xb6>
 800050a:	b10d      	cbz	r5, 8000510 <__udivmoddi4+0xb0>
 800050c:	e9c5 0100 	strd	r0, r1, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	4608      	mov	r0, r1
 8000514:	e7f5      	b.n	8000502 <__udivmoddi4+0xa2>
 8000516:	fab3 f183 	clz	r1, r3
 800051a:	2900      	cmp	r1, #0
 800051c:	d146      	bne.n	80005ac <__udivmoddi4+0x14c>
 800051e:	4573      	cmp	r3, lr
 8000520:	d302      	bcc.n	8000528 <__udivmoddi4+0xc8>
 8000522:	4282      	cmp	r2, r0
 8000524:	f200 8105 	bhi.w	8000732 <__udivmoddi4+0x2d2>
 8000528:	1a84      	subs	r4, r0, r2
 800052a:	eb6e 0203 	sbc.w	r2, lr, r3
 800052e:	2001      	movs	r0, #1
 8000530:	4690      	mov	r8, r2
 8000532:	2d00      	cmp	r5, #0
 8000534:	d0e5      	beq.n	8000502 <__udivmoddi4+0xa2>
 8000536:	e9c5 4800 	strd	r4, r8, [r5]
 800053a:	e7e2      	b.n	8000502 <__udivmoddi4+0xa2>
 800053c:	2a00      	cmp	r2, #0
 800053e:	f000 8090 	beq.w	8000662 <__udivmoddi4+0x202>
 8000542:	fab2 f682 	clz	r6, r2
 8000546:	2e00      	cmp	r6, #0
 8000548:	f040 80a4 	bne.w	8000694 <__udivmoddi4+0x234>
 800054c:	1a8a      	subs	r2, r1, r2
 800054e:	0c03      	lsrs	r3, r0, #16
 8000550:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000554:	b280      	uxth	r0, r0
 8000556:	b2bc      	uxth	r4, r7
 8000558:	2101      	movs	r1, #1
 800055a:	fbb2 fcfe 	udiv	ip, r2, lr
 800055e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000566:	fb04 f20c 	mul.w	r2, r4, ip
 800056a:	429a      	cmp	r2, r3
 800056c:	d907      	bls.n	800057e <__udivmoddi4+0x11e>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000574:	d202      	bcs.n	800057c <__udivmoddi4+0x11c>
 8000576:	429a      	cmp	r2, r3
 8000578:	f200 80e0 	bhi.w	800073c <__udivmoddi4+0x2dc>
 800057c:	46c4      	mov	ip, r8
 800057e:	1a9b      	subs	r3, r3, r2
 8000580:	fbb3 f2fe 	udiv	r2, r3, lr
 8000584:	fb0e 3312 	mls	r3, lr, r2, r3
 8000588:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800058c:	fb02 f404 	mul.w	r4, r2, r4
 8000590:	429c      	cmp	r4, r3
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x144>
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	f102 30ff 	add.w	r0, r2, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x142>
 800059c:	429c      	cmp	r4, r3
 800059e:	f200 80ca 	bhi.w	8000736 <__udivmoddi4+0x2d6>
 80005a2:	4602      	mov	r2, r0
 80005a4:	1b1b      	subs	r3, r3, r4
 80005a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005aa:	e7a5      	b.n	80004f8 <__udivmoddi4+0x98>
 80005ac:	f1c1 0620 	rsb	r6, r1, #32
 80005b0:	408b      	lsls	r3, r1
 80005b2:	fa22 f706 	lsr.w	r7, r2, r6
 80005b6:	431f      	orrs	r7, r3
 80005b8:	fa0e f401 	lsl.w	r4, lr, r1
 80005bc:	fa20 f306 	lsr.w	r3, r0, r6
 80005c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80005c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80005c8:	4323      	orrs	r3, r4
 80005ca:	fa00 f801 	lsl.w	r8, r0, r1
 80005ce:	fa1f fc87 	uxth.w	ip, r7
 80005d2:	fbbe f0f9 	udiv	r0, lr, r9
 80005d6:	0c1c      	lsrs	r4, r3, #16
 80005d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80005dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80005e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80005e4:	45a6      	cmp	lr, r4
 80005e6:	fa02 f201 	lsl.w	r2, r2, r1
 80005ea:	d909      	bls.n	8000600 <__udivmoddi4+0x1a0>
 80005ec:	193c      	adds	r4, r7, r4
 80005ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80005f2:	f080 809c 	bcs.w	800072e <__udivmoddi4+0x2ce>
 80005f6:	45a6      	cmp	lr, r4
 80005f8:	f240 8099 	bls.w	800072e <__udivmoddi4+0x2ce>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	eba4 040e 	sub.w	r4, r4, lr
 8000604:	fa1f fe83 	uxth.w	lr, r3
 8000608:	fbb4 f3f9 	udiv	r3, r4, r9
 800060c:	fb09 4413 	mls	r4, r9, r3, r4
 8000610:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000614:	fb03 fc0c 	mul.w	ip, r3, ip
 8000618:	45a4      	cmp	ip, r4
 800061a:	d908      	bls.n	800062e <__udivmoddi4+0x1ce>
 800061c:	193c      	adds	r4, r7, r4
 800061e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000622:	f080 8082 	bcs.w	800072a <__udivmoddi4+0x2ca>
 8000626:	45a4      	cmp	ip, r4
 8000628:	d97f      	bls.n	800072a <__udivmoddi4+0x2ca>
 800062a:	3b02      	subs	r3, #2
 800062c:	443c      	add	r4, r7
 800062e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000632:	eba4 040c 	sub.w	r4, r4, ip
 8000636:	fba0 ec02 	umull	lr, ip, r0, r2
 800063a:	4564      	cmp	r4, ip
 800063c:	4673      	mov	r3, lr
 800063e:	46e1      	mov	r9, ip
 8000640:	d362      	bcc.n	8000708 <__udivmoddi4+0x2a8>
 8000642:	d05f      	beq.n	8000704 <__udivmoddi4+0x2a4>
 8000644:	b15d      	cbz	r5, 800065e <__udivmoddi4+0x1fe>
 8000646:	ebb8 0203 	subs.w	r2, r8, r3
 800064a:	eb64 0409 	sbc.w	r4, r4, r9
 800064e:	fa04 f606 	lsl.w	r6, r4, r6
 8000652:	fa22 f301 	lsr.w	r3, r2, r1
 8000656:	431e      	orrs	r6, r3
 8000658:	40cc      	lsrs	r4, r1
 800065a:	e9c5 6400 	strd	r6, r4, [r5]
 800065e:	2100      	movs	r1, #0
 8000660:	e74f      	b.n	8000502 <__udivmoddi4+0xa2>
 8000662:	fbb1 fcf2 	udiv	ip, r1, r2
 8000666:	0c01      	lsrs	r1, r0, #16
 8000668:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800066c:	b280      	uxth	r0, r0
 800066e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000672:	463b      	mov	r3, r7
 8000674:	4638      	mov	r0, r7
 8000676:	463c      	mov	r4, r7
 8000678:	46b8      	mov	r8, r7
 800067a:	46be      	mov	lr, r7
 800067c:	2620      	movs	r6, #32
 800067e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000682:	eba2 0208 	sub.w	r2, r2, r8
 8000686:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800068a:	e766      	b.n	800055a <__udivmoddi4+0xfa>
 800068c:	4601      	mov	r1, r0
 800068e:	e718      	b.n	80004c2 <__udivmoddi4+0x62>
 8000690:	4610      	mov	r0, r2
 8000692:	e72c      	b.n	80004ee <__udivmoddi4+0x8e>
 8000694:	f1c6 0220 	rsb	r2, r6, #32
 8000698:	fa2e f302 	lsr.w	r3, lr, r2
 800069c:	40b7      	lsls	r7, r6
 800069e:	40b1      	lsls	r1, r6
 80006a0:	fa20 f202 	lsr.w	r2, r0, r2
 80006a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006a8:	430a      	orrs	r2, r1
 80006aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80006ae:	b2bc      	uxth	r4, r7
 80006b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80006b4:	0c11      	lsrs	r1, r2, #16
 80006b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ba:	fb08 f904 	mul.w	r9, r8, r4
 80006be:	40b0      	lsls	r0, r6
 80006c0:	4589      	cmp	r9, r1
 80006c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006c6:	b280      	uxth	r0, r0
 80006c8:	d93e      	bls.n	8000748 <__udivmoddi4+0x2e8>
 80006ca:	1879      	adds	r1, r7, r1
 80006cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80006d0:	d201      	bcs.n	80006d6 <__udivmoddi4+0x276>
 80006d2:	4589      	cmp	r9, r1
 80006d4:	d81f      	bhi.n	8000716 <__udivmoddi4+0x2b6>
 80006d6:	eba1 0109 	sub.w	r1, r1, r9
 80006da:	fbb1 f9fe 	udiv	r9, r1, lr
 80006de:	fb09 f804 	mul.w	r8, r9, r4
 80006e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80006e6:	b292      	uxth	r2, r2
 80006e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006ec:	4542      	cmp	r2, r8
 80006ee:	d229      	bcs.n	8000744 <__udivmoddi4+0x2e4>
 80006f0:	18ba      	adds	r2, r7, r2
 80006f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80006f6:	d2c4      	bcs.n	8000682 <__udivmoddi4+0x222>
 80006f8:	4542      	cmp	r2, r8
 80006fa:	d2c2      	bcs.n	8000682 <__udivmoddi4+0x222>
 80006fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000700:	443a      	add	r2, r7
 8000702:	e7be      	b.n	8000682 <__udivmoddi4+0x222>
 8000704:	45f0      	cmp	r8, lr
 8000706:	d29d      	bcs.n	8000644 <__udivmoddi4+0x1e4>
 8000708:	ebbe 0302 	subs.w	r3, lr, r2
 800070c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000710:	3801      	subs	r0, #1
 8000712:	46e1      	mov	r9, ip
 8000714:	e796      	b.n	8000644 <__udivmoddi4+0x1e4>
 8000716:	eba7 0909 	sub.w	r9, r7, r9
 800071a:	4449      	add	r1, r9
 800071c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000720:	fbb1 f9fe 	udiv	r9, r1, lr
 8000724:	fb09 f804 	mul.w	r8, r9, r4
 8000728:	e7db      	b.n	80006e2 <__udivmoddi4+0x282>
 800072a:	4673      	mov	r3, lr
 800072c:	e77f      	b.n	800062e <__udivmoddi4+0x1ce>
 800072e:	4650      	mov	r0, sl
 8000730:	e766      	b.n	8000600 <__udivmoddi4+0x1a0>
 8000732:	4608      	mov	r0, r1
 8000734:	e6fd      	b.n	8000532 <__udivmoddi4+0xd2>
 8000736:	443b      	add	r3, r7
 8000738:	3a02      	subs	r2, #2
 800073a:	e733      	b.n	80005a4 <__udivmoddi4+0x144>
 800073c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000740:	443b      	add	r3, r7
 8000742:	e71c      	b.n	800057e <__udivmoddi4+0x11e>
 8000744:	4649      	mov	r1, r9
 8000746:	e79c      	b.n	8000682 <__udivmoddi4+0x222>
 8000748:	eba1 0109 	sub.w	r1, r1, r9
 800074c:	46c4      	mov	ip, r8
 800074e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000752:	fb09 f804 	mul.w	r8, r9, r4
 8000756:	e7c4      	b.n	80006e2 <__udivmoddi4+0x282>

08000758 <__aeabi_idiv0>:
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop

0800075c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000760:	4b49      	ldr	r3, [pc, #292]	@ (8000888 <SystemInit+0x12c>)
 8000762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000766:	4a48      	ldr	r2, [pc, #288]	@ (8000888 <SystemInit+0x12c>)
 8000768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800076c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000770:	4b45      	ldr	r3, [pc, #276]	@ (8000888 <SystemInit+0x12c>)
 8000772:	691b      	ldr	r3, [r3, #16]
 8000774:	4a44      	ldr	r2, [pc, #272]	@ (8000888 <SystemInit+0x12c>)
 8000776:	f043 0310 	orr.w	r3, r3, #16
 800077a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800077c:	4b43      	ldr	r3, [pc, #268]	@ (800088c <SystemInit+0x130>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f003 030f 	and.w	r3, r3, #15
 8000784:	2b06      	cmp	r3, #6
 8000786:	d807      	bhi.n	8000798 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000788:	4b40      	ldr	r3, [pc, #256]	@ (800088c <SystemInit+0x130>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f023 030f 	bic.w	r3, r3, #15
 8000790:	4a3e      	ldr	r2, [pc, #248]	@ (800088c <SystemInit+0x130>)
 8000792:	f043 0307 	orr.w	r3, r3, #7
 8000796:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000798:	4b3d      	ldr	r3, [pc, #244]	@ (8000890 <SystemInit+0x134>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a3c      	ldr	r2, [pc, #240]	@ (8000890 <SystemInit+0x134>)
 800079e:	f043 0301 	orr.w	r3, r3, #1
 80007a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007a4:	4b3a      	ldr	r3, [pc, #232]	@ (8000890 <SystemInit+0x134>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80007aa:	4b39      	ldr	r3, [pc, #228]	@ (8000890 <SystemInit+0x134>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4938      	ldr	r1, [pc, #224]	@ (8000890 <SystemInit+0x134>)
 80007b0:	4b38      	ldr	r3, [pc, #224]	@ (8000894 <SystemInit+0x138>)
 80007b2:	4013      	ands	r3, r2
 80007b4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007b6:	4b35      	ldr	r3, [pc, #212]	@ (800088c <SystemInit+0x130>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f003 0308 	and.w	r3, r3, #8
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d007      	beq.n	80007d2 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007c2:	4b32      	ldr	r3, [pc, #200]	@ (800088c <SystemInit+0x130>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f023 030f 	bic.w	r3, r3, #15
 80007ca:	4a30      	ldr	r2, [pc, #192]	@ (800088c <SystemInit+0x130>)
 80007cc:	f043 0307 	orr.w	r3, r3, #7
 80007d0:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80007d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000890 <SystemInit+0x134>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80007d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000890 <SystemInit+0x134>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80007de:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <SystemInit+0x134>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80007e4:	4b2a      	ldr	r3, [pc, #168]	@ (8000890 <SystemInit+0x134>)
 80007e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000898 <SystemInit+0x13c>)
 80007e8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80007ea:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <SystemInit+0x134>)
 80007ec:	4a2b      	ldr	r2, [pc, #172]	@ (800089c <SystemInit+0x140>)
 80007ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80007f0:	4b27      	ldr	r3, [pc, #156]	@ (8000890 <SystemInit+0x134>)
 80007f2:	4a2b      	ldr	r2, [pc, #172]	@ (80008a0 <SystemInit+0x144>)
 80007f4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80007f6:	4b26      	ldr	r3, [pc, #152]	@ (8000890 <SystemInit+0x134>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80007fc:	4b24      	ldr	r3, [pc, #144]	@ (8000890 <SystemInit+0x134>)
 80007fe:	4a28      	ldr	r2, [pc, #160]	@ (80008a0 <SystemInit+0x144>)
 8000800:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000802:	4b23      	ldr	r3, [pc, #140]	@ (8000890 <SystemInit+0x134>)
 8000804:	2200      	movs	r2, #0
 8000806:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000808:	4b21      	ldr	r3, [pc, #132]	@ (8000890 <SystemInit+0x134>)
 800080a:	4a25      	ldr	r2, [pc, #148]	@ (80008a0 <SystemInit+0x144>)
 800080c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800080e:	4b20      	ldr	r3, [pc, #128]	@ (8000890 <SystemInit+0x134>)
 8000810:	2200      	movs	r2, #0
 8000812:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000814:	4b1e      	ldr	r3, [pc, #120]	@ (8000890 <SystemInit+0x134>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a1d      	ldr	r2, [pc, #116]	@ (8000890 <SystemInit+0x134>)
 800081a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800081e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000820:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <SystemInit+0x134>)
 8000822:	2200      	movs	r2, #0
 8000824:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000826:	4b1f      	ldr	r3, [pc, #124]	@ (80008a4 <SystemInit+0x148>)
 8000828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800082a:	4a1e      	ldr	r2, [pc, #120]	@ (80008a4 <SystemInit+0x148>)
 800082c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000830:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <SystemInit+0x14c>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4b1d      	ldr	r3, [pc, #116]	@ (80008ac <SystemInit+0x150>)
 8000838:	4013      	ands	r3, r2
 800083a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800083e:	d202      	bcs.n	8000846 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000840:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <SystemInit+0x154>)
 8000842:	2201      	movs	r2, #1
 8000844:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000846:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <SystemInit+0x134>)
 8000848:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800084c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000850:	2b00      	cmp	r3, #0
 8000852:	d113      	bne.n	800087c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000854:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <SystemInit+0x134>)
 8000856:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800085a:	4a0d      	ldr	r2, [pc, #52]	@ (8000890 <SystemInit+0x134>)
 800085c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000860:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <SystemInit+0x158>)
 8000866:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800086a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <SystemInit+0x134>)
 800086e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000872:	4a07      	ldr	r2, [pc, #28]	@ (8000890 <SystemInit+0x134>)
 8000874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000878:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000ed00 	.word	0xe000ed00
 800088c:	52002000 	.word	0x52002000
 8000890:	58024400 	.word	0x58024400
 8000894:	eaf6ed7f 	.word	0xeaf6ed7f
 8000898:	02020200 	.word	0x02020200
 800089c:	01ff0000 	.word	0x01ff0000
 80008a0:	01010280 	.word	0x01010280
 80008a4:	580000c0 	.word	0x580000c0
 80008a8:	5c001000 	.word	0x5c001000
 80008ac:	ffff0000 	.word	0xffff0000
 80008b0:	51008108 	.word	0x51008108
 80008b4:	52004000 	.word	0x52004000

080008b8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <ExitRun0Mode+0x2c>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	4a08      	ldr	r2, [pc, #32]	@ (80008e4 <ExitRun0Mode+0x2c>)
 80008c2:	f023 0302 	bic.w	r3, r3, #2
 80008c6:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80008c8:	bf00      	nop
 80008ca:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <ExitRun0Mode+0x2c>)
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d0f9      	beq.n	80008ca <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80008d6:	bf00      	nop
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	58024800 	.word	0x58024800

080008e8 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b088      	sub	sp, #32
 80008ec:	af04      	add	r7, sp, #16
 80008ee:	4603      	mov	r3, r0
 80008f0:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 80008f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <BMP280_Read8+0x38>)
 80008f8:	6818      	ldr	r0, [r3, #0]
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	230a      	movs	r3, #10
 8000900:	9302      	str	r3, [sp, #8]
 8000902:	2301      	movs	r3, #1
 8000904:	9301      	str	r3, [sp, #4]
 8000906:	f107 030f 	add.w	r3, r7, #15
 800090a:	9300      	str	r3, [sp, #0]
 800090c:	2301      	movs	r3, #1
 800090e:	21ec      	movs	r1, #236	@ 0xec
 8000910:	f003 f9f0 	bl	8003cf4 <HAL_I2C_Mem_Read>
  return tmp;
 8000914:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000916:	4618      	mov	r0, r3
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2400020c 	.word	0x2400020c

08000924 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af04      	add	r7, sp, #16
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <BMP280_Read16+0x44>)
 8000930:	6818      	ldr	r0, [r3, #0]
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	b29a      	uxth	r2, r3
 8000936:	230a      	movs	r3, #10
 8000938:	9302      	str	r3, [sp, #8]
 800093a:	2302      	movs	r3, #2
 800093c:	9301      	str	r3, [sp, #4]
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	9300      	str	r3, [sp, #0]
 8000944:	2301      	movs	r3, #1
 8000946:	21ec      	movs	r1, #236	@ 0xec
 8000948:	f003 f9d4 	bl	8003cf4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 800094c:	7b3b      	ldrb	r3, [r7, #12]
 800094e:	b21b      	sxth	r3, r3
 8000950:	021b      	lsls	r3, r3, #8
 8000952:	b21a      	sxth	r2, r3
 8000954:	7b7b      	ldrb	r3, [r7, #13]
 8000956:	b21b      	sxth	r3, r3
 8000958:	4313      	orrs	r3, r2
 800095a:	b21b      	sxth	r3, r3
 800095c:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 800095e:	4618      	mov	r0, r3
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	2400020c 	.word	0x2400020c

0800096c <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ffd3 	bl	8000924 <BMP280_Read16>
 800097e:	4603      	mov	r3, r0
 8000980:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000982:	89fb      	ldrh	r3, [r7, #14]
 8000984:	0a1b      	lsrs	r3, r3, #8
 8000986:	b29b      	uxth	r3, r3
 8000988:	b21a      	sxth	r2, r3
 800098a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800098e:	021b      	lsls	r3, r3, #8
 8000990:	b21b      	sxth	r3, r3
 8000992:	4313      	orrs	r3, r2
 8000994:	b21b      	sxth	r3, r3
 8000996:	b29b      	uxth	r3, r3
}
 8000998:	4618      	mov	r0, r3
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af04      	add	r7, sp, #16
 80009a6:	4603      	mov	r3, r0
 80009a8:	460a      	mov	r2, r1
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 80009b0:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <BMP280_Write8+0x34>)
 80009b2:	6818      	ldr	r0, [r3, #0]
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	230a      	movs	r3, #10
 80009ba:	9302      	str	r3, [sp, #8]
 80009bc:	2301      	movs	r3, #1
 80009be:	9301      	str	r3, [sp, #4]
 80009c0:	1dbb      	adds	r3, r7, #6
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2301      	movs	r3, #1
 80009c6:	21ec      	movs	r1, #236	@ 0xec
 80009c8:	f003 f880 	bl	8003acc <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	2400020c 	.word	0x2400020c

080009d8 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af04      	add	r7, sp, #16
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <BMP280_Read24+0x40>)
 80009e4:	6818      	ldr	r0, [r3, #0]
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	b29a      	uxth	r2, r3
 80009ea:	230a      	movs	r3, #10
 80009ec:	9302      	str	r3, [sp, #8]
 80009ee:	2303      	movs	r3, #3
 80009f0:	9301      	str	r3, [sp, #4]
 80009f2:	f107 030c 	add.w	r3, r7, #12
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	2301      	movs	r3, #1
 80009fa:	21ec      	movs	r1, #236	@ 0xec
 80009fc:	f003 f97a 	bl	8003cf4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8000a00:	7b3b      	ldrb	r3, [r7, #12]
 8000a02:	041a      	lsls	r2, r3, #16
 8000a04:	7b7b      	ldrb	r3, [r7, #13]
 8000a06:	021b      	lsls	r3, r3, #8
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	7bba      	ldrb	r2, [r7, #14]
 8000a0c:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	2400020c 	.word	0x2400020c

08000a1c <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	4608      	mov	r0, r1
 8000a26:	4611      	mov	r1, r2
 8000a28:	461a      	mov	r2, r3
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	70fb      	strb	r3, [r7, #3]
 8000a2e:	460b      	mov	r3, r1
 8000a30:	70bb      	strb	r3, [r7, #2]
 8000a32:	4613      	mov	r3, r2
 8000a34:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8000a36:	4a49      	ldr	r2, [pc, #292]	@ (8000b5c <BMP280_Init+0x140>)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8000a3c:	787b      	ldrb	r3, [r7, #1]
 8000a3e:	2b03      	cmp	r3, #3
 8000a40:	d901      	bls.n	8000a46 <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8000a42:	2303      	movs	r3, #3
 8000a44:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 8000a46:	4a46      	ldr	r2, [pc, #280]	@ (8000b60 <BMP280_Init+0x144>)
 8000a48:	787b      	ldrb	r3, [r7, #1]
 8000a4a:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8000a4c:	787b      	ldrb	r3, [r7, #1]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d101      	bne.n	8000a56 <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 8000a56:	78fb      	ldrb	r3, [r7, #3]
 8000a58:	2b05      	cmp	r3, #5
 8000a5a:	d901      	bls.n	8000a60 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8000a5c:	2305      	movs	r3, #5
 8000a5e:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8000a60:	4a40      	ldr	r2, [pc, #256]	@ (8000b64 <BMP280_Init+0x148>)
 8000a62:	78fb      	ldrb	r3, [r7, #3]
 8000a64:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8000a66:	78bb      	ldrb	r3, [r7, #2]
 8000a68:	2b05      	cmp	r3, #5
 8000a6a:	d901      	bls.n	8000a70 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8000a70:	4a3d      	ldr	r2, [pc, #244]	@ (8000b68 <BMP280_Init+0x14c>)
 8000a72:	78bb      	ldrb	r3, [r7, #2]
 8000a74:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8000a76:	bf00      	nop
 8000a78:	20d0      	movs	r0, #208	@ 0xd0
 8000a7a:	f7ff ff35 	bl	80008e8 <BMP280_Read8>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b58      	cmp	r3, #88	@ 0x58
 8000a82:	d1f9      	bne.n	8000a78 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8000a84:	2088      	movs	r0, #136	@ 0x88
 8000a86:	f7ff ff71 	bl	800096c <BMP280_Read16LE>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b37      	ldr	r3, [pc, #220]	@ (8000b6c <BMP280_Init+0x150>)
 8000a90:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8000a92:	208a      	movs	r0, #138	@ 0x8a
 8000a94:	f7ff ff6a 	bl	800096c <BMP280_Read16LE>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	b21a      	sxth	r2, r3
 8000a9c:	4b34      	ldr	r3, [pc, #208]	@ (8000b70 <BMP280_Init+0x154>)
 8000a9e:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8000aa0:	208c      	movs	r0, #140	@ 0x8c
 8000aa2:	f7ff ff63 	bl	800096c <BMP280_Read16LE>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	b21a      	sxth	r2, r3
 8000aaa:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <BMP280_Init+0x158>)
 8000aac:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8000aae:	208e      	movs	r0, #142	@ 0x8e
 8000ab0:	f7ff ff5c 	bl	800096c <BMP280_Read16LE>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	4b2f      	ldr	r3, [pc, #188]	@ (8000b78 <BMP280_Init+0x15c>)
 8000aba:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8000abc:	2090      	movs	r0, #144	@ 0x90
 8000abe:	f7ff ff55 	bl	800096c <BMP280_Read16LE>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	b21a      	sxth	r2, r3
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b7c <BMP280_Init+0x160>)
 8000ac8:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 8000aca:	2092      	movs	r0, #146	@ 0x92
 8000acc:	f7ff ff4e 	bl	800096c <BMP280_Read16LE>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b21a      	sxth	r2, r3
 8000ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b80 <BMP280_Init+0x164>)
 8000ad6:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8000ad8:	2094      	movs	r0, #148	@ 0x94
 8000ada:	f7ff ff47 	bl	800096c <BMP280_Read16LE>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	b21a      	sxth	r2, r3
 8000ae2:	4b28      	ldr	r3, [pc, #160]	@ (8000b84 <BMP280_Init+0x168>)
 8000ae4:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 8000ae6:	2096      	movs	r0, #150	@ 0x96
 8000ae8:	f7ff ff40 	bl	800096c <BMP280_Read16LE>
 8000aec:	4603      	mov	r3, r0
 8000aee:	b21a      	sxth	r2, r3
 8000af0:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <BMP280_Init+0x16c>)
 8000af2:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8000af4:	2098      	movs	r0, #152	@ 0x98
 8000af6:	f7ff ff39 	bl	800096c <BMP280_Read16LE>
 8000afa:	4603      	mov	r3, r0
 8000afc:	b21a      	sxth	r2, r3
 8000afe:	4b23      	ldr	r3, [pc, #140]	@ (8000b8c <BMP280_Init+0x170>)
 8000b00:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8000b02:	209a      	movs	r0, #154	@ 0x9a
 8000b04:	f7ff ff32 	bl	800096c <BMP280_Read16LE>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	b21a      	sxth	r2, r3
 8000b0c:	4b20      	ldr	r3, [pc, #128]	@ (8000b90 <BMP280_Init+0x174>)
 8000b0e:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8000b10:	209c      	movs	r0, #156	@ 0x9c
 8000b12:	f7ff ff2b 	bl	800096c <BMP280_Read16LE>
 8000b16:	4603      	mov	r3, r0
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b94 <BMP280_Init+0x178>)
 8000b1c:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8000b1e:	209e      	movs	r0, #158	@ 0x9e
 8000b20:	f7ff ff24 	bl	800096c <BMP280_Read16LE>
 8000b24:	4603      	mov	r3, r0
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	4b1b      	ldr	r3, [pc, #108]	@ (8000b98 <BMP280_Init+0x17c>)
 8000b2a:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8000b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b30:	015b      	lsls	r3, r3, #5
 8000b32:	b25a      	sxtb	r2, r3
 8000b34:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	b25a      	sxtb	r2, r3
 8000b40:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	b25b      	sxtb	r3, r3
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	20f4      	movs	r0, #244	@ 0xf4
 8000b4e:	f7ff ff27 	bl	80009a0 <BMP280_Write8>
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	2400020c 	.word	0x2400020c
 8000b60:	24000212 	.word	0x24000212
 8000b64:	24000210 	.word	0x24000210
 8000b68:	24000211 	.word	0x24000211
 8000b6c:	24000228 	.word	0x24000228
 8000b70:	24000214 	.word	0x24000214
 8000b74:	24000216 	.word	0x24000216
 8000b78:	2400022a 	.word	0x2400022a
 8000b7c:	24000218 	.word	0x24000218
 8000b80:	2400021a 	.word	0x2400021a
 8000b84:	2400021c 	.word	0x2400021c
 8000b88:	2400021e 	.word	0x2400021e
 8000b8c:	24000220 	.word	0x24000220
 8000b90:	24000222 	.word	0x24000222
 8000b94:	24000224 	.word	0x24000224
 8000b98:	24000226 	.word	0x24000226

08000b9c <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8000ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8000c98 <BMP280_ReadTemperature+0xfc>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d16d      	bne.n	8000c86 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 8000baa:	20f4      	movs	r0, #244	@ 0xf4
 8000bac:	f7ff fe9c 	bl	80008e8 <BMP280_Read8>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8000bb4:	7dfb      	ldrb	r3, [r7, #23]
 8000bb6:	f023 0303 	bic.w	r3, r3, #3
 8000bba:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8000bc4:	7dfb      	ldrb	r3, [r7, #23]
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	20f4      	movs	r0, #244	@ 0xf4
 8000bca:	f7ff fee9 	bl	80009a0 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 8000bce:	20f4      	movs	r0, #244	@ 0xf4
 8000bd0:	f7ff fe8a 	bl	80008e8 <BMP280_Read8>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8000bd8:	7dbb      	ldrb	r3, [r7, #22]
 8000bda:	f003 0303 	and.w	r3, r3, #3
 8000bde:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8000be0:	7dbb      	ldrb	r3, [r7, #22]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d14f      	bne.n	8000c86 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8000be6:	20f4      	movs	r0, #244	@ 0xf4
 8000be8:	f7ff fe7e 	bl	80008e8 <BMP280_Read8>
 8000bec:	4603      	mov	r3, r0
 8000bee:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8000bf0:	7dbb      	ldrb	r3, [r7, #22]
 8000bf2:	f003 0303 	and.w	r3, r3, #3
 8000bf6:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8000bf8:	7dbb      	ldrb	r3, [r7, #22]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d000      	beq.n	8000c00 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 8000bfe:	e7f2      	b.n	8000be6 <BMP280_ReadTemperature+0x4a>
				  break;
 8000c00:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8000c02:	20fa      	movs	r0, #250	@ 0xfa
 8000c04:	f7ff fee8 	bl	80009d8 <BMP280_Read24>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	111b      	asrs	r3, r3, #4
 8000c10:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	10da      	asrs	r2, r3, #3
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <BMP280_ReadTemperature+0x100>)
 8000c18:	881b      	ldrh	r3, [r3, #0]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 8000c1e:	4a20      	ldr	r2, [pc, #128]	@ (8000ca0 <BMP280_ReadTemperature+0x104>)
 8000c20:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8000c24:	fb02 f303 	mul.w	r3, r2, r3
 8000c28:	12db      	asrs	r3, r3, #11
 8000c2a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	111b      	asrs	r3, r3, #4
 8000c30:	4a1a      	ldr	r2, [pc, #104]	@ (8000c9c <BMP280_ReadTemperature+0x100>)
 8000c32:	8812      	ldrh	r2, [r2, #0]
 8000c34:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	1112      	asrs	r2, r2, #4
 8000c3a:	4918      	ldr	r1, [pc, #96]	@ (8000c9c <BMP280_ReadTemperature+0x100>)
 8000c3c:	8809      	ldrh	r1, [r1, #0]
 8000c3e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000c40:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000c44:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8000c46:	4a17      	ldr	r2, [pc, #92]	@ (8000ca4 <BMP280_ReadTemperature+0x108>)
 8000c48:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000c4c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000c50:	139b      	asrs	r3, r3, #14
 8000c52:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	4413      	add	r3, r2
 8000c5a:	4a13      	ldr	r2, [pc, #76]	@ (8000ca8 <BMP280_ReadTemperature+0x10c>)
 8000c5c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <BMP280_ReadTemperature+0x10c>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	4613      	mov	r3, r2
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	4413      	add	r3, r2
 8000c68:	3380      	adds	r3, #128	@ 0x80
 8000c6a:	121b      	asrs	r3, r3, #8
 8000c6c:	ee07 3a90 	vmov	s15, r3
 8000c70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c74:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8000c78:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c7c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000cac <BMP280_ReadTemperature+0x110>
 8000c80:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c84:	e001      	b.n	8000c8a <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8000c86:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cb0 <BMP280_ReadTemperature+0x114>
}
 8000c8a:	eef0 7a47 	vmov.f32	s15, s14
 8000c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c92:	3718      	adds	r7, #24
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	24000212 	.word	0x24000212
 8000c9c:	24000228 	.word	0x24000228
 8000ca0:	24000214 	.word	0x24000214
 8000ca4:	24000216 	.word	0x24000216
 8000ca8:	2400022c 	.word	0x2400022c
 8000cac:	42c80000 	.word	0x42c80000
 8000cb0:	c2c60000 	.word	0xc2c60000

08000cb4 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8000cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000cb8:	b0cc      	sub	sp, #304	@ 0x130
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8000cc0:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 8000cc4:	f7ff ff6a 	bl	8000b9c <BMP280_ReadTemperature>
 8000cc8:	eef0 7a40 	vmov.f32	s15, s0
 8000ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000cd0:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8000cd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000cd8:	edd3 7a00 	vldr	s15, [r3]
 8000cdc:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8000fac <BMP280_ReadTemperatureAndPressure+0x2f8>
 8000ce0:	eef4 7a47 	vcmp.f32	s15, s14
 8000ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce8:	d101      	bne.n	8000cee <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 8000cea:	23ff      	movs	r3, #255	@ 0xff
 8000cec:	e2bf      	b.n	800126e <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 8000cee:	20f7      	movs	r0, #247	@ 0xf7
 8000cf0:	f7ff fe72 	bl	80009d8 <BMP280_Read24>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	  adc_P >>= 4;
 8000cfa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000cfe:	111b      	asrs	r3, r3, #4
 8000d00:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 8000d04:	4baa      	ldr	r3, [pc, #680]	@ (8000fb0 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	17da      	asrs	r2, r3, #31
 8000d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000d0e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8000d12:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8000d16:	460b      	mov	r3, r1
 8000d18:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8000d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000d1e:	4613      	mov	r3, r2
 8000d20:	f143 33ff 	adc.w	r3, r3, #4294967295
 8000d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d26:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000d2a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 8000d2e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000d32:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d36:	fb03 f102 	mul.w	r1, r3, r2
 8000d3a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000d3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d42:	fb02 f303 	mul.w	r3, r2, r3
 8000d46:	18ca      	adds	r2, r1, r3
 8000d48:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d4c:	fba3 4503 	umull	r4, r5, r3, r3
 8000d50:	1953      	adds	r3, r2, r5
 8000d52:	461d      	mov	r5, r3
 8000d54:	4b97      	ldr	r3, [pc, #604]	@ (8000fb4 <BMP280_ReadTemperatureAndPressure+0x300>)
 8000d56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	17da      	asrs	r2, r3, #31
 8000d5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000d62:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000d66:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	fb03 f205 	mul.w	r2, r3, r5
 8000d70:	460b      	mov	r3, r1
 8000d72:	fb04 f303 	mul.w	r3, r4, r3
 8000d76:	4413      	add	r3, r2
 8000d78:	4602      	mov	r2, r0
 8000d7a:	fba4 8902 	umull	r8, r9, r4, r2
 8000d7e:	444b      	add	r3, r9
 8000d80:	4699      	mov	r9, r3
 8000d82:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 8000d86:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 8000d8a:	4b8b      	ldr	r3, [pc, #556]	@ (8000fb8 <BMP280_ReadTemperatureAndPressure+0x304>)
 8000d8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	17da      	asrs	r2, r3, #31
 8000d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000d9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000da0:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8000da4:	462a      	mov	r2, r5
 8000da6:	fb02 f203 	mul.w	r2, r2, r3
 8000daa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000dae:	4621      	mov	r1, r4
 8000db0:	fb01 f303 	mul.w	r3, r1, r3
 8000db4:	441a      	add	r2, r3
 8000db6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000dba:	4621      	mov	r1, r4
 8000dbc:	fba3 ab01 	umull	sl, fp, r3, r1
 8000dc0:	eb02 030b 	add.w	r3, r2, fp
 8000dc4:	469b      	mov	fp, r3
 8000dc6:	f04f 0000 	mov.w	r0, #0
 8000dca:	f04f 0100 	mov.w	r1, #0
 8000dce:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000dd2:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000dd6:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000dda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000dde:	1814      	adds	r4, r2, r0
 8000de0:	643c      	str	r4, [r7, #64]	@ 0x40
 8000de2:	414b      	adcs	r3, r1
 8000de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8000de6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000dea:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 8000dee:	4b73      	ldr	r3, [pc, #460]	@ (8000fbc <BMP280_ReadTemperatureAndPressure+0x308>)
 8000df0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	17da      	asrs	r2, r3, #31
 8000df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000dfc:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000e00:	f04f 0000 	mov.w	r0, #0
 8000e04:	f04f 0100 	mov.w	r1, #0
 8000e08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e0c:	00d9      	lsls	r1, r3, #3
 8000e0e:	2000      	movs	r0, #0
 8000e10:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000e14:	1814      	adds	r4, r2, r0
 8000e16:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000e18:	414b      	adcs	r3, r1
 8000e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e1c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000e20:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8000e24:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000e28:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000e2c:	fb03 f102 	mul.w	r1, r3, r2
 8000e30:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000e34:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000e38:	fb02 f303 	mul.w	r3, r2, r3
 8000e3c:	18ca      	adds	r2, r1, r3
 8000e3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000e42:	fba3 1303 	umull	r1, r3, r3, r3
 8000e46:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e54:	18d3      	adds	r3, r2, r3
 8000e56:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e5a:	4b59      	ldr	r3, [pc, #356]	@ (8000fc0 <BMP280_ReadTemperatureAndPressure+0x30c>)
 8000e5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e60:	b21b      	sxth	r3, r3
 8000e62:	17da      	asrs	r2, r3, #31
 8000e64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000e68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000e6c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000e70:	462b      	mov	r3, r5
 8000e72:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8000e76:	4642      	mov	r2, r8
 8000e78:	fb02 f203 	mul.w	r2, r2, r3
 8000e7c:	464b      	mov	r3, r9
 8000e7e:	4621      	mov	r1, r4
 8000e80:	fb01 f303 	mul.w	r3, r1, r3
 8000e84:	4413      	add	r3, r2
 8000e86:	4622      	mov	r2, r4
 8000e88:	4641      	mov	r1, r8
 8000e8a:	fba2 1201 	umull	r1, r2, r2, r1
 8000e8e:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8000e92:	460a      	mov	r2, r1
 8000e94:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8000e98:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000e9c:	4413      	add	r3, r2
 8000e9e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000ea2:	f04f 0000 	mov.w	r0, #0
 8000ea6:	f04f 0100 	mov.w	r1, #0
 8000eaa:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000eae:	4623      	mov	r3, r4
 8000eb0:	0a18      	lsrs	r0, r3, #8
 8000eb2:	462b      	mov	r3, r5
 8000eb4:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000eb8:	462b      	mov	r3, r5
 8000eba:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 8000ebc:	4b41      	ldr	r3, [pc, #260]	@ (8000fc4 <BMP280_ReadTemperatureAndPressure+0x310>)
 8000ebe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec2:	b21b      	sxth	r3, r3
 8000ec4:	17da      	asrs	r2, r3, #31
 8000ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000ece:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000ed2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000ed6:	464a      	mov	r2, r9
 8000ed8:	fb02 f203 	mul.w	r2, r2, r3
 8000edc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000ee0:	4644      	mov	r4, r8
 8000ee2:	fb04 f303 	mul.w	r3, r4, r3
 8000ee6:	441a      	add	r2, r3
 8000ee8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000eec:	4644      	mov	r4, r8
 8000eee:	fba3 4304 	umull	r4, r3, r3, r4
 8000ef2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000ef6:	4623      	mov	r3, r4
 8000ef8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f00:	18d3      	adds	r3, r2, r3
 8000f02:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	f04f 0300 	mov.w	r3, #0
 8000f0e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8000f12:	464c      	mov	r4, r9
 8000f14:	0323      	lsls	r3, r4, #12
 8000f16:	4644      	mov	r4, r8
 8000f18:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000f1c:	4644      	mov	r4, r8
 8000f1e:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8000f20:	1884      	adds	r4, r0, r2
 8000f22:	633c      	str	r4, [r7, #48]	@ 0x30
 8000f24:	eb41 0303 	adc.w	r3, r1, r3
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f2a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000f2e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8000f32:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000f36:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000f3a:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8000f3e:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8000f42:	4b21      	ldr	r3, [pc, #132]	@ (8000fc8 <BMP280_ReadTemperatureAndPressure+0x314>)
 8000f44:	881b      	ldrh	r3, [r3, #0]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000f4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000f52:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8000f56:	462b      	mov	r3, r5
 8000f58:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8000f5c:	4642      	mov	r2, r8
 8000f5e:	fb02 f203 	mul.w	r2, r2, r3
 8000f62:	464b      	mov	r3, r9
 8000f64:	4621      	mov	r1, r4
 8000f66:	fb01 f303 	mul.w	r3, r1, r3
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4622      	mov	r2, r4
 8000f6e:	4641      	mov	r1, r8
 8000f70:	fba2 1201 	umull	r1, r2, r2, r1
 8000f74:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000f78:	460a      	mov	r2, r1
 8000f7a:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8000f7e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000f82:	4413      	add	r3, r2
 8000f84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000f94:	4629      	mov	r1, r5
 8000f96:	104a      	asrs	r2, r1, #1
 8000f98:	4629      	mov	r1, r5
 8000f9a:	17cb      	asrs	r3, r1, #31
 8000f9c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	  if (var1 == 0) {
 8000fa0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	d111      	bne.n	8000fcc <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e160      	b.n	800126e <BMP280_ReadTemperatureAndPressure+0x5ba>
 8000fac:	c2c60000 	.word	0xc2c60000
 8000fb0:	2400022c 	.word	0x2400022c
 8000fb4:	24000220 	.word	0x24000220
 8000fb8:	2400021e 	.word	0x2400021e
 8000fbc:	2400021c 	.word	0x2400021c
 8000fc0:	2400021a 	.word	0x2400021a
 8000fc4:	24000218 	.word	0x24000218
 8000fc8:	2400022a 	.word	0x2400022a
	  }
	  p = 1048576 - adc_P;
 8000fcc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fd0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000fd4:	17da      	asrs	r2, r3, #31
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fda:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000fde:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 8000fe2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000fe6:	105b      	asrs	r3, r3, #1
 8000fe8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000fec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000ff0:	07db      	lsls	r3, r3, #31
 8000ff2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000ff6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000ffa:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8000ffe:	4621      	mov	r1, r4
 8001000:	1a89      	subs	r1, r1, r2
 8001002:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001006:	4629      	mov	r1, r5
 8001008:	eb61 0303 	sbc.w	r3, r1, r3
 800100c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001010:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001014:	4622      	mov	r2, r4
 8001016:	462b      	mov	r3, r5
 8001018:	1891      	adds	r1, r2, r2
 800101a:	6239      	str	r1, [r7, #32]
 800101c:	415b      	adcs	r3, r3
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001020:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001024:	4621      	mov	r1, r4
 8001026:	1851      	adds	r1, r2, r1
 8001028:	61b9      	str	r1, [r7, #24]
 800102a:	4629      	mov	r1, r5
 800102c:	414b      	adcs	r3, r1
 800102e:	61fb      	str	r3, [r7, #28]
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	f04f 0300 	mov.w	r3, #0
 8001038:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800103c:	4649      	mov	r1, r9
 800103e:	018b      	lsls	r3, r1, #6
 8001040:	4641      	mov	r1, r8
 8001042:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001046:	4641      	mov	r1, r8
 8001048:	018a      	lsls	r2, r1, #6
 800104a:	4641      	mov	r1, r8
 800104c:	1889      	adds	r1, r1, r2
 800104e:	6139      	str	r1, [r7, #16]
 8001050:	4649      	mov	r1, r9
 8001052:	eb43 0101 	adc.w	r1, r3, r1
 8001056:	6179      	str	r1, [r7, #20]
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	f04f 0300 	mov.w	r3, #0
 8001060:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001064:	4649      	mov	r1, r9
 8001066:	008b      	lsls	r3, r1, #2
 8001068:	4641      	mov	r1, r8
 800106a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800106e:	4641      	mov	r1, r8
 8001070:	008a      	lsls	r2, r1, #2
 8001072:	4610      	mov	r0, r2
 8001074:	4619      	mov	r1, r3
 8001076:	4603      	mov	r3, r0
 8001078:	4622      	mov	r2, r4
 800107a:	189b      	adds	r3, r3, r2
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	460b      	mov	r3, r1
 8001080:	462a      	mov	r2, r5
 8001082:	eb42 0303 	adc.w	r3, r2, r3
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001094:	4649      	mov	r1, r9
 8001096:	008b      	lsls	r3, r1, #2
 8001098:	4641      	mov	r1, r8
 800109a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800109e:	4641      	mov	r1, r8
 80010a0:	008a      	lsls	r2, r1, #2
 80010a2:	4610      	mov	r0, r2
 80010a4:	4619      	mov	r1, r3
 80010a6:	4603      	mov	r3, r0
 80010a8:	4622      	mov	r2, r4
 80010aa:	189b      	adds	r3, r3, r2
 80010ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80010ae:	462b      	mov	r3, r5
 80010b0:	460a      	mov	r2, r1
 80010b2:	eb42 0303 	adc.w	r3, r2, r3
 80010b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80010b8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80010bc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80010c0:	f7ff f966 	bl	8000390 <__aeabi_ldivmod>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 80010cc:	4b6b      	ldr	r3, [pc, #428]	@ (800127c <BMP280_ReadTemperatureAndPressure+0x5c8>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	17da      	asrs	r2, r3, #31
 80010d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80010d8:	677a      	str	r2, [r7, #116]	@ 0x74
 80010da:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	f04f 0100 	mov.w	r1, #0
 80010e6:	0b50      	lsrs	r0, r2, #13
 80010e8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80010ec:	1359      	asrs	r1, r3, #13
 80010ee:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80010f2:	462b      	mov	r3, r5
 80010f4:	fb00 f203 	mul.w	r2, r0, r3
 80010f8:	4623      	mov	r3, r4
 80010fa:	fb03 f301 	mul.w	r3, r3, r1
 80010fe:	4413      	add	r3, r2
 8001100:	4622      	mov	r2, r4
 8001102:	fba2 1200 	umull	r1, r2, r2, r0
 8001106:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800110a:	460a      	mov	r2, r1
 800110c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001110:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001114:	4413      	add	r3, r2
 8001116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800111a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	f04f 0100 	mov.w	r1, #0
 8001126:	0b50      	lsrs	r0, r2, #13
 8001128:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800112c:	1359      	asrs	r1, r3, #13
 800112e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001132:	462b      	mov	r3, r5
 8001134:	fb00 f203 	mul.w	r2, r0, r3
 8001138:	4623      	mov	r3, r4
 800113a:	fb03 f301 	mul.w	r3, r3, r1
 800113e:	4413      	add	r3, r2
 8001140:	4622      	mov	r2, r4
 8001142:	fba2 1200 	umull	r1, r2, r2, r0
 8001146:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800114a:	460a      	mov	r2, r1
 800114c:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001150:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001154:	4413      	add	r3, r2
 8001156:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001166:	4621      	mov	r1, r4
 8001168:	0e4a      	lsrs	r2, r1, #25
 800116a:	4629      	mov	r1, r5
 800116c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001170:	4629      	mov	r1, r5
 8001172:	164b      	asrs	r3, r1, #25
 8001174:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 8001178:	4b41      	ldr	r3, [pc, #260]	@ (8001280 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 800117a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117e:	b21b      	sxth	r3, r3
 8001180:	17da      	asrs	r2, r3, #31
 8001182:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001184:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001186:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800118a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800118e:	462a      	mov	r2, r5
 8001190:	fb02 f203 	mul.w	r2, r2, r3
 8001194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001198:	4621      	mov	r1, r4
 800119a:	fb01 f303 	mul.w	r3, r1, r3
 800119e:	4413      	add	r3, r2
 80011a0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80011a4:	4621      	mov	r1, r4
 80011a6:	fba2 1201 	umull	r1, r2, r2, r1
 80011aa:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80011ae:	460a      	mov	r2, r1
 80011b0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80011b4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80011b8:	4413      	add	r3, r2
 80011ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	f04f 0300 	mov.w	r3, #0
 80011c6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80011ca:	4621      	mov	r1, r4
 80011cc:	0cca      	lsrs	r2, r1, #19
 80011ce:	4629      	mov	r1, r5
 80011d0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80011d4:	4629      	mov	r1, r5
 80011d6:	14cb      	asrs	r3, r1, #19
 80011d8:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 80011dc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80011e0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80011e4:	1884      	adds	r4, r0, r2
 80011e6:	663c      	str	r4, [r7, #96]	@ 0x60
 80011e8:	eb41 0303 	adc.w	r3, r1, r3
 80011ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80011ee:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80011f2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80011f6:	4621      	mov	r1, r4
 80011f8:	1889      	adds	r1, r1, r2
 80011fa:	65b9      	str	r1, [r7, #88]	@ 0x58
 80011fc:	4629      	mov	r1, r5
 80011fe:	eb43 0101 	adc.w	r1, r3, r1
 8001202:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001204:	f04f 0000 	mov.w	r0, #0
 8001208:	f04f 0100 	mov.w	r1, #0
 800120c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001210:	4623      	mov	r3, r4
 8001212:	0a18      	lsrs	r0, r3, #8
 8001214:	462b      	mov	r3, r5
 8001216:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800121a:	462b      	mov	r3, r5
 800121c:	1219      	asrs	r1, r3, #8
 800121e:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 8001220:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001224:	b21b      	sxth	r3, r3
 8001226:	17da      	asrs	r2, r3, #31
 8001228:	653b      	str	r3, [r7, #80]	@ 0x50
 800122a:	657a      	str	r2, [r7, #84]	@ 0x54
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	f04f 0300 	mov.w	r3, #0
 8001234:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001238:	464c      	mov	r4, r9
 800123a:	0123      	lsls	r3, r4, #4
 800123c:	4644      	mov	r4, r8
 800123e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001242:	4644      	mov	r4, r8
 8001244:	0122      	lsls	r2, r4, #4
 8001246:	1884      	adds	r4, r0, r2
 8001248:	603c      	str	r4, [r7, #0]
 800124a:	eb41 0303 	adc.w	r3, r1, r3
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001254:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  *pressure = (int32_t)p/256;
 8001258:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800125c:	2b00      	cmp	r3, #0
 800125e:	da00      	bge.n	8001262 <BMP280_ReadTemperatureAndPressure+0x5ae>
 8001260:	33ff      	adds	r3, #255	@ 0xff
 8001262:	121b      	asrs	r3, r3, #8
 8001264:	461a      	mov	r2, r3
 8001266:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800126a:	601a      	str	r2, [r3, #0]

	  return 0;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001274:	46bd      	mov	sp, r7
 8001276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800127a:	bf00      	nop
 800127c:	24000226 	.word	0x24000226
 8001280:	24000224 	.word	0x24000224
 8001284:	24000222 	.word	0x24000222

08001288 <LCD_SendCmd>:
#define REG_OUTPUT      0x08
#define REG_RED         0x04 // PWM dla koloru czerwonego

// === Funkcje prywatne ===

static void LCD_SendCmd(uint8_t cmd) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af02      	add	r7, sp, #8
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x80, cmd};
 8001292:	2380      	movs	r3, #128	@ 0x80
 8001294:	733b      	strb	r3, [r7, #12]
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c4, LCD_ADDR, data, 2, 10);
 800129a:	f107 020c 	add.w	r2, r7, #12
 800129e:	230a      	movs	r3, #10
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2302      	movs	r3, #2
 80012a4:	217c      	movs	r1, #124	@ 0x7c
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <LCD_SendCmd+0x2c>)
 80012a8:	f002 faf8 	bl	800389c <HAL_I2C_Master_Transmit>
}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	24000284 	.word	0x24000284

080012b8 <LCD_SendData>:

static void LCD_SendData(uint8_t data_byte) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af02      	add	r7, sp, #8
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x40, data_byte};
 80012c2:	2340      	movs	r3, #64	@ 0x40
 80012c4:	733b      	strb	r3, [r7, #12]
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c4, LCD_ADDR, data, 2, 10);
 80012ca:	f107 020c 	add.w	r2, r7, #12
 80012ce:	230a      	movs	r3, #10
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2302      	movs	r3, #2
 80012d4:	217c      	movs	r1, #124	@ 0x7c
 80012d6:	4803      	ldr	r0, [pc, #12]	@ (80012e4 <LCD_SendData+0x2c>)
 80012d8:	f002 fae0 	bl	800389c <HAL_I2C_Master_Transmit>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	24000284 	.word	0x24000284

080012e8 <LED_SetReg>:

static void LED_SetReg(uint8_t reg, uint8_t val) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af02      	add	r7, sp, #8
 80012ee:	4603      	mov	r3, r0
 80012f0:	460a      	mov	r2, r1
 80012f2:	71fb      	strb	r3, [r7, #7]
 80012f4:	4613      	mov	r3, r2
 80012f6:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2] = {reg, val};
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	733b      	strb	r3, [r7, #12]
 80012fc:	79bb      	ldrb	r3, [r7, #6]
 80012fe:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c4, RGB_ADDR, data, 2, 10);
 8001300:	f107 020c 	add.w	r2, r7, #12
 8001304:	230a      	movs	r3, #10
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	2302      	movs	r3, #2
 800130a:	21c4      	movs	r1, #196	@ 0xc4
 800130c:	4803      	ldr	r0, [pc, #12]	@ (800131c <LED_SetReg+0x34>)
 800130e:	f002 fac5 	bl	800389c <HAL_I2C_Master_Transmit>
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	24000284 	.word	0x24000284

08001320 <GroveLCD_Init>:

// === Funkcje publiczne ===

void GroveLCD_Init(void) {
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001324:	2032      	movs	r0, #50	@ 0x32
 8001326:	f001 f981 	bl	800262c <HAL_Delay>

    // Inicjalizacja sterownika LCD (JHD1802)
    LCD_SendCmd(0x28); // 2 linie, 5x8 punktw
 800132a:	2028      	movs	r0, #40	@ 0x28
 800132c:	f7ff ffac 	bl	8001288 <LCD_SendCmd>
    HAL_Delay(5);
 8001330:	2005      	movs	r0, #5
 8001332:	f001 f97b 	bl	800262c <HAL_Delay>
    LCD_SendCmd(0x0C); // Ekran ON, Kursor OFF
 8001336:	200c      	movs	r0, #12
 8001338:	f7ff ffa6 	bl	8001288 <LCD_SendCmd>
    HAL_Delay(1);
 800133c:	2001      	movs	r0, #1
 800133e:	f001 f975 	bl	800262c <HAL_Delay>
    LCD_SendCmd(0x01); // Wyczy ekran
 8001342:	2001      	movs	r0, #1
 8001344:	f7ff ffa0 	bl	8001288 <LCD_SendCmd>
    HAL_Delay(2);
 8001348:	2002      	movs	r0, #2
 800134a:	f001 f96f 	bl	800262c <HAL_Delay>
    LCD_SendCmd(0x06); // Tryb inkrementacji kursora
 800134e:	2006      	movs	r0, #6
 8001350:	f7ff ff9a 	bl	8001288 <LCD_SendCmd>

    // Inicjalizacja sterownika LED
    LED_SetReg(REG_MODE1, 0x00);
 8001354:	2100      	movs	r1, #0
 8001356:	2000      	movs	r0, #0
 8001358:	f7ff ffc6 	bl	80012e8 <LED_SetReg>
    LED_SetReg(REG_OUTPUT, 0xFF); // Enable PWM
 800135c:	21ff      	movs	r1, #255	@ 0xff
 800135e:	2008      	movs	r0, #8
 8001360:	f7ff ffc2 	bl	80012e8 <LED_SetReg>
    LED_SetReg(REG_MODE2, 0x20);  // Blink mode (wymagane)
 8001364:	2120      	movs	r1, #32
 8001366:	2001      	movs	r0, #1
 8001368:	f7ff ffbe 	bl	80012e8 <LED_SetReg>

    // Wcz podwietlenie na 100%
    GroveLCD_SetBacklight(255);
 800136c:	20ff      	movs	r0, #255	@ 0xff
 800136e:	f000 f830 	bl	80013d2 <GroveLCD_SetBacklight>
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}

08001376 <GroveLCD_SetCursor>:
void GroveLCD_Clear(void) {
    LCD_SendCmd(0x01);
    HAL_Delay(2);
}

void GroveLCD_SetCursor(uint8_t col, uint8_t row) {
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	460a      	mov	r2, r1
 8001380:	71fb      	strb	r3, [r7, #7]
 8001382:	4613      	mov	r3, r2
 8001384:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0 ? 0x80 : 0xC0) + col;
 8001386:	79bb      	ldrb	r3, [r7, #6]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <GroveLCD_SetCursor+0x1a>
 800138c:	2280      	movs	r2, #128	@ 0x80
 800138e:	e000      	b.n	8001392 <GroveLCD_SetCursor+0x1c>
 8001390:	22c0      	movs	r2, #192	@ 0xc0
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4413      	add	r3, r2
 8001396:	73fb      	strb	r3, [r7, #15]
    LCD_SendCmd(addr);
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff74 	bl	8001288 <LCD_SendCmd>
}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <GroveLCD_Print>:

void GroveLCD_Print(char *str) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
    while (*str) {
 80013b0:	e006      	b.n	80013c0 <GroveLCD_Print+0x18>
        LCD_SendData(*str++);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	1c5a      	adds	r2, r3, #1
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff ff7c 	bl	80012b8 <LCD_SendData>
    while (*str) {
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1f4      	bne.n	80013b2 <GroveLCD_Print+0xa>
    }
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <GroveLCD_SetBacklight>:

void GroveLCD_SetBacklight(uint8_t brightness) {
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	71fb      	strb	r3, [r7, #7]
    // Ustawiamy tylko rejestr czerwony, bo to jedyne diody w tym modelu
    LED_SetReg(REG_RED, brightness);
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	4619      	mov	r1, r3
 80013e0:	2004      	movs	r0, #4
 80013e2:	f7ff ff81 	bl	80012e8 <LED_SetReg>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b090      	sub	sp, #64	@ 0x40
 80013f4:	af02      	add	r7, sp, #8
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
   timeout = 0xFFFF;
 80013f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013fa:	637b      	str	r3, [r7, #52]	@ 0x34
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80013fc:	bf00      	nop
 80013fe:	4bbd      	ldr	r3, [pc, #756]	@ (80016f4 <main+0x304>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d004      	beq.n	8001414 <main+0x24>
 800140a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800140c:	1e5a      	subs	r2, r3, #1
 800140e:	637a      	str	r2, [r7, #52]	@ 0x34
 8001410:	2b00      	cmp	r3, #0
 8001412:	dcf4      	bgt.n	80013fe <main+0xe>
  if ( timeout < 0 )
 8001414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001416:	2b00      	cmp	r3, #0
 8001418:	da01      	bge.n	800141e <main+0x2e>
  {
  Error_Handler();
 800141a:	f000 fd35 	bl	8001e88 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800141e:	f001 f873 	bl	8002508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001422:	f000 f9fb 	bl	800181c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001426:	4bb3      	ldr	r3, [pc, #716]	@ (80016f4 <main+0x304>)
 8001428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800142c:	4ab1      	ldr	r2, [pc, #708]	@ (80016f4 <main+0x304>)
 800142e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001432:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001436:	4baf      	ldr	r3, [pc, #700]	@ (80016f4 <main+0x304>)
 8001438:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800143c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001440:	603b      	str	r3, [r7, #0]
 8001442:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001444:	2000      	movs	r0, #0
 8001446:	f002 f95f 	bl	8003708 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800144a:	2100      	movs	r1, #0
 800144c:	2000      	movs	r0, #0
 800144e:	f002 f975 	bl	800373c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001452:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001456:	637b      	str	r3, [r7, #52]	@ 0x34
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001458:	bf00      	nop
 800145a:	4ba6      	ldr	r3, [pc, #664]	@ (80016f4 <main+0x304>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d104      	bne.n	8001470 <main+0x80>
 8001466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001468:	1e5a      	subs	r2, r3, #1
 800146a:	637a      	str	r2, [r7, #52]	@ 0x34
 800146c:	2b00      	cmp	r3, #0
 800146e:	dcf4      	bgt.n	800145a <main+0x6a>
if ( timeout < 0 )
 8001470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001472:	2b00      	cmp	r3, #0
 8001474:	da01      	bge.n	800147a <main+0x8a>
{
Error_Handler();
 8001476:	f000 fd07 	bl	8001e88 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147a:	f000 fbc5 	bl	8001c08 <MX_GPIO_Init>
  MX_I2C4_Init();
 800147e:	f000 fa77 	bl	8001970 <MX_I2C4_Init>
  MX_I2C1_Init();
 8001482:	f000 fa35 	bl	80018f0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001486:	f000 fb73 	bl	8001b70 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800148a:	f000 fb0b 	bl	8001aa4 <MX_TIM3_Init>
  MX_TIM1_Init();
 800148e:	f000 faaf 	bl	80019f0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
    BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001492:	2301      	movs	r3, #1
 8001494:	2203      	movs	r2, #3
 8001496:	2101      	movs	r1, #1
 8001498:	4897      	ldr	r0, [pc, #604]	@ (80016f8 <main+0x308>)
 800149a:	f7ff fabf 	bl	8000a1c <BMP280_Init>
    HAL_UART_Receive_IT(&huart3, uart_rx_buffer, 4);
 800149e:	2204      	movs	r2, #4
 80014a0:	4996      	ldr	r1, [pc, #600]	@ (80016fc <main+0x30c>)
 80014a2:	4897      	ldr	r0, [pc, #604]	@ (8001700 <main+0x310>)
 80014a4:	f006 ffbc 	bl	8008420 <HAL_UART_Receive_IT>
    GroveLCD_Init();
 80014a8:	f7ff ff3a 	bl	8001320 <GroveLCD_Init>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014ac:	2100      	movs	r1, #0
 80014ae:	4895      	ldr	r0, [pc, #596]	@ (8001704 <main+0x314>)
 80014b0:	f005 ff58 	bl	8007364 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80014b4:	2104      	movs	r1, #4
 80014b6:	4893      	ldr	r0, [pc, #588]	@ (8001704 <main+0x314>)
 80014b8:	f005 ff54 	bl	8007364 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80014bc:	213c      	movs	r1, #60	@ 0x3c
 80014be:	4892      	ldr	r0, [pc, #584]	@ (8001708 <main+0x318>)
 80014c0:	f006 f904 	bl	80076cc <HAL_TIM_Encoder_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
        // 1. ODCZYT TEMPERATURY
        BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 80014c4:	4991      	ldr	r1, [pc, #580]	@ (800170c <main+0x31c>)
 80014c6:	4892      	ldr	r0, [pc, #584]	@ (8001710 <main+0x320>)
 80014c8:	f7ff fbf4 	bl	8000cb4 <BMP280_ReadTemperatureAndPressure>
        // 2. POBOR SETPOINT Z ENKODERA LUB UART
        int16_t current_counter_value = (int16_t)__HAL_TIM_GET_COUNTER(&htim1);
 80014cc:	4b8e      	ldr	r3, [pc, #568]	@ (8001708 <main+0x318>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d2:	867b      	strh	r3, [r7, #50]	@ 0x32
        int16_t delta = current_counter_value - last_counter_value;
 80014d4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80014d6:	4b8f      	ldr	r3, [pc, #572]	@ (8001714 <main+0x324>)
 80014d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014dc:	b29b      	uxth	r3, r3
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	863b      	strh	r3, [r7, #48]	@ 0x30
        if (delta !=0) {
 80014e4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d010      	beq.n	800150e <main+0x11e>
            setpoint += (float)(delta );
 80014ec:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f8:	4b87      	ldr	r3, [pc, #540]	@ (8001718 <main+0x328>)
 80014fa:	edd3 7a00 	vldr	s15, [r3]
 80014fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001502:	4b85      	ldr	r3, [pc, #532]	@ (8001718 <main+0x328>)
 8001504:	edc3 7a00 	vstr	s15, [r3]
            last_counter_value = current_counter_value;}
 8001508:	4a82      	ldr	r2, [pc, #520]	@ (8001714 <main+0x324>)
 800150a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800150c:	8013      	strh	r3, [r2, #0]
        if (setpoint > 50.0f) setpoint = 50.0f;
 800150e:	4b82      	ldr	r3, [pc, #520]	@ (8001718 <main+0x328>)
 8001510:	edd3 7a00 	vldr	s15, [r3]
 8001514:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 800171c <main+0x32c>
 8001518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800151c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001520:	dd02      	ble.n	8001528 <main+0x138>
 8001522:	4b7d      	ldr	r3, [pc, #500]	@ (8001718 <main+0x328>)
 8001524:	4a7e      	ldr	r2, [pc, #504]	@ (8001720 <main+0x330>)
 8001526:	601a      	str	r2, [r3, #0]
        if (setpoint < 20.0f) setpoint = 20.0f;
 8001528:	4b7b      	ldr	r3, [pc, #492]	@ (8001718 <main+0x328>)
 800152a:	edd3 7a00 	vldr	s15, [r3]
 800152e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	d502      	bpl.n	8001542 <main+0x152>
 800153c:	4b76      	ldr	r3, [pc, #472]	@ (8001718 <main+0x328>)
 800153e:	4a79      	ldr	r2, [pc, #484]	@ (8001724 <main+0x334>)
 8001540:	601a      	str	r2, [r3, #0]

        // 2. ALGORYTM PID
         error = setpoint - temperature; //UCHYB
 8001542:	4b75      	ldr	r3, [pc, #468]	@ (8001718 <main+0x328>)
 8001544:	ed93 7a00 	vldr	s14, [r3]
 8001548:	4b71      	ldr	r3, [pc, #452]	@ (8001710 <main+0x320>)
 800154a:	edd3 7a00 	vldr	s15, [r3]
 800154e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001552:	4b75      	ldr	r3, [pc, #468]	@ (8001728 <main+0x338>)
 8001554:	edc3 7a00 	vstr	s15, [r3]
        error_integral += error * dt;
 8001558:	4b73      	ldr	r3, [pc, #460]	@ (8001728 <main+0x338>)
 800155a:	ed93 7a00 	vldr	s14, [r3]
 800155e:	4b73      	ldr	r3, [pc, #460]	@ (800172c <main+0x33c>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001568:	4b71      	ldr	r3, [pc, #452]	@ (8001730 <main+0x340>)
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001572:	4b6f      	ldr	r3, [pc, #444]	@ (8001730 <main+0x340>)
 8001574:	edc3 7a00 	vstr	s15, [r3]
        if (error_integral > 100) error_integral = 100; // ANTI WINDUP
 8001578:	4b6d      	ldr	r3, [pc, #436]	@ (8001730 <main+0x340>)
 800157a:	edd3 7a00 	vldr	s15, [r3]
 800157e:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8001734 <main+0x344>
 8001582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158a:	dd02      	ble.n	8001592 <main+0x1a2>
 800158c:	4b68      	ldr	r3, [pc, #416]	@ (8001730 <main+0x340>)
 800158e:	4a6a      	ldr	r2, [pc, #424]	@ (8001738 <main+0x348>)
 8001590:	601a      	str	r2, [r3, #0]
        if (error_integral < -100) error_integral = -100;
 8001592:	4b67      	ldr	r3, [pc, #412]	@ (8001730 <main+0x340>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800173c <main+0x34c>
 800159c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	d502      	bpl.n	80015ac <main+0x1bc>
 80015a6:	4b62      	ldr	r3, [pc, #392]	@ (8001730 <main+0x340>)
 80015a8:	4a65      	ldr	r2, [pc, #404]	@ (8001740 <main+0x350>)
 80015aa:	601a      	str	r2, [r3, #0]
        float derivative = (error - last_error) / dt; // ROZNICZKOWANIE
 80015ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001728 <main+0x338>)
 80015ae:	ed93 7a00 	vldr	s14, [r3]
 80015b2:	4b64      	ldr	r3, [pc, #400]	@ (8001744 <main+0x354>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015bc:	4b5b      	ldr	r3, [pc, #364]	@ (800172c <main+0x33c>)
 80015be:	ed93 7a00 	vldr	s14, [r3]
 80015c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         u = (Kp * error + Ki * error_integral + Kd * derivative); // U
 80015ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001748 <main+0x358>)
 80015cc:	ed93 7a00 	vldr	s14, [r3]
 80015d0:	4b55      	ldr	r3, [pc, #340]	@ (8001728 <main+0x338>)
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015da:	4b5c      	ldr	r3, [pc, #368]	@ (800174c <main+0x35c>)
 80015dc:	edd3 6a00 	vldr	s13, [r3]
 80015e0:	4b53      	ldr	r3, [pc, #332]	@ (8001730 <main+0x340>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ee:	4b58      	ldr	r3, [pc, #352]	@ (8001750 <main+0x360>)
 80015f0:	edd3 6a00 	vldr	s13, [r3]
 80015f4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001600:	4b54      	ldr	r3, [pc, #336]	@ (8001754 <main+0x364>)
 8001602:	edc3 7a00 	vstr	s15, [r3]
        if (u > 1.0f) u = 1.0f;
 8001606:	4b53      	ldr	r3, [pc, #332]	@ (8001754 <main+0x364>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001610:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001618:	dd03      	ble.n	8001622 <main+0x232>
 800161a:	4b4e      	ldr	r3, [pc, #312]	@ (8001754 <main+0x364>)
 800161c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001620:	601a      	str	r2, [r3, #0]
        if (u < 0.0f) u = 0.0f; // NASYCENIE
 8001622:	4b4c      	ldr	r3, [pc, #304]	@ (8001754 <main+0x364>)
 8001624:	edd3 7a00 	vldr	s15, [r3]
 8001628:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001630:	d503      	bpl.n	800163a <main+0x24a>
 8001632:	4b48      	ldr	r3, [pc, #288]	@ (8001754 <main+0x364>)
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
        // 3. STEROWANIE PWM
        uint32_t pwm_value = (uint32_t)(u * 1000.0f);
 800163a:	4b46      	ldr	r3, [pc, #280]	@ (8001754 <main+0x364>)
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001758 <main+0x368>
 8001644:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800164c:	ee17 3a90 	vmov	r3, s15
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t fan_pwm = (uint32_t)(fan * 1000.f);
 8001652:	4b42      	ldr	r3, [pc, #264]	@ (800175c <main+0x36c>)
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001758 <main+0x368>
 800165c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001660:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001664:	ee17 3a90 	vmov	r3, s15
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm_value);
 800166a:	4b26      	ldr	r3, [pc, #152]	@ (8001704 <main+0x314>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001670:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, fan_pwm);
 8001672:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <main+0x314>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001678:	639a      	str	r2, [r3, #56]	@ 0x38
        // 4. WYWIETLANIE I DIAGNOSTYKA
        last_error = error;
 800167a:	4b2b      	ldr	r3, [pc, #172]	@ (8001728 <main+0x338>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a31      	ldr	r2, [pc, #196]	@ (8001744 <main+0x354>)
 8001680:	6013      	str	r3, [r2, #0]
        GroveLCD_SetCursor(0, 0);
 8001682:	2100      	movs	r1, #0
 8001684:	2000      	movs	r0, #0
 8001686:	f7ff fe76 	bl	8001376 <GroveLCD_SetCursor>
        sprintf(text, "T:%.2f -> %.1f ", temperature, setpoint);
 800168a:	4b21      	ldr	r3, [pc, #132]	@ (8001710 <main+0x320>)
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001694:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <main+0x328>)
 8001696:	edd3 7a00 	vldr	s15, [r3]
 800169a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800169e:	1d38      	adds	r0, r7, #4
 80016a0:	ed8d 7b00 	vstr	d7, [sp]
 80016a4:	ec53 2b16 	vmov	r2, r3, d6
 80016a8:	492d      	ldr	r1, [pc, #180]	@ (8001760 <main+0x370>)
 80016aa:	f009 ff1d 	bl	800b4e8 <siprintf>
        GroveLCD_Print(text);
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fe79 	bl	80013a8 <GroveLCD_Print>
        GroveLCD_SetCursor(0, 1);
 80016b6:	2101      	movs	r1, #1
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff fe5c 	bl	8001376 <GroveLCD_SetCursor>
        sprintf(text, "PWM: %lu %%  ", (uint32_t)(u * 100));
 80016be:	4b25      	ldr	r3, [pc, #148]	@ (8001754 <main+0x364>)
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001734 <main+0x344>
 80016c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	ee17 2a90 	vmov	r2, s15
 80016d6:	4923      	ldr	r1, [pc, #140]	@ (8001764 <main+0x374>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f009 ff05 	bl	800b4e8 <siprintf>
        GroveLCD_Print(text);
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fe61 	bl	80013a8 <GroveLCD_Print>
        HAL_UART_Transmit(&huart3, (uint8_t*)&temperature, 4, 100);
 80016e6:	2364      	movs	r3, #100	@ 0x64
 80016e8:	2204      	movs	r2, #4
 80016ea:	4909      	ldr	r1, [pc, #36]	@ (8001710 <main+0x320>)
 80016ec:	4804      	ldr	r0, [pc, #16]	@ (8001700 <main+0x310>)
 80016ee:	f006 fe09 	bl	8008304 <HAL_UART_Transmit>
 80016f2:	e039      	b.n	8001768 <main+0x378>
 80016f4:	58024400 	.word	0x58024400
 80016f8:	24000230 	.word	0x24000230
 80016fc:	24000420 	.word	0x24000420
 8001700:	24000370 	.word	0x24000370
 8001704:	24000324 	.word	0x24000324
 8001708:	240002d8 	.word	0x240002d8
 800170c:	24000408 	.word	0x24000408
 8001710:	24000404 	.word	0x24000404
 8001714:	24000424 	.word	0x24000424
 8001718:	24000008 	.word	0x24000008
 800171c:	42480000 	.word	0x42480000
 8001720:	42480000 	.word	0x42480000
 8001724:	41a00000 	.word	0x41a00000
 8001728:	24000414 	.word	0x24000414
 800172c:	24000018 	.word	0x24000018
 8001730:	2400040c 	.word	0x2400040c
 8001734:	42c80000 	.word	0x42c80000
 8001738:	42c80000 	.word	0x42c80000
 800173c:	c2c80000 	.word	0xc2c80000
 8001740:	c2c80000 	.word	0xc2c80000
 8001744:	24000410 	.word	0x24000410
 8001748:	2400000c 	.word	0x2400000c
 800174c:	24000010 	.word	0x24000010
 8001750:	24000014 	.word	0x24000014
 8001754:	24000418 	.word	0x24000418
 8001758:	447a0000 	.word	0x447a0000
 800175c:	2400001c 	.word	0x2400001c
 8001760:	0800d688 	.word	0x0800d688
 8001764:	0800d698 	.word	0x0800d698
         error_percent = (error / setpoint) * 100.0f;
 8001768:	4b27      	ldr	r3, [pc, #156]	@ (8001808 <main+0x418>)
 800176a:	edd3 6a00 	vldr	s13, [r3]
 800176e:	4b27      	ldr	r3, [pc, #156]	@ (800180c <main+0x41c>)
 8001770:	ed93 7a00 	vldr	s14, [r3]
 8001774:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001778:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001810 <main+0x420>
 800177c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001780:	4b24      	ldr	r3, [pc, #144]	@ (8001814 <main+0x424>)
 8001782:	edc3 7a00 	vstr	s15, [r3]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	210f      	movs	r1, #15
 800178a:	4823      	ldr	r0, [pc, #140]	@ (8001818 <main+0x428>)
 800178c:	f001 ffa2 	bl	80036d4 <HAL_GPIO_WritePin>
        if (error_percent > 0.01) {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);}
 8001790:	4b20      	ldr	r3, [pc, #128]	@ (8001814 <main+0x424>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800179a:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 80017f8 <main+0x408>
 800179e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd05      	ble.n	80017b4 <main+0x3c4>
 80017a8:	2201      	movs	r2, #1
 80017aa:	2101      	movs	r1, #1
 80017ac:	481a      	ldr	r0, [pc, #104]	@ (8001818 <main+0x428>)
 80017ae:	f001 ff91 	bl	80036d4 <HAL_GPIO_WritePin>
 80017b2:	e01b      	b.n	80017ec <main+0x3fc>
        else if (error_percent < -0.01) {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);}
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <main+0x424>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017be:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8001800 <main+0x410>
 80017c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	d505      	bpl.n	80017d8 <main+0x3e8>
 80017cc:	2201      	movs	r2, #1
 80017ce:	2104      	movs	r1, #4
 80017d0:	4811      	ldr	r0, [pc, #68]	@ (8001818 <main+0x428>)
 80017d2:	f001 ff7f 	bl	80036d4 <HAL_GPIO_WritePin>
 80017d6:	e009      	b.n	80017ec <main+0x3fc>
        else {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2102      	movs	r1, #2
 80017dc:	480e      	ldr	r0, [pc, #56]	@ (8001818 <main+0x428>)
 80017de:	f001 ff79 	bl	80036d4 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET) ;}
 80017e2:	2201      	movs	r2, #1
 80017e4:	2108      	movs	r1, #8
 80017e6:	480c      	ldr	r0, [pc, #48]	@ (8001818 <main+0x428>)
 80017e8:	f001 ff74 	bl	80036d4 <HAL_GPIO_WritePin>
        HAL_Delay(500); // Nasze dt = 0.5s
 80017ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017f0:	f000 ff1c 	bl	800262c <HAL_Delay>
  {
 80017f4:	e666      	b.n	80014c4 <main+0xd4>
 80017f6:	bf00      	nop
 80017f8:	47ae147b 	.word	0x47ae147b
 80017fc:	3f847ae1 	.word	0x3f847ae1
 8001800:	47ae147b 	.word	0x47ae147b
 8001804:	bf847ae1 	.word	0xbf847ae1
 8001808:	24000414 	.word	0x24000414
 800180c:	24000008 	.word	0x24000008
 8001810:	42c80000 	.word	0x42c80000
 8001814:	2400041c 	.word	0x2400041c
 8001818:	58020c00 	.word	0x58020c00

0800181c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b09c      	sub	sp, #112	@ 0x70
 8001820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001826:	224c      	movs	r2, #76	@ 0x4c
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f009 fec1 	bl	800b5b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	2220      	movs	r2, #32
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f009 febb 	bl	800b5b2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800183c:	2004      	movs	r0, #4
 800183e:	f002 fecd 	bl	80045dc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	4b28      	ldr	r3, [pc, #160]	@ (80018e8 <SystemClock_Config+0xcc>)
 8001848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800184a:	4a27      	ldr	r2, [pc, #156]	@ (80018e8 <SystemClock_Config+0xcc>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001852:	4b25      	ldr	r3, [pc, #148]	@ (80018e8 <SystemClock_Config+0xcc>)
 8001854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	603b      	str	r3, [r7, #0]
 800185c:	4b23      	ldr	r3, [pc, #140]	@ (80018ec <SystemClock_Config+0xd0>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001864:	4a21      	ldr	r2, [pc, #132]	@ (80018ec <SystemClock_Config+0xd0>)
 8001866:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800186a:	6193      	str	r3, [r2, #24]
 800186c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ec <SystemClock_Config+0xd0>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001878:	bf00      	nop
 800187a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <SystemClock_Config+0xd0>)
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001886:	d1f8      	bne.n	800187a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001888:	2302      	movs	r3, #2
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800188c:	2301      	movs	r3, #1
 800188e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001890:	2340      	movs	r3, #64	@ 0x40
 8001892:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001894:	2300      	movs	r3, #0
 8001896:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800189c:	4618      	mov	r0, r3
 800189e:	f002 fef7 	bl	8004690 <HAL_RCC_OscConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80018a8:	f000 faee 	bl	8001e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ac:	233f      	movs	r3, #63	@ 0x3f
 80018ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80018b8:	2300      	movs	r3, #0
 80018ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80018c0:	2340      	movs	r3, #64	@ 0x40
 80018c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80018c8:	2340      	movs	r3, #64	@ 0x40
 80018ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	2101      	movs	r1, #1
 80018d0:	4618      	mov	r0, r3
 80018d2:	f003 fb37 	bl	8004f44 <HAL_RCC_ClockConfig>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018dc:	f000 fad4 	bl	8001e88 <Error_Handler>
  }
}
 80018e0:	bf00      	nop
 80018e2:	3770      	adds	r7, #112	@ 0x70
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	58000400 	.word	0x58000400
 80018ec:	58024800 	.word	0x58024800

080018f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001964 <MX_I2C1_Init+0x74>)
 80018f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001968 <MX_I2C1_Init+0x78>)
 80018f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80018fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <MX_I2C1_Init+0x74>)
 80018fc:	4a1b      	ldr	r2, [pc, #108]	@ (800196c <MX_I2C1_Init+0x7c>)
 80018fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001900:	4b18      	ldr	r3, [pc, #96]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001908:	2201      	movs	r2, #1
 800190a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800190c:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <MX_I2C1_Init+0x74>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001912:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001918:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <MX_I2C1_Init+0x74>)
 800191a:	2200      	movs	r2, #0
 800191c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001920:	2200      	movs	r2, #0
 8001922:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001924:	4b0f      	ldr	r3, [pc, #60]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001926:	2200      	movs	r2, #0
 8001928:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800192a:	480e      	ldr	r0, [pc, #56]	@ (8001964 <MX_I2C1_Init+0x74>)
 800192c:	f001 ff1a 	bl	8003764 <HAL_I2C_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001936:	f000 faa7 	bl	8001e88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800193a:	2100      	movs	r1, #0
 800193c:	4809      	ldr	r0, [pc, #36]	@ (8001964 <MX_I2C1_Init+0x74>)
 800193e:	f002 fdb5 	bl	80044ac <HAL_I2CEx_ConfigAnalogFilter>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001948:	f000 fa9e 	bl	8001e88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800194c:	2100      	movs	r1, #0
 800194e:	4805      	ldr	r0, [pc, #20]	@ (8001964 <MX_I2C1_Init+0x74>)
 8001950:	f002 fdf7 	bl	8004542 <HAL_I2CEx_ConfigDigitalFilter>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800195a:	f000 fa95 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	24000230 	.word	0x24000230
 8001968:	40005400 	.word	0x40005400
 800196c:	00707cbb 	.word	0x00707cbb

08001970 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001974:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <MX_I2C4_Init+0x74>)
 8001976:	4a1c      	ldr	r2, [pc, #112]	@ (80019e8 <MX_I2C4_Init+0x78>)
 8001978:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00707CBB;
 800197a:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <MX_I2C4_Init+0x74>)
 800197c:	4a1b      	ldr	r2, [pc, #108]	@ (80019ec <MX_I2C4_Init+0x7c>)
 800197e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001980:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <MX_I2C4_Init+0x74>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001986:	4b17      	ldr	r3, [pc, #92]	@ (80019e4 <MX_I2C4_Init+0x74>)
 8001988:	2201      	movs	r2, #1
 800198a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800198c:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <MX_I2C4_Init+0x74>)
 800198e:	2200      	movs	r2, #0
 8001990:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001992:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <MX_I2C4_Init+0x74>)
 8001994:	2200      	movs	r2, #0
 8001996:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <MX_I2C4_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <MX_I2C4_Init+0x74>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <MX_I2C4_Init+0x74>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80019aa:	480e      	ldr	r0, [pc, #56]	@ (80019e4 <MX_I2C4_Init+0x74>)
 80019ac:	f001 feda 	bl	8003764 <HAL_I2C_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80019b6:	f000 fa67 	bl	8001e88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019ba:	2100      	movs	r1, #0
 80019bc:	4809      	ldr	r0, [pc, #36]	@ (80019e4 <MX_I2C4_Init+0x74>)
 80019be:	f002 fd75 	bl	80044ac <HAL_I2CEx_ConfigAnalogFilter>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80019c8:	f000 fa5e 	bl	8001e88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80019cc:	2100      	movs	r1, #0
 80019ce:	4805      	ldr	r0, [pc, #20]	@ (80019e4 <MX_I2C4_Init+0x74>)
 80019d0:	f002 fdb7 	bl	8004542 <HAL_I2CEx_ConfigDigitalFilter>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80019da:	f000 fa55 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	24000284 	.word	0x24000284
 80019e8:	58001c00 	.word	0x58001c00
 80019ec:	00707cbb 	.word	0x00707cbb

080019f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08c      	sub	sp, #48	@ 0x30
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	2224      	movs	r2, #36	@ 0x24
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f009 fdd7 	bl	800b5b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	463b      	mov	r3, r7
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a10:	4a23      	ldr	r2, [pc, #140]	@ (8001aa0 <MX_TIM1_Init+0xb0>)
 8001a12:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a14:	4b21      	ldr	r3, [pc, #132]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1a:	4b20      	ldr	r3, [pc, #128]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 30;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a22:	221e      	movs	r2, #30
 8001a24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a40:	2301      	movs	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a50:	2301      	movs	r3, #1
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a5c:	f107 030c 	add.w	r3, r7, #12
 8001a60:	4619      	mov	r1, r3
 8001a62:	480e      	ldr	r0, [pc, #56]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a64:	f005 fd8c 	bl	8007580 <HAL_TIM_Encoder_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001a6e:	f000 fa0b 	bl	8001e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a72:	2300      	movs	r3, #0
 8001a74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a7e:	463b      	mov	r3, r7
 8001a80:	4619      	mov	r1, r3
 8001a82:	4806      	ldr	r0, [pc, #24]	@ (8001a9c <MX_TIM1_Init+0xac>)
 8001a84:	f006 fb60 	bl	8008148 <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001a8e:	f000 f9fb 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	3730      	adds	r7, #48	@ 0x30
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	240002d8 	.word	0x240002d8
 8001aa0:	40010000 	.word	0x40010000

08001aa4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08a      	sub	sp, #40	@ 0x28
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
 8001ac4:	615a      	str	r2, [r3, #20]
 8001ac6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ac8:	4b27      	ldr	r3, [pc, #156]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001aca:	4a28      	ldr	r2, [pc, #160]	@ (8001b6c <MX_TIM3_Init+0xc8>)
 8001acc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8001ace:	4b26      	ldr	r3, [pc, #152]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001ad0:	223f      	movs	r2, #63	@ 0x3f
 8001ad2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001ada:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001adc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ae0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae2:	4b21      	ldr	r3, [pc, #132]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001aea:	2280      	movs	r2, #128	@ 0x80
 8001aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001aee:	481e      	ldr	r0, [pc, #120]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001af0:	f005 fbe0 	bl	80072b4 <HAL_TIM_PWM_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001afa:	f000 f9c5 	bl	8001e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b06:	f107 031c 	add.w	r3, r7, #28
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4816      	ldr	r0, [pc, #88]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001b0e:	f006 fb1b 	bl	8008148 <HAL_TIMEx_MasterConfigSynchronization>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001b18:	f000 f9b6 	bl	8001e88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b1c:	2360      	movs	r3, #96	@ 0x60
 8001b1e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4619      	mov	r1, r3
 8001b32:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001b34:	f005 fe58 	bl	80077e8 <HAL_TIM_PWM_ConfigChannel>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001b3e:	f000 f9a3 	bl	8001e88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b42:	463b      	mov	r3, r7
 8001b44:	2204      	movs	r2, #4
 8001b46:	4619      	mov	r1, r3
 8001b48:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001b4a:	f005 fe4d 	bl	80077e8 <HAL_TIM_PWM_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001b54:	f000 f998 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b58:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <MX_TIM3_Init+0xc4>)
 8001b5a:	f000 fadb 	bl	8002114 <HAL_TIM_MspPostInit>

}
 8001b5e:	bf00      	nop
 8001b60:	3728      	adds	r7, #40	@ 0x28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	24000324 	.word	0x24000324
 8001b6c:	40000400 	.word	0x40000400

08001b70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b74:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b76:	4a23      	ldr	r2, [pc, #140]	@ (8001c04 <MX_USART3_UART_Init+0x94>)
 8001b78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b7a:	4b21      	ldr	r3, [pc, #132]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b82:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b88:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b96:	220c      	movs	r2, #12
 8001b98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba0:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ba6:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bac:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bb2:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bb8:	4811      	ldr	r0, [pc, #68]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bba:	f006 fb53 	bl	8008264 <HAL_UART_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001bc4:	f000 f960 	bl	8001e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bc8:	2100      	movs	r1, #0
 8001bca:	480d      	ldr	r0, [pc, #52]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bcc:	f008 fec9 	bl	800a962 <HAL_UARTEx_SetTxFifoThreshold>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001bd6:	f000 f957 	bl	8001e88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4808      	ldr	r0, [pc, #32]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bde:	f008 fefe 	bl	800a9de <HAL_UARTEx_SetRxFifoThreshold>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001be8:	f000 f94e 	bl	8001e88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001bec:	4804      	ldr	r0, [pc, #16]	@ (8001c00 <MX_USART3_UART_Init+0x90>)
 8001bee:	f008 fe7f 	bl	800a8f0 <HAL_UARTEx_DisableFifoMode>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001bf8:	f000 f946 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	24000370 	.word	0x24000370
 8001c04:	40004800 	.word	0x40004800

08001c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08c      	sub	sp, #48	@ 0x30
 8001c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1e:	4b70      	ldr	r3, [pc, #448]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c24:	4a6e      	ldr	r2, [pc, #440]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c2e:	4b6c      	ldr	r3, [pc, #432]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3c:	4b68      	ldr	r3, [pc, #416]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c42:	4a67      	ldr	r2, [pc, #412]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c4c:	4b64      	ldr	r3, [pc, #400]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c5a:	4b61      	ldr	r3, [pc, #388]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c60:	4a5f      	ldr	r2, [pc, #380]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c62:	f043 0320 	orr.w	r3, r3, #32
 8001c66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c78:	4b59      	ldr	r3, [pc, #356]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c7e:	4a58      	ldr	r2, [pc, #352]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c80:	f043 0310 	orr.w	r3, r3, #16
 8001c84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c88:	4b55      	ldr	r3, [pc, #340]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c8e:	f003 0310 	and.w	r3, r3, #16
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	4b52      	ldr	r3, [pc, #328]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c9c:	4a50      	ldr	r2, [pc, #320]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca6:	4b4e      	ldr	r3, [pc, #312]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb4:	4b4a      	ldr	r3, [pc, #296]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cba:	4a49      	ldr	r2, [pc, #292]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc4:	4b46      	ldr	r3, [pc, #280]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cd2:	4b43      	ldr	r3, [pc, #268]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001cd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cd8:	4a41      	ldr	r2, [pc, #260]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8001de0 <MX_GPIO_Init+0x1d8>)
 8001ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	2107      	movs	r1, #7
 8001cf4:	483b      	ldr	r0, [pc, #236]	@ (8001de4 <MX_GPIO_Init+0x1dc>)
 8001cf6:	f001 fced 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001cfa:	2332      	movs	r3, #50	@ 0x32
 8001cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d0a:	230b      	movs	r3, #11
 8001d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	4619      	mov	r1, r3
 8001d14:	4834      	ldr	r0, [pc, #208]	@ (8001de8 <MX_GPIO_Init+0x1e0>)
 8001d16:	f001 fb2d 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001d1a:	2386      	movs	r3, #134	@ 0x86
 8001d1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d2a:	230b      	movs	r3, #11
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2e:	f107 031c 	add.w	r3, r7, #28
 8001d32:	4619      	mov	r1, r3
 8001d34:	482d      	ldr	r0, [pc, #180]	@ (8001dec <MX_GPIO_Init+0x1e4>)
 8001d36:	f001 fb1d 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d4c:	230b      	movs	r3, #11
 8001d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d50:	f107 031c 	add.w	r3, r7, #28
 8001d54:	4619      	mov	r1, r3
 8001d56:	4826      	ldr	r0, [pc, #152]	@ (8001df0 <MX_GPIO_Init+0x1e8>)
 8001d58:	f001 fb0c 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001d5c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d62:	2302      	movs	r3, #2
 8001d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001d6e:	230a      	movs	r3, #10
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	4619      	mov	r1, r3
 8001d78:	481c      	ldr	r0, [pc, #112]	@ (8001dec <MX_GPIO_Init+0x1e4>)
 8001d7a:	f001 fafb 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001d7e:	2307      	movs	r3, #7
 8001d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d8e:	f107 031c 	add.w	r3, r7, #28
 8001d92:	4619      	mov	r1, r3
 8001d94:	4813      	ldr	r0, [pc, #76]	@ (8001de4 <MX_GPIO_Init+0x1dc>)
 8001d96:	f001 faed 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001d9a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001d9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001dac:	230b      	movs	r3, #11
 8001dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	4619      	mov	r1, r3
 8001db6:	480f      	ldr	r0, [pc, #60]	@ (8001df4 <MX_GPIO_Init+0x1ec>)
 8001db8:	f001 fadc 	bl	8003374 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8001dbc:	230f      	movs	r3, #15
 8001dbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dcc:	f107 031c 	add.w	r3, r7, #28
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4804      	ldr	r0, [pc, #16]	@ (8001de4 <MX_GPIO_Init+0x1dc>)
 8001dd4:	f001 face 	bl	8003374 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dd8:	bf00      	nop
 8001dda:	3730      	adds	r7, #48	@ 0x30
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	58024400 	.word	0x58024400
 8001de4:	58020c00 	.word	0x58020c00
 8001de8:	58020800 	.word	0x58020800
 8001dec:	58020000 	.word	0x58020000
 8001df0:	58020400 	.word	0x58020400
 8001df4:	58021800 	.word	0x58021800

08001df8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a19      	ldr	r2, [pc, #100]	@ (8001e6c <HAL_UART_RxCpltCallback+0x74>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d12c      	bne.n	8001e64 <HAL_UART_RxCpltCallback+0x6c>
        float new_sp = *(float*)uart_rx_buffer;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <HAL_UART_RxCpltCallback+0x78>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	60fb      	str	r3, [r7, #12]

        if (new_sp >= 20.0f && new_sp <= 50.0f) {
 8001e10:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e14:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e20:	db1b      	blt.n	8001e5a <HAL_UART_RxCpltCallback+0x62>
 8001e22:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e26:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001e74 <HAL_UART_RxCpltCallback+0x7c>
 8001e2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e32:	d812      	bhi.n	8001e5a <HAL_UART_RxCpltCallback+0x62>
            setpoint = new_sp;
 8001e34:	4a10      	ldr	r2, [pc, #64]	@ (8001e78 <HAL_UART_RxCpltCallback+0x80>)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6013      	str	r3, [r2, #0]

            __HAL_TIM_SET_COUNTER(&htim1, (uint32_t)setpoint);
 8001e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e78 <HAL_UART_RxCpltCallback+0x80>)
 8001e3c:	edd3 7a00 	vldr	s15, [r3]
 8001e40:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <HAL_UART_RxCpltCallback+0x84>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e48:	ee17 2a90 	vmov	r2, s15
 8001e4c:	625a      	str	r2, [r3, #36]	@ 0x24
            last_counter_value = (int16_t)__HAL_TIM_GET_COUNTER(&htim1);
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <HAL_UART_RxCpltCallback+0x84>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <HAL_UART_RxCpltCallback+0x88>)
 8001e58:	801a      	strh	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart3, uart_rx_buffer, 4);
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	4904      	ldr	r1, [pc, #16]	@ (8001e70 <HAL_UART_RxCpltCallback+0x78>)
 8001e5e:	4809      	ldr	r0, [pc, #36]	@ (8001e84 <HAL_UART_RxCpltCallback+0x8c>)
 8001e60:	f006 fade 	bl	8008420 <HAL_UART_Receive_IT>
    }
}
 8001e64:	bf00      	nop
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40004800 	.word	0x40004800
 8001e70:	24000420 	.word	0x24000420
 8001e74:	42480000 	.word	0x42480000
 8001e78:	24000008 	.word	0x24000008
 8001e7c:	240002d8 	.word	0x240002d8
 8001e80:	24000424 	.word	0x24000424
 8001e84:	24000370 	.word	0x24000370

08001e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e8c:	b672      	cpsid	i
}
 8001e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <Error_Handler+0x8>

08001e94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <HAL_MspInit+0x30>)
 8001e9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ea0:	4a08      	ldr	r2, [pc, #32]	@ (8001ec4 <HAL_MspInit+0x30>)
 8001ea2:	f043 0302 	orr.w	r3, r3, #2
 8001ea6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_MspInit+0x30>)
 8001eac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	607b      	str	r3, [r7, #4]
 8001eb6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	58024400 	.word	0x58024400

08001ec8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b0bc      	sub	sp, #240	@ 0xf0
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ee0:	f107 0318 	add.w	r3, r7, #24
 8001ee4:	22c0      	movs	r2, #192	@ 0xc0
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f009 fb62 	bl	800b5b2 <memset>
  if(hi2c->Instance==I2C1)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a4d      	ldr	r2, [pc, #308]	@ (8002028 <HAL_I2C_MspInit+0x160>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d146      	bne.n	8001f86 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ef8:	f04f 0208 	mov.w	r2, #8
 8001efc:	f04f 0300 	mov.w	r3, #0
 8001f00:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f0a:	f107 0318 	add.w	r3, r7, #24
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f003 fba4 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001f1a:	f7ff ffb5 	bl	8001e88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	4b43      	ldr	r3, [pc, #268]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f24:	4a41      	ldr	r2, [pc, #260]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f26:	f043 0302 	orr.w	r3, r3, #2
 8001f2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f3c:	23c0      	movs	r3, #192	@ 0xc0
 8001f3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f42:	2312      	movs	r3, #18
 8001f44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f54:	2304      	movs	r3, #4
 8001f56:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4833      	ldr	r0, [pc, #204]	@ (8002030 <HAL_I2C_MspInit+0x168>)
 8001f62:	f001 fa07 	bl	8003374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f66:	4b31      	ldr	r3, [pc, #196]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f6c:	4a2f      	ldr	r2, [pc, #188]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f76:	4b2d      	ldr	r3, [pc, #180]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001f78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001f84:	e04b      	b.n	800201e <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C4)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8002034 <HAL_I2C_MspInit+0x16c>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d146      	bne.n	800201e <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001f90:	f04f 0210 	mov.w	r2, #16
 8001f94:	f04f 0300 	mov.w	r3, #0
 8001f98:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fa2:	f107 0318 	add.w	r3, r7, #24
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f003 fb58 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8001fb2:	f7ff ff69 	bl	8001e88 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001fbe:	f043 0320 	orr.w	r3, r3, #32
 8001fc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fc6:	4b19      	ldr	r3, [pc, #100]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8001fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fcc:	f003 0320 	and.w	r3, r3, #32
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001fd4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001fd8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fdc:	2312      	movs	r3, #18
 8001fde:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ff4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	480f      	ldr	r0, [pc, #60]	@ (8002038 <HAL_I2C_MspInit+0x170>)
 8001ffc:	f001 f9ba 	bl	8003374 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002000:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8002002:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002006:	4a09      	ldr	r2, [pc, #36]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8002008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800200c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002010:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_I2C_MspInit+0x164>)
 8002012:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
}
 800201e:	bf00      	nop
 8002020:	37f0      	adds	r7, #240	@ 0xf0
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40005400 	.word	0x40005400
 800202c:	58024400 	.word	0x58024400
 8002030:	58020400 	.word	0x58020400
 8002034:	58001c00 	.word	0x58001c00
 8002038:	58021400 	.word	0x58021400

0800203c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	@ 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1a      	ldr	r2, [pc, #104]	@ (80020c4 <HAL_TIM_Encoder_MspInit+0x88>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d12e      	bne.n	80020bc <HAL_TIM_Encoder_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800205e:	4b1a      	ldr	r3, [pc, #104]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002060:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002064:	4a18      	ldr	r2, [pc, #96]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800206e:	4b16      	ldr	r3, [pc, #88]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002070:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 800207e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002082:	4a11      	ldr	r2, [pc, #68]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002084:	f043 0310 	orr.w	r3, r3, #16
 8002088:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800208c:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x8c>)
 800208e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002092:	f003 0310 	and.w	r3, r3, #16
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800209a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800209e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020ac:	2301      	movs	r3, #1
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	4619      	mov	r1, r3
 80020b6:	4805      	ldr	r0, [pc, #20]	@ (80020cc <HAL_TIM_Encoder_MspInit+0x90>)
 80020b8:	f001 f95c 	bl	8003374 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80020bc:	bf00      	nop
 80020be:	3728      	adds	r7, #40	@ 0x28
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40010000 	.word	0x40010000
 80020c8:	58024400 	.word	0x58024400
 80020cc:	58021000 	.word	0x58021000

080020d0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0b      	ldr	r2, [pc, #44]	@ (800210c <HAL_TIM_PWM_MspInit+0x3c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d10e      	bne.n	8002100 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <HAL_TIM_PWM_MspInit+0x40>)
 80020e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020e8:	4a09      	ldr	r2, [pc, #36]	@ (8002110 <HAL_TIM_PWM_MspInit+0x40>)
 80020ea:	f043 0302 	orr.w	r3, r3, #2
 80020ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020f2:	4b07      	ldr	r3, [pc, #28]	@ (8002110 <HAL_TIM_PWM_MspInit+0x40>)
 80020f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002100:	bf00      	nop
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40000400 	.word	0x40000400
 8002110:	58024400 	.word	0x58024400

08002114 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	@ 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a22      	ldr	r2, [pc, #136]	@ (80021bc <HAL_TIM_MspPostInit+0xa8>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d13d      	bne.n	80021b2 <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	4b22      	ldr	r3, [pc, #136]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 8002138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800213c:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002146:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 8002148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002154:	4b1a      	ldr	r3, [pc, #104]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 8002156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215a:	4a19      	ldr	r2, [pc, #100]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 800215c:	f043 0304 	orr.w	r3, r3, #4
 8002160:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002164:	4b16      	ldr	r3, [pc, #88]	@ (80021c0 <HAL_TIM_MspPostInit+0xac>)
 8002166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800216a:	f003 0304 	and.w	r3, r3, #4
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002172:	2340      	movs	r3, #64	@ 0x40
 8002174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	2302      	movs	r3, #2
 8002178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002182:	2302      	movs	r3, #2
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	4619      	mov	r1, r3
 800218c:	480d      	ldr	r0, [pc, #52]	@ (80021c4 <HAL_TIM_MspPostInit+0xb0>)
 800218e:	f001 f8f1 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002192:	2380      	movs	r3, #128	@ 0x80
 8002194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021a2:	2302      	movs	r3, #2
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	4619      	mov	r1, r3
 80021ac:	4806      	ldr	r0, [pc, #24]	@ (80021c8 <HAL_TIM_MspPostInit+0xb4>)
 80021ae:	f001 f8e1 	bl	8003374 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80021b2:	bf00      	nop
 80021b4:	3728      	adds	r7, #40	@ 0x28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40000400 	.word	0x40000400
 80021c0:	58024400 	.word	0x58024400
 80021c4:	58020000 	.word	0x58020000
 80021c8:	58020800 	.word	0x58020800

080021cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0ba      	sub	sp, #232	@ 0xe8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021e4:	f107 0310 	add.w	r3, r7, #16
 80021e8:	22c0      	movs	r2, #192	@ 0xc0
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f009 f9e0 	bl	800b5b2 <memset>
  if(huart->Instance==USART3)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a2b      	ldr	r2, [pc, #172]	@ (80022a4 <HAL_UART_MspInit+0xd8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d14e      	bne.n	800229a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021fc:	f04f 0202 	mov.w	r2, #2
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002208:	2300      	movs	r3, #0
 800220a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800220e:	f107 0310 	add.w	r3, r7, #16
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fa22 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800221e:	f7ff fe33 	bl	8001e88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002222:	4b21      	ldr	r3, [pc, #132]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 8002224:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002228:	4a1f      	ldr	r2, [pc, #124]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 800222a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800222e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002232:	4b1d      	ldr	r3, [pc, #116]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 8002234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002238:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002240:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 8002242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002246:	4a18      	ldr	r2, [pc, #96]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 8002248:	f043 0308 	orr.w	r3, r3, #8
 800224c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002250:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <HAL_UART_MspInit+0xdc>)
 8002252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800225e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002262:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002278:	2307      	movs	r3, #7
 800227a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800227e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002282:	4619      	mov	r1, r3
 8002284:	4809      	ldr	r0, [pc, #36]	@ (80022ac <HAL_UART_MspInit+0xe0>)
 8002286:	f001 f875 	bl	8003374 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800228a:	2200      	movs	r2, #0
 800228c:	2100      	movs	r1, #0
 800228e:	2027      	movs	r0, #39	@ 0x27
 8002290:	f000 fad7 	bl	8002842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002294:	2027      	movs	r0, #39	@ 0x27
 8002296:	f000 faee 	bl	8002876 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800229a:	bf00      	nop
 800229c:	37e8      	adds	r7, #232	@ 0xe8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40004800 	.word	0x40004800
 80022a8:	58024400 	.word	0x58024400
 80022ac:	58020c00 	.word	0x58020c00

080022b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <NMI_Handler+0x4>

080022b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <HardFault_Handler+0x4>

080022c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <MemManage_Handler+0x4>

080022c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022cc:	bf00      	nop
 80022ce:	e7fd      	b.n	80022cc <BusFault_Handler+0x4>

080022d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d4:	bf00      	nop
 80022d6:	e7fd      	b.n	80022d4 <UsageFault_Handler+0x4>

080022d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002306:	f000 f971 	bl	80025ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <USART3_IRQHandler+0x10>)
 8002316:	f006 f8cf 	bl	80084b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	24000370 	.word	0x24000370

08002324 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return 1;
 8002328:	2301      	movs	r3, #1
}
 800232a:	4618      	mov	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_kill>:

int _kill(int pid, int sig)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800233e:	f009 f98b 	bl	800b658 <__errno>
 8002342:	4603      	mov	r3, r0
 8002344:	2216      	movs	r2, #22
 8002346:	601a      	str	r2, [r3, #0]
  return -1;
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800234c:	4618      	mov	r0, r3
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_exit>:

void _exit (int status)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800235c:	f04f 31ff 	mov.w	r1, #4294967295
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f7ff ffe7 	bl	8002334 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002366:	bf00      	nop
 8002368:	e7fd      	b.n	8002366 <_exit+0x12>

0800236a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e00a      	b.n	8002392 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800237c:	f3af 8000 	nop.w
 8002380:	4601      	mov	r1, r0
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	60ba      	str	r2, [r7, #8]
 8002388:	b2ca      	uxtb	r2, r1
 800238a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	3301      	adds	r3, #1
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	429a      	cmp	r2, r3
 8002398:	dbf0      	blt.n	800237c <_read+0x12>
  }

  return len;
 800239a:	687b      	ldr	r3, [r7, #4]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	e009      	b.n	80023ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	60ba      	str	r2, [r7, #8]
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	3301      	adds	r3, #1
 80023c8:	617b      	str	r3, [r7, #20]
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	dbf1      	blt.n	80023b6 <_write+0x12>
  }
  return len;
 80023d2:	687b      	ldr	r3, [r7, #4]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <_close>:

int _close(int file)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002404:	605a      	str	r2, [r3, #4]
  return 0;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <_isatty>:

int _isatty(int file)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800241c:	2301      	movs	r3, #1
}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800242a:	b480      	push	{r7}
 800242c:	b085      	sub	sp, #20
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	60b9      	str	r1, [r7, #8]
 8002434:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800244c:	4a14      	ldr	r2, [pc, #80]	@ (80024a0 <_sbrk+0x5c>)
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <_sbrk+0x60>)
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002458:	4b13      	ldr	r3, [pc, #76]	@ (80024a8 <_sbrk+0x64>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d102      	bne.n	8002466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002460:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <_sbrk+0x64>)
 8002462:	4a12      	ldr	r2, [pc, #72]	@ (80024ac <_sbrk+0x68>)
 8002464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002466:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <_sbrk+0x64>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	429a      	cmp	r2, r3
 8002472:	d207      	bcs.n	8002484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002474:	f009 f8f0 	bl	800b658 <__errno>
 8002478:	4603      	mov	r3, r0
 800247a:	220c      	movs	r2, #12
 800247c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800247e:	f04f 33ff 	mov.w	r3, #4294967295
 8002482:	e009      	b.n	8002498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002484:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <_sbrk+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800248a:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <_sbrk+0x64>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4413      	add	r3, r2
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <_sbrk+0x64>)
 8002494:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002496:	68fb      	ldr	r3, [r7, #12]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	24080000 	.word	0x24080000
 80024a4:	00000400 	.word	0x00000400
 80024a8:	24000428 	.word	0x24000428
 80024ac:	24000580 	.word	0x24000580

080024b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80024b0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80024ec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80024b4:	f7fe fa00 	bl	80008b8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80024b8:	f7fe f950 	bl	800075c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024bc:	480c      	ldr	r0, [pc, #48]	@ (80024f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024be:	490d      	ldr	r1, [pc, #52]	@ (80024f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024c0:	4a0d      	ldr	r2, [pc, #52]	@ (80024f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c4:	e002      	b.n	80024cc <LoopCopyDataInit>

080024c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ca:	3304      	adds	r3, #4

080024cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024d0:	d3f9      	bcc.n	80024c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024d2:	4a0a      	ldr	r2, [pc, #40]	@ (80024fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002500 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d8:	e001      	b.n	80024de <LoopFillZerobss>

080024da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024dc:	3204      	adds	r2, #4

080024de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024e0:	d3fb      	bcc.n	80024da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024e2:	f009 f8bf 	bl	800b664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e6:	f7fe ff83 	bl	80013f0 <main>
  bx  lr
 80024ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024ec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80024f0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80024f4:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 80024f8:	0800da64 	.word	0x0800da64
  ldr r2, =_sbss
 80024fc:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8002500:	2400057c 	.word	0x2400057c

08002504 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC3_IRQHandler>
	...

08002508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800250e:	2003      	movs	r0, #3
 8002510:	f000 f98c 	bl	800282c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002514:	f002 fecc 	bl	80052b0 <HAL_RCC_GetSysClockFreq>
 8002518:	4602      	mov	r2, r0
 800251a:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <HAL_Init+0x68>)
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	f003 030f 	and.w	r3, r3, #15
 8002524:	4913      	ldr	r1, [pc, #76]	@ (8002574 <HAL_Init+0x6c>)
 8002526:	5ccb      	ldrb	r3, [r1, r3]
 8002528:	f003 031f 	and.w	r3, r3, #31
 800252c:	fa22 f303 	lsr.w	r3, r2, r3
 8002530:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002532:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <HAL_Init+0x68>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	4a0e      	ldr	r2, [pc, #56]	@ (8002574 <HAL_Init+0x6c>)
 800253c:	5cd3      	ldrb	r3, [r2, r3]
 800253e:	f003 031f 	and.w	r3, r3, #31
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	fa22 f303 	lsr.w	r3, r2, r3
 8002548:	4a0b      	ldr	r2, [pc, #44]	@ (8002578 <HAL_Init+0x70>)
 800254a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800254c:	4a0b      	ldr	r2, [pc, #44]	@ (800257c <HAL_Init+0x74>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002552:	2000      	movs	r0, #0
 8002554:	f000 f814 	bl	8002580 <HAL_InitTick>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e002      	b.n	8002568 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002562:	f7ff fc97 	bl	8001e94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	58024400 	.word	0x58024400
 8002574:	0800d6a8 	.word	0x0800d6a8
 8002578:	24000004 	.word	0x24000004
 800257c:	24000000 	.word	0x24000000

08002580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002588:	4b15      	ldr	r3, [pc, #84]	@ (80025e0 <HAL_InitTick+0x60>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e021      	b.n	80025d8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002594:	4b13      	ldr	r3, [pc, #76]	@ (80025e4 <HAL_InitTick+0x64>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <HAL_InitTick+0x60>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	4619      	mov	r1, r3
 800259e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f971 	bl	8002892 <HAL_SYSTICK_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00e      	b.n	80025d8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b0f      	cmp	r3, #15
 80025be:	d80a      	bhi.n	80025d6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c0:	2200      	movs	r2, #0
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f000 f93b 	bl	8002842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025cc:	4a06      	ldr	r2, [pc, #24]	@ (80025e8 <HAL_InitTick+0x68>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e000      	b.n	80025d8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	24000024 	.word	0x24000024
 80025e4:	24000000 	.word	0x24000000
 80025e8:	24000020 	.word	0x24000020

080025ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025f0:	4b06      	ldr	r3, [pc, #24]	@ (800260c <HAL_IncTick+0x20>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_IncTick+0x24>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4413      	add	r3, r2
 80025fc:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <HAL_IncTick+0x24>)
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	24000024 	.word	0x24000024
 8002610:	2400042c 	.word	0x2400042c

08002614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return uwTick;
 8002618:	4b03      	ldr	r3, [pc, #12]	@ (8002628 <HAL_GetTick+0x14>)
 800261a:	681b      	ldr	r3, [r3, #0]
}
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	2400042c 	.word	0x2400042c

0800262c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002634:	f7ff ffee 	bl	8002614 <HAL_GetTick>
 8002638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d005      	beq.n	8002652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002646:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <HAL_Delay+0x44>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4413      	add	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002652:	bf00      	nop
 8002654:	f7ff ffde 	bl	8002614 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	d8f7      	bhi.n	8002654 <HAL_Delay+0x28>
  {
  }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	24000024 	.word	0x24000024

08002674 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002678:	4b03      	ldr	r3, [pc, #12]	@ (8002688 <HAL_GetREVID+0x14>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	0c1b      	lsrs	r3, r3, #16
}
 800267e:	4618      	mov	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	5c001000 	.word	0x5c001000

0800268c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <__NVIC_SetPriorityGrouping+0x40>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ba:	4a04      	ldr	r2, [pc, #16]	@ (80026cc <__NVIC_SetPriorityGrouping+0x40>)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	60d3      	str	r3, [r2, #12]
}
 80026c0:	bf00      	nop
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00
 80026d0:	05fa0000 	.word	0x05fa0000

080026d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4907      	ldr	r1, [pc, #28]	@ (8002728 <__NVIC_EnableIRQ+0x38>)
 800270a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000e100 	.word	0xe000e100

0800272c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002738:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800273c:	2b00      	cmp	r3, #0
 800273e:	db0a      	blt.n	8002756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	b2da      	uxtb	r2, r3
 8002744:	490c      	ldr	r1, [pc, #48]	@ (8002778 <__NVIC_SetPriority+0x4c>)
 8002746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800274a:	0112      	lsls	r2, r2, #4
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	440b      	add	r3, r1
 8002750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002754:	e00a      	b.n	800276c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	b2da      	uxtb	r2, r3
 800275a:	4908      	ldr	r1, [pc, #32]	@ (800277c <__NVIC_SetPriority+0x50>)
 800275c:	88fb      	ldrh	r3, [r7, #6]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	3b04      	subs	r3, #4
 8002764:	0112      	lsls	r2, r2, #4
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	440b      	add	r3, r1
 800276a:	761a      	strb	r2, [r3, #24]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000e100 	.word	0xe000e100
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002780:	b480      	push	{r7}
 8002782:	b089      	sub	sp, #36	@ 0x24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f1c3 0307 	rsb	r3, r3, #7
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf28      	it	cs
 800279e:	2304      	movcs	r3, #4
 80027a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3304      	adds	r3, #4
 80027a6:	2b06      	cmp	r3, #6
 80027a8:	d902      	bls.n	80027b0 <NVIC_EncodePriority+0x30>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3b03      	subs	r3, #3
 80027ae:	e000      	b.n	80027b2 <NVIC_EncodePriority+0x32>
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	401a      	ands	r2, r3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43d9      	mvns	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	4313      	orrs	r3, r2
         );
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3724      	adds	r7, #36	@ 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027f8:	d301      	bcc.n	80027fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00f      	b.n	800281e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <SysTick_Config+0x40>)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3b01      	subs	r3, #1
 8002804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002806:	210f      	movs	r1, #15
 8002808:	f04f 30ff 	mov.w	r0, #4294967295
 800280c:	f7ff ff8e 	bl	800272c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002810:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <SysTick_Config+0x40>)
 8002812:	2200      	movs	r2, #0
 8002814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002816:	4b04      	ldr	r3, [pc, #16]	@ (8002828 <SysTick_Config+0x40>)
 8002818:	2207      	movs	r2, #7
 800281a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	e000e010 	.word	0xe000e010

0800282c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff ff29 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b086      	sub	sp, #24
 8002846:	af00      	add	r7, sp, #0
 8002848:	4603      	mov	r3, r0
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002850:	f7ff ff40 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002854:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	68b9      	ldr	r1, [r7, #8]
 800285a:	6978      	ldr	r0, [r7, #20]
 800285c:	f7ff ff90 	bl	8002780 <NVIC_EncodePriority>
 8002860:	4602      	mov	r2, r0
 8002862:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff ff5f 	bl	800272c <__NVIC_SetPriority>
}
 800286e:	bf00      	nop
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	4603      	mov	r3, r0
 800287e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002880:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff ff33 	bl	80026f0 <__NVIC_EnableIRQ>
}
 800288a:	bf00      	nop
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ffa4 	bl	80027e8 <SysTick_Config>
 80028a0:	4603      	mov	r3, r0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff feae 	bl	8002614 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e2dc      	b.n	8002e7e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d008      	beq.n	80028e2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2280      	movs	r2, #128	@ 0x80
 80028d4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e2cd      	b.n	8002e7e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a76      	ldr	r2, [pc, #472]	@ (8002ac0 <HAL_DMA_Abort+0x214>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d04a      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a74      	ldr	r2, [pc, #464]	@ (8002ac4 <HAL_DMA_Abort+0x218>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d045      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a73      	ldr	r2, [pc, #460]	@ (8002ac8 <HAL_DMA_Abort+0x21c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d040      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a71      	ldr	r2, [pc, #452]	@ (8002acc <HAL_DMA_Abort+0x220>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d03b      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a70      	ldr	r2, [pc, #448]	@ (8002ad0 <HAL_DMA_Abort+0x224>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d036      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a6e      	ldr	r2, [pc, #440]	@ (8002ad4 <HAL_DMA_Abort+0x228>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d031      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a6d      	ldr	r2, [pc, #436]	@ (8002ad8 <HAL_DMA_Abort+0x22c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d02c      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a6b      	ldr	r2, [pc, #428]	@ (8002adc <HAL_DMA_Abort+0x230>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d027      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae0 <HAL_DMA_Abort+0x234>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d022      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a68      	ldr	r2, [pc, #416]	@ (8002ae4 <HAL_DMA_Abort+0x238>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01d      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a67      	ldr	r2, [pc, #412]	@ (8002ae8 <HAL_DMA_Abort+0x23c>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d018      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a65      	ldr	r2, [pc, #404]	@ (8002aec <HAL_DMA_Abort+0x240>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d013      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a64      	ldr	r2, [pc, #400]	@ (8002af0 <HAL_DMA_Abort+0x244>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d00e      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a62      	ldr	r2, [pc, #392]	@ (8002af4 <HAL_DMA_Abort+0x248>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d009      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a61      	ldr	r2, [pc, #388]	@ (8002af8 <HAL_DMA_Abort+0x24c>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d004      	beq.n	8002982 <HAL_DMA_Abort+0xd6>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a5f      	ldr	r2, [pc, #380]	@ (8002afc <HAL_DMA_Abort+0x250>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d101      	bne.n	8002986 <HAL_DMA_Abort+0xda>
 8002982:	2301      	movs	r3, #1
 8002984:	e000      	b.n	8002988 <HAL_DMA_Abort+0xdc>
 8002986:	2300      	movs	r3, #0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d013      	beq.n	80029b4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 021e 	bic.w	r2, r2, #30
 800299a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695a      	ldr	r2, [r3, #20]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029aa:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	e00a      	b.n	80029ca <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 020e 	bic.w	r2, r2, #14
 80029c2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a3c      	ldr	r2, [pc, #240]	@ (8002ac0 <HAL_DMA_Abort+0x214>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d072      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ac4 <HAL_DMA_Abort+0x218>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d06d      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a39      	ldr	r2, [pc, #228]	@ (8002ac8 <HAL_DMA_Abort+0x21c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d068      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a37      	ldr	r2, [pc, #220]	@ (8002acc <HAL_DMA_Abort+0x220>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d063      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a36      	ldr	r2, [pc, #216]	@ (8002ad0 <HAL_DMA_Abort+0x224>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d05e      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a34      	ldr	r2, [pc, #208]	@ (8002ad4 <HAL_DMA_Abort+0x228>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d059      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a33      	ldr	r2, [pc, #204]	@ (8002ad8 <HAL_DMA_Abort+0x22c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d054      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a31      	ldr	r2, [pc, #196]	@ (8002adc <HAL_DMA_Abort+0x230>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d04f      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a30      	ldr	r2, [pc, #192]	@ (8002ae0 <HAL_DMA_Abort+0x234>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d04a      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a2e      	ldr	r2, [pc, #184]	@ (8002ae4 <HAL_DMA_Abort+0x238>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d045      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a2d      	ldr	r2, [pc, #180]	@ (8002ae8 <HAL_DMA_Abort+0x23c>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d040      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8002aec <HAL_DMA_Abort+0x240>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d03b      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a2a      	ldr	r2, [pc, #168]	@ (8002af0 <HAL_DMA_Abort+0x244>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d036      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a28      	ldr	r2, [pc, #160]	@ (8002af4 <HAL_DMA_Abort+0x248>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d031      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a27      	ldr	r2, [pc, #156]	@ (8002af8 <HAL_DMA_Abort+0x24c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d02c      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a25      	ldr	r2, [pc, #148]	@ (8002afc <HAL_DMA_Abort+0x250>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d027      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a24      	ldr	r2, [pc, #144]	@ (8002b00 <HAL_DMA_Abort+0x254>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d022      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a22      	ldr	r2, [pc, #136]	@ (8002b04 <HAL_DMA_Abort+0x258>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d01d      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a21      	ldr	r2, [pc, #132]	@ (8002b08 <HAL_DMA_Abort+0x25c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d018      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b0c <HAL_DMA_Abort+0x260>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a1e      	ldr	r2, [pc, #120]	@ (8002b10 <HAL_DMA_Abort+0x264>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d00e      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b14 <HAL_DMA_Abort+0x268>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d009      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8002b18 <HAL_DMA_Abort+0x26c>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d004      	beq.n	8002aba <HAL_DMA_Abort+0x20e>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a19      	ldr	r2, [pc, #100]	@ (8002b1c <HAL_DMA_Abort+0x270>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d132      	bne.n	8002b20 <HAL_DMA_Abort+0x274>
 8002aba:	2301      	movs	r3, #1
 8002abc:	e031      	b.n	8002b22 <HAL_DMA_Abort+0x276>
 8002abe:	bf00      	nop
 8002ac0:	40020010 	.word	0x40020010
 8002ac4:	40020028 	.word	0x40020028
 8002ac8:	40020040 	.word	0x40020040
 8002acc:	40020058 	.word	0x40020058
 8002ad0:	40020070 	.word	0x40020070
 8002ad4:	40020088 	.word	0x40020088
 8002ad8:	400200a0 	.word	0x400200a0
 8002adc:	400200b8 	.word	0x400200b8
 8002ae0:	40020410 	.word	0x40020410
 8002ae4:	40020428 	.word	0x40020428
 8002ae8:	40020440 	.word	0x40020440
 8002aec:	40020458 	.word	0x40020458
 8002af0:	40020470 	.word	0x40020470
 8002af4:	40020488 	.word	0x40020488
 8002af8:	400204a0 	.word	0x400204a0
 8002afc:	400204b8 	.word	0x400204b8
 8002b00:	58025408 	.word	0x58025408
 8002b04:	5802541c 	.word	0x5802541c
 8002b08:	58025430 	.word	0x58025430
 8002b0c:	58025444 	.word	0x58025444
 8002b10:	58025458 	.word	0x58025458
 8002b14:	5802546c 	.word	0x5802546c
 8002b18:	58025480 	.word	0x58025480
 8002b1c:	58025494 	.word	0x58025494
 8002b20:	2300      	movs	r3, #0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b34:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a6d      	ldr	r2, [pc, #436]	@ (8002cf0 <HAL_DMA_Abort+0x444>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d04a      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a6b      	ldr	r2, [pc, #428]	@ (8002cf4 <HAL_DMA_Abort+0x448>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d045      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8002cf8 <HAL_DMA_Abort+0x44c>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d040      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a68      	ldr	r2, [pc, #416]	@ (8002cfc <HAL_DMA_Abort+0x450>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d03b      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a67      	ldr	r2, [pc, #412]	@ (8002d00 <HAL_DMA_Abort+0x454>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d036      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a65      	ldr	r2, [pc, #404]	@ (8002d04 <HAL_DMA_Abort+0x458>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d031      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a64      	ldr	r2, [pc, #400]	@ (8002d08 <HAL_DMA_Abort+0x45c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d02c      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a62      	ldr	r2, [pc, #392]	@ (8002d0c <HAL_DMA_Abort+0x460>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d027      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a61      	ldr	r2, [pc, #388]	@ (8002d10 <HAL_DMA_Abort+0x464>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d022      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a5f      	ldr	r2, [pc, #380]	@ (8002d14 <HAL_DMA_Abort+0x468>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01d      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a5e      	ldr	r2, [pc, #376]	@ (8002d18 <HAL_DMA_Abort+0x46c>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d018      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a5c      	ldr	r2, [pc, #368]	@ (8002d1c <HAL_DMA_Abort+0x470>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a5b      	ldr	r2, [pc, #364]	@ (8002d20 <HAL_DMA_Abort+0x474>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00e      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a59      	ldr	r2, [pc, #356]	@ (8002d24 <HAL_DMA_Abort+0x478>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d009      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a58      	ldr	r2, [pc, #352]	@ (8002d28 <HAL_DMA_Abort+0x47c>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_DMA_Abort+0x32a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a56      	ldr	r2, [pc, #344]	@ (8002d2c <HAL_DMA_Abort+0x480>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d108      	bne.n	8002be8 <HAL_DMA_Abort+0x33c>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0201 	bic.w	r2, r2, #1
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	e007      	b.n	8002bf8 <HAL_DMA_Abort+0x34c>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0201 	bic.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002bf8:	e013      	b.n	8002c22 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bfa:	f7ff fd0b 	bl	8002614 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b05      	cmp	r3, #5
 8002c06:	d90c      	bls.n	8002c22 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2203      	movs	r2, #3
 8002c12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e12d      	b.n	8002e7e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1e5      	bne.n	8002bfa <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2f      	ldr	r2, [pc, #188]	@ (8002cf0 <HAL_DMA_Abort+0x444>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d04a      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf4 <HAL_DMA_Abort+0x448>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d045      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf8 <HAL_DMA_Abort+0x44c>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d040      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a2a      	ldr	r2, [pc, #168]	@ (8002cfc <HAL_DMA_Abort+0x450>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d03b      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a29      	ldr	r2, [pc, #164]	@ (8002d00 <HAL_DMA_Abort+0x454>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d036      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a27      	ldr	r2, [pc, #156]	@ (8002d04 <HAL_DMA_Abort+0x458>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d031      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a26      	ldr	r2, [pc, #152]	@ (8002d08 <HAL_DMA_Abort+0x45c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d02c      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a24      	ldr	r2, [pc, #144]	@ (8002d0c <HAL_DMA_Abort+0x460>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d027      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a23      	ldr	r2, [pc, #140]	@ (8002d10 <HAL_DMA_Abort+0x464>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d022      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a21      	ldr	r2, [pc, #132]	@ (8002d14 <HAL_DMA_Abort+0x468>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d01d      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a20      	ldr	r2, [pc, #128]	@ (8002d18 <HAL_DMA_Abort+0x46c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d018      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d1c <HAL_DMA_Abort+0x470>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1d      	ldr	r2, [pc, #116]	@ (8002d20 <HAL_DMA_Abort+0x474>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00e      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d24 <HAL_DMA_Abort+0x478>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d009      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a1a      	ldr	r2, [pc, #104]	@ (8002d28 <HAL_DMA_Abort+0x47c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d004      	beq.n	8002cce <HAL_DMA_Abort+0x422>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a18      	ldr	r2, [pc, #96]	@ (8002d2c <HAL_DMA_Abort+0x480>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d101      	bne.n	8002cd2 <HAL_DMA_Abort+0x426>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <HAL_DMA_Abort+0x428>
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d02b      	beq.n	8002d30 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	223f      	movs	r2, #63	@ 0x3f
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	e02a      	b.n	8002d46 <HAL_DMA_Abort+0x49a>
 8002cf0:	40020010 	.word	0x40020010
 8002cf4:	40020028 	.word	0x40020028
 8002cf8:	40020040 	.word	0x40020040
 8002cfc:	40020058 	.word	0x40020058
 8002d00:	40020070 	.word	0x40020070
 8002d04:	40020088 	.word	0x40020088
 8002d08:	400200a0 	.word	0x400200a0
 8002d0c:	400200b8 	.word	0x400200b8
 8002d10:	40020410 	.word	0x40020410
 8002d14:	40020428 	.word	0x40020428
 8002d18:	40020440 	.word	0x40020440
 8002d1c:	40020458 	.word	0x40020458
 8002d20:	40020470 	.word	0x40020470
 8002d24:	40020488 	.word	0x40020488
 8002d28:	400204a0 	.word	0x400204a0
 8002d2c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d34:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3a:	f003 031f 	and.w	r3, r3, #31
 8002d3e:	2201      	movs	r2, #1
 8002d40:	409a      	lsls	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e88 <HAL_DMA_Abort+0x5dc>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d072      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a4d      	ldr	r2, [pc, #308]	@ (8002e8c <HAL_DMA_Abort+0x5e0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d06d      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a4c      	ldr	r2, [pc, #304]	@ (8002e90 <HAL_DMA_Abort+0x5e4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d068      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a4a      	ldr	r2, [pc, #296]	@ (8002e94 <HAL_DMA_Abort+0x5e8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d063      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a49      	ldr	r2, [pc, #292]	@ (8002e98 <HAL_DMA_Abort+0x5ec>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d05e      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a47      	ldr	r2, [pc, #284]	@ (8002e9c <HAL_DMA_Abort+0x5f0>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d059      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a46      	ldr	r2, [pc, #280]	@ (8002ea0 <HAL_DMA_Abort+0x5f4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d054      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a44      	ldr	r2, [pc, #272]	@ (8002ea4 <HAL_DMA_Abort+0x5f8>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d04f      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a43      	ldr	r2, [pc, #268]	@ (8002ea8 <HAL_DMA_Abort+0x5fc>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d04a      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a41      	ldr	r2, [pc, #260]	@ (8002eac <HAL_DMA_Abort+0x600>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d045      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a40      	ldr	r2, [pc, #256]	@ (8002eb0 <HAL_DMA_Abort+0x604>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d040      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb4 <HAL_DMA_Abort+0x608>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d03b      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a3d      	ldr	r2, [pc, #244]	@ (8002eb8 <HAL_DMA_Abort+0x60c>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d036      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3b      	ldr	r2, [pc, #236]	@ (8002ebc <HAL_DMA_Abort+0x610>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d031      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3a      	ldr	r2, [pc, #232]	@ (8002ec0 <HAL_DMA_Abort+0x614>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d02c      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a38      	ldr	r2, [pc, #224]	@ (8002ec4 <HAL_DMA_Abort+0x618>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d027      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a37      	ldr	r2, [pc, #220]	@ (8002ec8 <HAL_DMA_Abort+0x61c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d022      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a35      	ldr	r2, [pc, #212]	@ (8002ecc <HAL_DMA_Abort+0x620>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01d      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a34      	ldr	r2, [pc, #208]	@ (8002ed0 <HAL_DMA_Abort+0x624>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d018      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a32      	ldr	r2, [pc, #200]	@ (8002ed4 <HAL_DMA_Abort+0x628>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a31      	ldr	r2, [pc, #196]	@ (8002ed8 <HAL_DMA_Abort+0x62c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00e      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a2f      	ldr	r2, [pc, #188]	@ (8002edc <HAL_DMA_Abort+0x630>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a2e      	ldr	r2, [pc, #184]	@ (8002ee0 <HAL_DMA_Abort+0x634>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_DMA_Abort+0x58a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a2c      	ldr	r2, [pc, #176]	@ (8002ee4 <HAL_DMA_Abort+0x638>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d101      	bne.n	8002e3a <HAL_DMA_Abort+0x58e>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <HAL_DMA_Abort+0x590>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d015      	beq.n	8002e6c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e48:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00c      	beq.n	8002e6c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e60:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e6a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40020010 	.word	0x40020010
 8002e8c:	40020028 	.word	0x40020028
 8002e90:	40020040 	.word	0x40020040
 8002e94:	40020058 	.word	0x40020058
 8002e98:	40020070 	.word	0x40020070
 8002e9c:	40020088 	.word	0x40020088
 8002ea0:	400200a0 	.word	0x400200a0
 8002ea4:	400200b8 	.word	0x400200b8
 8002ea8:	40020410 	.word	0x40020410
 8002eac:	40020428 	.word	0x40020428
 8002eb0:	40020440 	.word	0x40020440
 8002eb4:	40020458 	.word	0x40020458
 8002eb8:	40020470 	.word	0x40020470
 8002ebc:	40020488 	.word	0x40020488
 8002ec0:	400204a0 	.word	0x400204a0
 8002ec4:	400204b8 	.word	0x400204b8
 8002ec8:	58025408 	.word	0x58025408
 8002ecc:	5802541c 	.word	0x5802541c
 8002ed0:	58025430 	.word	0x58025430
 8002ed4:	58025444 	.word	0x58025444
 8002ed8:	58025458 	.word	0x58025458
 8002edc:	5802546c 	.word	0x5802546c
 8002ee0:	58025480 	.word	0x58025480
 8002ee4:	58025494 	.word	0x58025494

08002ee8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e237      	b.n	800336a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d004      	beq.n	8002f10 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2280      	movs	r2, #128	@ 0x80
 8002f0a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e22c      	b.n	800336a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a5c      	ldr	r2, [pc, #368]	@ (8003088 <HAL_DMA_Abort_IT+0x1a0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d04a      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a5b      	ldr	r2, [pc, #364]	@ (800308c <HAL_DMA_Abort_IT+0x1a4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d045      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a59      	ldr	r2, [pc, #356]	@ (8003090 <HAL_DMA_Abort_IT+0x1a8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d040      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a58      	ldr	r2, [pc, #352]	@ (8003094 <HAL_DMA_Abort_IT+0x1ac>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d03b      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a56      	ldr	r2, [pc, #344]	@ (8003098 <HAL_DMA_Abort_IT+0x1b0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d036      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a55      	ldr	r2, [pc, #340]	@ (800309c <HAL_DMA_Abort_IT+0x1b4>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d031      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a53      	ldr	r2, [pc, #332]	@ (80030a0 <HAL_DMA_Abort_IT+0x1b8>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d02c      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a52      	ldr	r2, [pc, #328]	@ (80030a4 <HAL_DMA_Abort_IT+0x1bc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d027      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a50      	ldr	r2, [pc, #320]	@ (80030a8 <HAL_DMA_Abort_IT+0x1c0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d022      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a4f      	ldr	r2, [pc, #316]	@ (80030ac <HAL_DMA_Abort_IT+0x1c4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d01d      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a4d      	ldr	r2, [pc, #308]	@ (80030b0 <HAL_DMA_Abort_IT+0x1c8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d018      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a4c      	ldr	r2, [pc, #304]	@ (80030b4 <HAL_DMA_Abort_IT+0x1cc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d013      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a4a      	ldr	r2, [pc, #296]	@ (80030b8 <HAL_DMA_Abort_IT+0x1d0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d00e      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a49      	ldr	r2, [pc, #292]	@ (80030bc <HAL_DMA_Abort_IT+0x1d4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d009      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a47      	ldr	r2, [pc, #284]	@ (80030c0 <HAL_DMA_Abort_IT+0x1d8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d004      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xc8>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a46      	ldr	r2, [pc, #280]	@ (80030c4 <HAL_DMA_Abort_IT+0x1dc>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d101      	bne.n	8002fb4 <HAL_DMA_Abort_IT+0xcc>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e000      	b.n	8002fb6 <HAL_DMA_Abort_IT+0xce>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 8086 	beq.w	80030c8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2204      	movs	r2, #4
 8002fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8003088 <HAL_DMA_Abort_IT+0x1a0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d04a      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a2e      	ldr	r2, [pc, #184]	@ (800308c <HAL_DMA_Abort_IT+0x1a4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d045      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2c      	ldr	r2, [pc, #176]	@ (8003090 <HAL_DMA_Abort_IT+0x1a8>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d040      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8003094 <HAL_DMA_Abort_IT+0x1ac>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d03b      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a29      	ldr	r2, [pc, #164]	@ (8003098 <HAL_DMA_Abort_IT+0x1b0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d036      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a28      	ldr	r2, [pc, #160]	@ (800309c <HAL_DMA_Abort_IT+0x1b4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d031      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a26      	ldr	r2, [pc, #152]	@ (80030a0 <HAL_DMA_Abort_IT+0x1b8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d02c      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a25      	ldr	r2, [pc, #148]	@ (80030a4 <HAL_DMA_Abort_IT+0x1bc>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d027      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a23      	ldr	r2, [pc, #140]	@ (80030a8 <HAL_DMA_Abort_IT+0x1c0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d022      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a22      	ldr	r2, [pc, #136]	@ (80030ac <HAL_DMA_Abort_IT+0x1c4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d01d      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a20      	ldr	r2, [pc, #128]	@ (80030b0 <HAL_DMA_Abort_IT+0x1c8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d018      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a1f      	ldr	r2, [pc, #124]	@ (80030b4 <HAL_DMA_Abort_IT+0x1cc>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d013      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a1d      	ldr	r2, [pc, #116]	@ (80030b8 <HAL_DMA_Abort_IT+0x1d0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d00e      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a1c      	ldr	r2, [pc, #112]	@ (80030bc <HAL_DMA_Abort_IT+0x1d4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d009      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <HAL_DMA_Abort_IT+0x1d8>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d004      	beq.n	8003064 <HAL_DMA_Abort_IT+0x17c>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <HAL_DMA_Abort_IT+0x1dc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d108      	bne.n	8003076 <HAL_DMA_Abort_IT+0x18e>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0201 	bic.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	e178      	b.n	8003368 <HAL_DMA_Abort_IT+0x480>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0201 	bic.w	r2, r2, #1
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	e16f      	b.n	8003368 <HAL_DMA_Abort_IT+0x480>
 8003088:	40020010 	.word	0x40020010
 800308c:	40020028 	.word	0x40020028
 8003090:	40020040 	.word	0x40020040
 8003094:	40020058 	.word	0x40020058
 8003098:	40020070 	.word	0x40020070
 800309c:	40020088 	.word	0x40020088
 80030a0:	400200a0 	.word	0x400200a0
 80030a4:	400200b8 	.word	0x400200b8
 80030a8:	40020410 	.word	0x40020410
 80030ac:	40020428 	.word	0x40020428
 80030b0:	40020440 	.word	0x40020440
 80030b4:	40020458 	.word	0x40020458
 80030b8:	40020470 	.word	0x40020470
 80030bc:	40020488 	.word	0x40020488
 80030c0:	400204a0 	.word	0x400204a0
 80030c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 020e 	bic.w	r2, r2, #14
 80030d6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a6c      	ldr	r2, [pc, #432]	@ (8003290 <HAL_DMA_Abort_IT+0x3a8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d04a      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6b      	ldr	r2, [pc, #428]	@ (8003294 <HAL_DMA_Abort_IT+0x3ac>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d045      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a69      	ldr	r2, [pc, #420]	@ (8003298 <HAL_DMA_Abort_IT+0x3b0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d040      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a68      	ldr	r2, [pc, #416]	@ (800329c <HAL_DMA_Abort_IT+0x3b4>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d03b      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a66      	ldr	r2, [pc, #408]	@ (80032a0 <HAL_DMA_Abort_IT+0x3b8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d036      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a65      	ldr	r2, [pc, #404]	@ (80032a4 <HAL_DMA_Abort_IT+0x3bc>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d031      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a63      	ldr	r2, [pc, #396]	@ (80032a8 <HAL_DMA_Abort_IT+0x3c0>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d02c      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a62      	ldr	r2, [pc, #392]	@ (80032ac <HAL_DMA_Abort_IT+0x3c4>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d027      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a60      	ldr	r2, [pc, #384]	@ (80032b0 <HAL_DMA_Abort_IT+0x3c8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d022      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a5f      	ldr	r2, [pc, #380]	@ (80032b4 <HAL_DMA_Abort_IT+0x3cc>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d01d      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a5d      	ldr	r2, [pc, #372]	@ (80032b8 <HAL_DMA_Abort_IT+0x3d0>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d018      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a5c      	ldr	r2, [pc, #368]	@ (80032bc <HAL_DMA_Abort_IT+0x3d4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d013      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a5a      	ldr	r2, [pc, #360]	@ (80032c0 <HAL_DMA_Abort_IT+0x3d8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00e      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a59      	ldr	r2, [pc, #356]	@ (80032c4 <HAL_DMA_Abort_IT+0x3dc>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d009      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a57      	ldr	r2, [pc, #348]	@ (80032c8 <HAL_DMA_Abort_IT+0x3e0>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d004      	beq.n	8003178 <HAL_DMA_Abort_IT+0x290>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a56      	ldr	r2, [pc, #344]	@ (80032cc <HAL_DMA_Abort_IT+0x3e4>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d108      	bne.n	800318a <HAL_DMA_Abort_IT+0x2a2>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 0201 	bic.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	e007      	b.n	800319a <HAL_DMA_Abort_IT+0x2b2>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0201 	bic.w	r2, r2, #1
 8003198:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a3c      	ldr	r2, [pc, #240]	@ (8003290 <HAL_DMA_Abort_IT+0x3a8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d072      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a3a      	ldr	r2, [pc, #232]	@ (8003294 <HAL_DMA_Abort_IT+0x3ac>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d06d      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a39      	ldr	r2, [pc, #228]	@ (8003298 <HAL_DMA_Abort_IT+0x3b0>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d068      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a37      	ldr	r2, [pc, #220]	@ (800329c <HAL_DMA_Abort_IT+0x3b4>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d063      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a36      	ldr	r2, [pc, #216]	@ (80032a0 <HAL_DMA_Abort_IT+0x3b8>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d05e      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a34      	ldr	r2, [pc, #208]	@ (80032a4 <HAL_DMA_Abort_IT+0x3bc>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d059      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a33      	ldr	r2, [pc, #204]	@ (80032a8 <HAL_DMA_Abort_IT+0x3c0>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d054      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a31      	ldr	r2, [pc, #196]	@ (80032ac <HAL_DMA_Abort_IT+0x3c4>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d04f      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a30      	ldr	r2, [pc, #192]	@ (80032b0 <HAL_DMA_Abort_IT+0x3c8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d04a      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a2e      	ldr	r2, [pc, #184]	@ (80032b4 <HAL_DMA_Abort_IT+0x3cc>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d045      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a2d      	ldr	r2, [pc, #180]	@ (80032b8 <HAL_DMA_Abort_IT+0x3d0>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d040      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a2b      	ldr	r2, [pc, #172]	@ (80032bc <HAL_DMA_Abort_IT+0x3d4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d03b      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2a      	ldr	r2, [pc, #168]	@ (80032c0 <HAL_DMA_Abort_IT+0x3d8>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d036      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a28      	ldr	r2, [pc, #160]	@ (80032c4 <HAL_DMA_Abort_IT+0x3dc>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d031      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a27      	ldr	r2, [pc, #156]	@ (80032c8 <HAL_DMA_Abort_IT+0x3e0>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d02c      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a25      	ldr	r2, [pc, #148]	@ (80032cc <HAL_DMA_Abort_IT+0x3e4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d027      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a24      	ldr	r2, [pc, #144]	@ (80032d0 <HAL_DMA_Abort_IT+0x3e8>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d022      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a22      	ldr	r2, [pc, #136]	@ (80032d4 <HAL_DMA_Abort_IT+0x3ec>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d01d      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a21      	ldr	r2, [pc, #132]	@ (80032d8 <HAL_DMA_Abort_IT+0x3f0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d018      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a1f      	ldr	r2, [pc, #124]	@ (80032dc <HAL_DMA_Abort_IT+0x3f4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1e      	ldr	r2, [pc, #120]	@ (80032e0 <HAL_DMA_Abort_IT+0x3f8>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d00e      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a1c      	ldr	r2, [pc, #112]	@ (80032e4 <HAL_DMA_Abort_IT+0x3fc>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d009      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a1b      	ldr	r2, [pc, #108]	@ (80032e8 <HAL_DMA_Abort_IT+0x400>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d004      	beq.n	800328a <HAL_DMA_Abort_IT+0x3a2>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a19      	ldr	r2, [pc, #100]	@ (80032ec <HAL_DMA_Abort_IT+0x404>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d132      	bne.n	80032f0 <HAL_DMA_Abort_IT+0x408>
 800328a:	2301      	movs	r3, #1
 800328c:	e031      	b.n	80032f2 <HAL_DMA_Abort_IT+0x40a>
 800328e:	bf00      	nop
 8003290:	40020010 	.word	0x40020010
 8003294:	40020028 	.word	0x40020028
 8003298:	40020040 	.word	0x40020040
 800329c:	40020058 	.word	0x40020058
 80032a0:	40020070 	.word	0x40020070
 80032a4:	40020088 	.word	0x40020088
 80032a8:	400200a0 	.word	0x400200a0
 80032ac:	400200b8 	.word	0x400200b8
 80032b0:	40020410 	.word	0x40020410
 80032b4:	40020428 	.word	0x40020428
 80032b8:	40020440 	.word	0x40020440
 80032bc:	40020458 	.word	0x40020458
 80032c0:	40020470 	.word	0x40020470
 80032c4:	40020488 	.word	0x40020488
 80032c8:	400204a0 	.word	0x400204a0
 80032cc:	400204b8 	.word	0x400204b8
 80032d0:	58025408 	.word	0x58025408
 80032d4:	5802541c 	.word	0x5802541c
 80032d8:	58025430 	.word	0x58025430
 80032dc:	58025444 	.word	0x58025444
 80032e0:	58025458 	.word	0x58025458
 80032e4:	5802546c 	.word	0x5802546c
 80032e8:	58025480 	.word	0x58025480
 80032ec:	58025494 	.word	0x58025494
 80032f0:	2300      	movs	r3, #0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d028      	beq.n	8003348 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003300:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003304:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003310:	f003 031f 	and.w	r3, r3, #31
 8003314:	2201      	movs	r2, #1
 8003316:	409a      	lsls	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003324:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00c      	beq.n	8003348 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003338:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800333c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003346:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop

08003374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003374:	b480      	push	{r7}
 8003376:	b089      	sub	sp, #36	@ 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800337e:	2300      	movs	r3, #0
 8003380:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003382:	4b89      	ldr	r3, [pc, #548]	@ (80035a8 <HAL_GPIO_Init+0x234>)
 8003384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003386:	e194      	b.n	80036b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2101      	movs	r1, #1
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fa01 f303 	lsl.w	r3, r1, r3
 8003394:	4013      	ands	r3, r2
 8003396:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8186 	beq.w	80036ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d005      	beq.n	80033b8 <HAL_GPIO_Init+0x44>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d130      	bne.n	800341a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	2203      	movs	r2, #3
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ee:	2201      	movs	r2, #1
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4013      	ands	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	091b      	lsrs	r3, r3, #4
 8003404:	f003 0201 	and.w	r2, r3, #1
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	4313      	orrs	r3, r2
 8003412:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	2b03      	cmp	r3, #3
 8003424:	d017      	beq.n	8003456 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	2203      	movs	r2, #3
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d123      	bne.n	80034aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	08da      	lsrs	r2, r3, #3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3208      	adds	r2, #8
 800346a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	220f      	movs	r2, #15
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43db      	mvns	r3, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4013      	ands	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	691a      	ldr	r2, [r3, #16]
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	f003 0307 	and.w	r3, r3, #7
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	08da      	lsrs	r2, r3, #3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3208      	adds	r2, #8
 80034a4:	69b9      	ldr	r1, [r7, #24]
 80034a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	2203      	movs	r2, #3
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 0203 	and.w	r2, r3, #3
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f000 80e0 	beq.w	80036ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ec:	4b2f      	ldr	r3, [pc, #188]	@ (80035ac <HAL_GPIO_Init+0x238>)
 80034ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80034f2:	4a2e      	ldr	r2, [pc, #184]	@ (80035ac <HAL_GPIO_Init+0x238>)
 80034f4:	f043 0302 	orr.w	r3, r3, #2
 80034f8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80034fc:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <HAL_GPIO_Init+0x238>)
 80034fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800350a:	4a29      	ldr	r2, [pc, #164]	@ (80035b0 <HAL_GPIO_Init+0x23c>)
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	089b      	lsrs	r3, r3, #2
 8003510:	3302      	adds	r3, #2
 8003512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	220f      	movs	r2, #15
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a20      	ldr	r2, [pc, #128]	@ (80035b4 <HAL_GPIO_Init+0x240>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d052      	beq.n	80035dc <HAL_GPIO_Init+0x268>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a1f      	ldr	r2, [pc, #124]	@ (80035b8 <HAL_GPIO_Init+0x244>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d031      	beq.n	80035a2 <HAL_GPIO_Init+0x22e>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1e      	ldr	r2, [pc, #120]	@ (80035bc <HAL_GPIO_Init+0x248>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d02b      	beq.n	800359e <HAL_GPIO_Init+0x22a>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a1d      	ldr	r2, [pc, #116]	@ (80035c0 <HAL_GPIO_Init+0x24c>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d025      	beq.n	800359a <HAL_GPIO_Init+0x226>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a1c      	ldr	r2, [pc, #112]	@ (80035c4 <HAL_GPIO_Init+0x250>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d01f      	beq.n	8003596 <HAL_GPIO_Init+0x222>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a1b      	ldr	r2, [pc, #108]	@ (80035c8 <HAL_GPIO_Init+0x254>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d019      	beq.n	8003592 <HAL_GPIO_Init+0x21e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a1a      	ldr	r2, [pc, #104]	@ (80035cc <HAL_GPIO_Init+0x258>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d013      	beq.n	800358e <HAL_GPIO_Init+0x21a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a19      	ldr	r2, [pc, #100]	@ (80035d0 <HAL_GPIO_Init+0x25c>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00d      	beq.n	800358a <HAL_GPIO_Init+0x216>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a18      	ldr	r2, [pc, #96]	@ (80035d4 <HAL_GPIO_Init+0x260>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d007      	beq.n	8003586 <HAL_GPIO_Init+0x212>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a17      	ldr	r2, [pc, #92]	@ (80035d8 <HAL_GPIO_Init+0x264>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d101      	bne.n	8003582 <HAL_GPIO_Init+0x20e>
 800357e:	2309      	movs	r3, #9
 8003580:	e02d      	b.n	80035de <HAL_GPIO_Init+0x26a>
 8003582:	230a      	movs	r3, #10
 8003584:	e02b      	b.n	80035de <HAL_GPIO_Init+0x26a>
 8003586:	2308      	movs	r3, #8
 8003588:	e029      	b.n	80035de <HAL_GPIO_Init+0x26a>
 800358a:	2307      	movs	r3, #7
 800358c:	e027      	b.n	80035de <HAL_GPIO_Init+0x26a>
 800358e:	2306      	movs	r3, #6
 8003590:	e025      	b.n	80035de <HAL_GPIO_Init+0x26a>
 8003592:	2305      	movs	r3, #5
 8003594:	e023      	b.n	80035de <HAL_GPIO_Init+0x26a>
 8003596:	2304      	movs	r3, #4
 8003598:	e021      	b.n	80035de <HAL_GPIO_Init+0x26a>
 800359a:	2303      	movs	r3, #3
 800359c:	e01f      	b.n	80035de <HAL_GPIO_Init+0x26a>
 800359e:	2302      	movs	r3, #2
 80035a0:	e01d      	b.n	80035de <HAL_GPIO_Init+0x26a>
 80035a2:	2301      	movs	r3, #1
 80035a4:	e01b      	b.n	80035de <HAL_GPIO_Init+0x26a>
 80035a6:	bf00      	nop
 80035a8:	58000080 	.word	0x58000080
 80035ac:	58024400 	.word	0x58024400
 80035b0:	58000400 	.word	0x58000400
 80035b4:	58020000 	.word	0x58020000
 80035b8:	58020400 	.word	0x58020400
 80035bc:	58020800 	.word	0x58020800
 80035c0:	58020c00 	.word	0x58020c00
 80035c4:	58021000 	.word	0x58021000
 80035c8:	58021400 	.word	0x58021400
 80035cc:	58021800 	.word	0x58021800
 80035d0:	58021c00 	.word	0x58021c00
 80035d4:	58022000 	.word	0x58022000
 80035d8:	58022400 	.word	0x58022400
 80035dc:	2300      	movs	r3, #0
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	f002 0203 	and.w	r2, r2, #3
 80035e4:	0092      	lsls	r2, r2, #2
 80035e6:	4093      	lsls	r3, r2
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035ee:	4938      	ldr	r1, [pc, #224]	@ (80036d0 <HAL_GPIO_Init+0x35c>)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	089b      	lsrs	r3, r3, #2
 80035f4:	3302      	adds	r3, #2
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800362a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4313      	orrs	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003650:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	43db      	mvns	r3, r3
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4013      	ands	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	4313      	orrs	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	43db      	mvns	r3, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4013      	ands	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	3301      	adds	r3, #1
 80036b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	fa22 f303 	lsr.w	r3, r2, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f47f ae63 	bne.w	8003388 <HAL_GPIO_Init+0x14>
  }
}
 80036c2:	bf00      	nop
 80036c4:	bf00      	nop
 80036c6:	3724      	adds	r7, #36	@ 0x24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	58000400 	.word	0x58000400

080036d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
 80036e0:	4613      	mov	r3, r2
 80036e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036e4:	787b      	ldrb	r3, [r7, #1]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80036f0:	e003      	b.n	80036fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80036f2:	887b      	ldrh	r3, [r7, #2]
 80036f4:	041a      	lsls	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	619a      	str	r2, [r3, #24]
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
	...

08003708 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003710:	4a08      	ldr	r2, [pc, #32]	@ (8003734 <HAL_HSEM_FastTake+0x2c>)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3320      	adds	r3, #32
 8003716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800371a:	4a07      	ldr	r2, [pc, #28]	@ (8003738 <HAL_HSEM_FastTake+0x30>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d101      	bne.n	8003724 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
}
 8003726:	4618      	mov	r0, r3
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	58026400 	.word	0x58026400
 8003738:	80000300 	.word	0x80000300

0800373c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003746:	4906      	ldr	r1, [pc, #24]	@ (8003760 <HAL_HSEM_Release+0x24>)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	58026400 	.word	0x58026400

08003764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e08b      	b.n	800388e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fe fb9c 	bl	8001ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	@ 0x24
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d107      	bne.n	80037de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	e006      	b.n	80037ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80037ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d108      	bne.n	8003806 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	e007      	b.n	8003816 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003814:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	4b1d      	ldr	r3, [pc, #116]	@ (8003898 <HAL_I2C_Init+0x134>)
 8003822:	430b      	orrs	r3, r1
 8003824:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68da      	ldr	r2, [r3, #12]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003834:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	691a      	ldr	r2, [r3, #16]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69d9      	ldr	r1, [r3, #28]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a1a      	ldr	r2, [r3, #32]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0201 	orr.w	r2, r2, #1
 800386e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	02008000 	.word	0x02008000

0800389c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b088      	sub	sp, #32
 80038a0:	af02      	add	r7, sp, #8
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	461a      	mov	r2, r3
 80038a8:	460b      	mov	r3, r1
 80038aa:	817b      	strh	r3, [r7, #10]
 80038ac:	4613      	mov	r3, r2
 80038ae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	f040 80fd 	bne.w	8003ab8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_I2C_Master_Transmit+0x30>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e0f6      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80038d4:	f7fe fe9e 	bl	8002614 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	2319      	movs	r3, #25
 80038e0:	2201      	movs	r2, #1
 80038e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 fbea 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e0e1      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2221      	movs	r2, #33	@ 0x21
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2210      	movs	r2, #16
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	893a      	ldrh	r2, [r7, #8]
 8003916:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	2bff      	cmp	r3, #255	@ 0xff
 8003926:	d906      	bls.n	8003936 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	22ff      	movs	r2, #255	@ 0xff
 800392c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800392e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e007      	b.n	8003946 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003940:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003944:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394a:	2b00      	cmp	r3, #0
 800394c:	d024      	beq.n	8003998 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	781a      	ldrb	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	1c5a      	adds	r2, r3, #1
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003968:	b29b      	uxth	r3, r3
 800396a:	3b01      	subs	r3, #1
 800396c:	b29a      	uxth	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003982:	b2db      	uxtb	r3, r3
 8003984:	3301      	adds	r3, #1
 8003986:	b2da      	uxtb	r2, r3
 8003988:	8979      	ldrh	r1, [r7, #10]
 800398a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ac4 <HAL_I2C_Master_Transmit+0x228>)
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fd59 	bl	8004448 <I2C_TransferConfig>
 8003996:	e066      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	b2da      	uxtb	r2, r3
 800399e:	8979      	ldrh	r1, [r7, #10]
 80039a0:	4b48      	ldr	r3, [pc, #288]	@ (8003ac4 <HAL_I2C_Master_Transmit+0x228>)
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fd4e 	bl	8004448 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80039ac:	e05b      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	6a39      	ldr	r1, [r7, #32]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 fbdd 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e07b      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d034      	beq.n	8003a66 <HAL_I2C_Master_Transmit+0x1ca>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d130      	bne.n	8003a66 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2180      	movs	r1, #128	@ 0x80
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 fb56 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e04d      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2bff      	cmp	r3, #255	@ 0xff
 8003a26:	d90e      	bls.n	8003a46 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	22ff      	movs	r2, #255	@ 0xff
 8003a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	8979      	ldrh	r1, [r7, #10]
 8003a36:	2300      	movs	r3, #0
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fd02 	bl	8004448 <I2C_TransferConfig>
 8003a44:	e00f      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	8979      	ldrh	r1, [r7, #10]
 8003a58:	2300      	movs	r3, #0
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 fcf1 	bl	8004448 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d19e      	bne.n	80039ae <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	6a39      	ldr	r1, [r7, #32]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 fbc3 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e01a      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6859      	ldr	r1, [r3, #4]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac8 <HAL_I2C_Master_Transmit+0x22c>)
 8003a98:	400b      	ands	r3, r1
 8003a9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e000      	b.n	8003aba <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003ab8:	2302      	movs	r3, #2
  }
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	80002000 	.word	0x80002000
 8003ac8:	fe00e800 	.word	0xfe00e800

08003acc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	4608      	mov	r0, r1
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4603      	mov	r3, r0
 8003adc:	817b      	strh	r3, [r7, #10]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	813b      	strh	r3, [r7, #8]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	f040 80f9 	bne.w	8003ce6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_I2C_Mem_Write+0x34>
 8003afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d105      	bne.n	8003b0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0ed      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_I2C_Mem_Write+0x4e>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e0e6      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b22:	f7fe fd77 	bl	8002614 <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2319      	movs	r3, #25
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f000 fac3 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0d1      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2221      	movs	r2, #33	@ 0x21
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2240      	movs	r2, #64	@ 0x40
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a3a      	ldr	r2, [r7, #32]
 8003b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b6c:	88f8      	ldrh	r0, [r7, #6]
 8003b6e:	893a      	ldrh	r2, [r7, #8]
 8003b70:	8979      	ldrh	r1, [r7, #10]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	9301      	str	r3, [sp, #4]
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f9d3 	bl	8003f28 <I2C_RequestMemoryWrite>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e0a9      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2bff      	cmp	r3, #255	@ 0xff
 8003b9c:	d90e      	bls.n	8003bbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	22ff      	movs	r2, #255	@ 0xff
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	8979      	ldrh	r1, [r7, #10]
 8003bac:	2300      	movs	r3, #0
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fc47 	bl	8004448 <I2C_TransferConfig>
 8003bba:	e00f      	b.n	8003bdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bca:	b2da      	uxtb	r2, r3
 8003bcc:	8979      	ldrh	r1, [r7, #10]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fc36 	bl	8004448 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fac6 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e07b      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d034      	beq.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d130      	bne.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2180      	movs	r1, #128	@ 0x80
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fa3f 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e04d      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2bff      	cmp	r3, #255	@ 0xff
 8003c54:	d90e      	bls.n	8003c74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	22ff      	movs	r2, #255	@ 0xff
 8003c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	8979      	ldrh	r1, [r7, #10]
 8003c64:	2300      	movs	r3, #0
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 fbeb 	bl	8004448 <I2C_TransferConfig>
 8003c72:	e00f      	b.n	8003c94 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	8979      	ldrh	r1, [r7, #10]
 8003c86:	2300      	movs	r3, #0
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 fbda 	bl	8004448 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d19e      	bne.n	8003bdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 faac 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e01a      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6859      	ldr	r1, [r3, #4]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf0 <HAL_I2C_Mem_Write+0x224>)
 8003cc6:	400b      	ands	r3, r1
 8003cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2220      	movs	r2, #32
 8003cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e000      	b.n	8003ce8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003ce6:	2302      	movs	r3, #2
  }
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	fe00e800 	.word	0xfe00e800

08003cf4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af02      	add	r7, sp, #8
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	461a      	mov	r2, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	817b      	strh	r3, [r7, #10]
 8003d06:	460b      	mov	r3, r1
 8003d08:	813b      	strh	r3, [r7, #8]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	f040 80fd 	bne.w	8003f16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <HAL_I2C_Mem_Read+0x34>
 8003d22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d105      	bne.n	8003d34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0f1      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d101      	bne.n	8003d42 <HAL_I2C_Mem_Read+0x4e>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e0ea      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d4a:	f7fe fc63 	bl	8002614 <HAL_GetTick>
 8003d4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	2319      	movs	r3, #25
 8003d56:	2201      	movs	r2, #1
 8003d58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f9af 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0d5      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2222      	movs	r2, #34	@ 0x22
 8003d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2240      	movs	r2, #64	@ 0x40
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a3a      	ldr	r2, [r7, #32]
 8003d86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d94:	88f8      	ldrh	r0, [r7, #6]
 8003d96:	893a      	ldrh	r2, [r7, #8]
 8003d98:	8979      	ldrh	r1, [r7, #10]
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	9301      	str	r3, [sp, #4]
 8003d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	4603      	mov	r3, r0
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f913 	bl	8003fd0 <I2C_RequestMemoryRead>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0ad      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2bff      	cmp	r3, #255	@ 0xff
 8003dc4:	d90e      	bls.n	8003de4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	22ff      	movs	r2, #255	@ 0xff
 8003dca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	8979      	ldrh	r1, [r7, #10]
 8003dd4:	4b52      	ldr	r3, [pc, #328]	@ (8003f20 <HAL_I2C_Mem_Read+0x22c>)
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 fb33 	bl	8004448 <I2C_TransferConfig>
 8003de2:	e00f      	b.n	8003e04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	8979      	ldrh	r1, [r7, #10]
 8003df6:	4b4a      	ldr	r3, [pc, #296]	@ (8003f20 <HAL_I2C_Mem_Read+0x22c>)
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 fb22 	bl	8004448 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	2104      	movs	r1, #4
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f956 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e07c      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	b2d2      	uxtb	r2, r2
 8003e2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d034      	beq.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d130      	bne.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2180      	movs	r1, #128	@ 0x80
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f927 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e04d      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	2bff      	cmp	r3, #255	@ 0xff
 8003e84:	d90e      	bls.n	8003ea4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	22ff      	movs	r2, #255	@ 0xff
 8003e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	8979      	ldrh	r1, [r7, #10]
 8003e94:	2300      	movs	r3, #0
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 fad3 	bl	8004448 <I2C_TransferConfig>
 8003ea2:	e00f      	b.n	8003ec4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	8979      	ldrh	r1, [r7, #10]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fac2 	bl	8004448 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d19a      	bne.n	8003e04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f994 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e01a      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6859      	ldr	r1, [r3, #4]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_I2C_Mem_Read+0x230>)
 8003ef6:	400b      	ands	r3, r1
 8003ef8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	e000      	b.n	8003f18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f16:	2302      	movs	r3, #2
  }
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	80002400 	.word	0x80002400
 8003f24:	fe00e800 	.word	0xfe00e800

08003f28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	4608      	mov	r0, r1
 8003f32:	4611      	mov	r1, r2
 8003f34:	461a      	mov	r2, r3
 8003f36:	4603      	mov	r3, r0
 8003f38:	817b      	strh	r3, [r7, #10]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	813b      	strh	r3, [r7, #8]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	8979      	ldrh	r1, [r7, #10]
 8003f48:	4b20      	ldr	r3, [pc, #128]	@ (8003fcc <I2C_RequestMemoryWrite+0xa4>)
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 fa79 	bl	8004448 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	69b9      	ldr	r1, [r7, #24]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f909 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e02c      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d105      	bne.n	8003f7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f70:	893b      	ldrh	r3, [r7, #8]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f7a:	e015      	b.n	8003fa8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f7c:	893b      	ldrh	r3, [r7, #8]
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f8a:	69fa      	ldr	r2, [r7, #28]
 8003f8c:	69b9      	ldr	r1, [r7, #24]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f8ef 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e012      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f9e:	893b      	ldrh	r3, [r7, #8]
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2180      	movs	r1, #128	@ 0x80
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f884 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	80002000 	.word	0x80002000

08003fd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	4608      	mov	r0, r1
 8003fda:	4611      	mov	r1, r2
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	817b      	strh	r3, [r7, #10]
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	813b      	strh	r3, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	8979      	ldrh	r1, [r7, #10]
 8003ff0:	4b20      	ldr	r3, [pc, #128]	@ (8004074 <I2C_RequestMemoryRead+0xa4>)
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fa26 	bl	8004448 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	69b9      	ldr	r1, [r7, #24]
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 f8b6 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d001      	beq.n	8004010 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e02c      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d105      	bne.n	8004022 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004016:	893b      	ldrh	r3, [r7, #8]
 8004018:	b2da      	uxtb	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004020:	e015      	b.n	800404e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004022:	893b      	ldrh	r3, [r7, #8]
 8004024:	0a1b      	lsrs	r3, r3, #8
 8004026:	b29b      	uxth	r3, r3
 8004028:	b2da      	uxtb	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	69b9      	ldr	r1, [r7, #24]
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f89c 	bl	8004172 <I2C_WaitOnTXISFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e012      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004044:	893b      	ldrh	r3, [r7, #8]
 8004046:	b2da      	uxtb	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	2200      	movs	r2, #0
 8004056:	2140      	movs	r1, #64	@ 0x40
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 f831 	bl	80040c0 <I2C_WaitOnFlagUntilTimeout>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	80002000 	.word	0x80002000

08004078 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b02      	cmp	r3, #2
 800408c:	d103      	bne.n	8004096 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2200      	movs	r2, #0
 8004094:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d007      	beq.n	80040b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	619a      	str	r2, [r3, #24]
  }
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040d0:	e03b      	b.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	6839      	ldr	r1, [r7, #0]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f8d6 	bl	8004288 <I2C_IsErrorOccurred>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e041      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ec:	d02d      	beq.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ee:	f7fe fa91 	bl	8002614 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d302      	bcc.n	8004104 <I2C_WaitOnFlagUntilTimeout+0x44>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d122      	bne.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	4013      	ands	r3, r2
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	429a      	cmp	r2, r3
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	461a      	mov	r2, r3
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	429a      	cmp	r2, r3
 8004120:	d113      	bne.n	800414a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e00f      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699a      	ldr	r2, [r3, #24]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4013      	ands	r3, r2
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	429a      	cmp	r2, r3
 8004158:	bf0c      	ite	eq
 800415a:	2301      	moveq	r3, #1
 800415c:	2300      	movne	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	461a      	mov	r2, r3
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	429a      	cmp	r2, r3
 8004166:	d0b4      	beq.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	60f8      	str	r0, [r7, #12]
 800417a:	60b9      	str	r1, [r7, #8]
 800417c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800417e:	e033      	b.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68b9      	ldr	r1, [r7, #8]
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f87f 	bl	8004288 <I2C_IsErrorOccurred>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e031      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d025      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419c:	f7fe fa3a 	bl	8002614 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d302      	bcc.n	80041b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11a      	bne.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d013      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e007      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d1c4      	bne.n	8004180 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800420c:	e02f      	b.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	68b9      	ldr	r1, [r7, #8]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f838 	bl	8004288 <I2C_IsErrorOccurred>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e02d      	b.n	800427e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004222:	f7fe f9f7 	bl	8002614 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	429a      	cmp	r2, r3
 8004230:	d302      	bcc.n	8004238 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d11a      	bne.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b20      	cmp	r3, #32
 8004244:	d013      	beq.n	800426e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424a:	f043 0220 	orr.w	r2, r3, #32
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2220      	movs	r2, #32
 8004256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e007      	b.n	800427e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	2b20      	cmp	r3, #32
 800427a:	d1c8      	bne.n	800420e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08a      	sub	sp, #40	@ 0x28
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d068      	beq.n	8004386 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2210      	movs	r2, #16
 80042ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042bc:	e049      	b.n	8004352 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c4:	d045      	beq.n	8004352 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042c6:	f7fe f9a5 	bl	8002614 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d302      	bcc.n	80042dc <I2C_IsErrorOccurred+0x54>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d13a      	bne.n	8004352 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042fe:	d121      	bne.n	8004344 <I2C_IsErrorOccurred+0xbc>
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004306:	d01d      	beq.n	8004344 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	2b20      	cmp	r3, #32
 800430c:	d01a      	beq.n	8004344 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800431c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800431e:	f7fe f979 	bl	8002614 <HAL_GetTick>
 8004322:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004324:	e00e      	b.n	8004344 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004326:	f7fe f975 	bl	8002614 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b19      	cmp	r3, #25
 8004332:	d907      	bls.n	8004344 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f043 0320 	orr.w	r3, r3, #32
 800433a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004342:	e006      	b.n	8004352 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b20      	cmp	r3, #32
 8004350:	d1e9      	bne.n	8004326 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	f003 0320 	and.w	r3, r3, #32
 800435c:	2b20      	cmp	r3, #32
 800435e:	d003      	beq.n	8004368 <I2C_IsErrorOccurred+0xe0>
 8004360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0aa      	beq.n	80042be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004368:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2220      	movs	r2, #32
 8004376:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f043 0304 	orr.w	r3, r3, #4
 800437e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00b      	beq.n	80043b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	f043 0301 	orr.w	r3, r3, #1
 800439e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00b      	beq.n	80043d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	f043 0308 	orr.w	r3, r3, #8
 80043c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00b      	beq.n	80043f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	f043 0302 	orr.w	r3, r3, #2
 80043e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80043f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01c      	beq.n	8004436 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f7ff fe3b 	bl	8004078 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	4b0d      	ldr	r3, [pc, #52]	@ (8004444 <I2C_IsErrorOccurred+0x1bc>)
 800440e:	400b      	ands	r3, r1
 8004410:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	431a      	orrs	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2220      	movs	r2, #32
 8004422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800443a:	4618      	mov	r0, r3
 800443c:	3728      	adds	r7, #40	@ 0x28
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	fe00e800 	.word	0xfe00e800

08004448 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	607b      	str	r3, [r7, #4]
 8004452:	460b      	mov	r3, r1
 8004454:	817b      	strh	r3, [r7, #10]
 8004456:	4613      	mov	r3, r2
 8004458:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800445a:	897b      	ldrh	r3, [r7, #10]
 800445c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004460:	7a7b      	ldrb	r3, [r7, #9]
 8004462:	041b      	lsls	r3, r3, #16
 8004464:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004468:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	4313      	orrs	r3, r2
 8004472:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004476:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	0d5b      	lsrs	r3, r3, #21
 8004482:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004486:	4b08      	ldr	r3, [pc, #32]	@ (80044a8 <I2C_TransferConfig+0x60>)
 8004488:	430b      	orrs	r3, r1
 800448a:	43db      	mvns	r3, r3
 800448c:	ea02 0103 	and.w	r1, r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800449a:	bf00      	nop
 800449c:	371c      	adds	r7, #28
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	03ff63ff 	.word	0x03ff63ff

080044ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b20      	cmp	r3, #32
 80044c0:	d138      	bne.n	8004534 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e032      	b.n	8004536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2224      	movs	r2, #36	@ 0x24
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0201 	bic.w	r2, r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6819      	ldr	r1, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	e000      	b.n	8004536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004534:	2302      	movs	r3, #2
  }
}
 8004536:	4618      	mov	r0, r3
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b20      	cmp	r3, #32
 8004556:	d139      	bne.n	80045cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004562:	2302      	movs	r3, #2
 8004564:	e033      	b.n	80045ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2224      	movs	r2, #36	@ 0x24
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0201 	bic.w	r2, r2, #1
 8004584:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004594:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	021b      	lsls	r3, r3, #8
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	4313      	orrs	r3, r2
 800459e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e000      	b.n	80045ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045cc:	2302      	movs	r3, #2
  }
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3714      	adds	r7, #20
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
	...

080045dc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80045e4:	4b29      	ldr	r3, [pc, #164]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	2b06      	cmp	r3, #6
 80045ee:	d00a      	beq.n	8004606 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80045f0:	4b26      	ldr	r3, [pc, #152]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d001      	beq.n	8004602 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e040      	b.n	8004684 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	e03e      	b.n	8004684 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004606:	4b21      	ldr	r3, [pc, #132]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800460e:	491f      	ldr	r1, [pc, #124]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4313      	orrs	r3, r2
 8004614:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004616:	f7fd fffd 	bl	8002614 <HAL_GetTick>
 800461a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800461c:	e009      	b.n	8004632 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800461e:	f7fd fff9 	bl	8002614 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800462c:	d901      	bls.n	8004632 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e028      	b.n	8004684 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004632:	4b16      	ldr	r3, [pc, #88]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800463a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800463e:	d1ee      	bne.n	800461e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b1e      	cmp	r3, #30
 8004644:	d008      	beq.n	8004658 <HAL_PWREx_ConfigSupply+0x7c>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b2e      	cmp	r3, #46	@ 0x2e
 800464a:	d005      	beq.n	8004658 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b1d      	cmp	r3, #29
 8004650:	d002      	beq.n	8004658 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b2d      	cmp	r3, #45	@ 0x2d
 8004656:	d114      	bne.n	8004682 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004658:	f7fd ffdc 	bl	8002614 <HAL_GetTick>
 800465c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800465e:	e009      	b.n	8004674 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004660:	f7fd ffd8 	bl	8002614 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800466e:	d901      	bls.n	8004674 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e007      	b.n	8004684 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004674:	4b05      	ldr	r3, [pc, #20]	@ (800468c <HAL_PWREx_ConfigSupply+0xb0>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800467c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004680:	d1ee      	bne.n	8004660 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	58024800 	.word	0x58024800

08004690 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	@ 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	f000 bc48 	b.w	8004f34 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f000 8088 	beq.w	80047c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046b2:	4b99      	ldr	r3, [pc, #612]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80046bc:	4b96      	ldr	r3, [pc, #600]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80046c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c4:	2b10      	cmp	r3, #16
 80046c6:	d007      	beq.n	80046d8 <HAL_RCC_OscConfig+0x48>
 80046c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ca:	2b18      	cmp	r3, #24
 80046cc:	d111      	bne.n	80046f2 <HAL_RCC_OscConfig+0x62>
 80046ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d0:	f003 0303 	and.w	r3, r3, #3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d10c      	bne.n	80046f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d8:	4b8f      	ldr	r3, [pc, #572]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d06d      	beq.n	80047c0 <HAL_RCC_OscConfig+0x130>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d169      	bne.n	80047c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f000 bc21 	b.w	8004f34 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046fa:	d106      	bne.n	800470a <HAL_RCC_OscConfig+0x7a>
 80046fc:	4b86      	ldr	r3, [pc, #536]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a85      	ldr	r2, [pc, #532]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004702:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	e02e      	b.n	8004768 <HAL_RCC_OscConfig+0xd8>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10c      	bne.n	800472c <HAL_RCC_OscConfig+0x9c>
 8004712:	4b81      	ldr	r3, [pc, #516]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a80      	ldr	r2, [pc, #512]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800471c:	6013      	str	r3, [r2, #0]
 800471e:	4b7e      	ldr	r3, [pc, #504]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a7d      	ldr	r2, [pc, #500]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004724:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004728:	6013      	str	r3, [r2, #0]
 800472a:	e01d      	b.n	8004768 <HAL_RCC_OscConfig+0xd8>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004734:	d10c      	bne.n	8004750 <HAL_RCC_OscConfig+0xc0>
 8004736:	4b78      	ldr	r3, [pc, #480]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a77      	ldr	r2, [pc, #476]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800473c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004740:	6013      	str	r3, [r2, #0]
 8004742:	4b75      	ldr	r3, [pc, #468]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a74      	ldr	r2, [pc, #464]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800474c:	6013      	str	r3, [r2, #0]
 800474e:	e00b      	b.n	8004768 <HAL_RCC_OscConfig+0xd8>
 8004750:	4b71      	ldr	r3, [pc, #452]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a70      	ldr	r2, [pc, #448]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	4b6e      	ldr	r3, [pc, #440]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a6d      	ldr	r2, [pc, #436]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004762:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d013      	beq.n	8004798 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7fd ff50 	bl	8002614 <HAL_GetTick>
 8004774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004778:	f7fd ff4c 	bl	8002614 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b64      	cmp	r3, #100	@ 0x64
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e3d4      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800478a:	4b63      	ldr	r3, [pc, #396]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d0f0      	beq.n	8004778 <HAL_RCC_OscConfig+0xe8>
 8004796:	e014      	b.n	80047c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004798:	f7fd ff3c 	bl	8002614 <HAL_GetTick>
 800479c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a0:	f7fd ff38 	bl	8002614 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b64      	cmp	r3, #100	@ 0x64
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e3c0      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047b2:	4b59      	ldr	r3, [pc, #356]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f0      	bne.n	80047a0 <HAL_RCC_OscConfig+0x110>
 80047be:	e000      	b.n	80047c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 80ca 	beq.w	8004964 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047d0:	4b51      	ldr	r3, [pc, #324]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047d8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80047da:	4b4f      	ldr	r3, [pc, #316]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80047dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047de:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d007      	beq.n	80047f6 <HAL_RCC_OscConfig+0x166>
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	2b18      	cmp	r3, #24
 80047ea:	d156      	bne.n	800489a <HAL_RCC_OscConfig+0x20a>
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d151      	bne.n	800489a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047f6:	4b48      	ldr	r3, [pc, #288]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0304 	and.w	r3, r3, #4
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_RCC_OscConfig+0x17e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e392      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800480e:	4b42      	ldr	r3, [pc, #264]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 0219 	bic.w	r2, r3, #25
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	493f      	ldr	r1, [pc, #252]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800481c:	4313      	orrs	r3, r2
 800481e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004820:	f7fd fef8 	bl	8002614 <HAL_GetTick>
 8004824:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004828:	f7fd fef4 	bl	8002614 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e37c      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800483a:	4b37      	ldr	r3, [pc, #220]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0f0      	beq.n	8004828 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004846:	f7fd ff15 	bl	8002674 <HAL_GetREVID>
 800484a:	4603      	mov	r3, r0
 800484c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004850:	4293      	cmp	r3, r2
 8004852:	d817      	bhi.n	8004884 <HAL_RCC_OscConfig+0x1f4>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	2b40      	cmp	r3, #64	@ 0x40
 800485a:	d108      	bne.n	800486e <HAL_RCC_OscConfig+0x1de>
 800485c:	4b2e      	ldr	r3, [pc, #184]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004864:	4a2c      	ldr	r2, [pc, #176]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800486a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800486c:	e07a      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800486e:	4b2a      	ldr	r3, [pc, #168]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	031b      	lsls	r3, r3, #12
 800487c:	4926      	ldr	r1, [pc, #152]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 800487e:	4313      	orrs	r3, r2
 8004880:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004882:	e06f      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004884:	4b24      	ldr	r3, [pc, #144]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	061b      	lsls	r3, r3, #24
 8004892:	4921      	ldr	r1, [pc, #132]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004898:	e064      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d047      	beq.n	8004932 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80048a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f023 0219 	bic.w	r2, r3, #25
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	491a      	ldr	r1, [pc, #104]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b4:	f7fd feae 	bl	8002614 <HAL_GetTick>
 80048b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048bc:	f7fd feaa 	bl	8002614 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e332      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048ce:	4b12      	ldr	r3, [pc, #72]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048da:	f7fd fecb 	bl	8002674 <HAL_GetREVID>
 80048de:	4603      	mov	r3, r0
 80048e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d819      	bhi.n	800491c <HAL_RCC_OscConfig+0x28c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	2b40      	cmp	r3, #64	@ 0x40
 80048ee:	d108      	bne.n	8004902 <HAL_RCC_OscConfig+0x272>
 80048f0:	4b09      	ldr	r3, [pc, #36]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80048f8:	4a07      	ldr	r2, [pc, #28]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 80048fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048fe:	6053      	str	r3, [r2, #4]
 8004900:	e030      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
 8004902:	4b05      	ldr	r3, [pc, #20]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	031b      	lsls	r3, r3, #12
 8004910:	4901      	ldr	r1, [pc, #4]	@ (8004918 <HAL_RCC_OscConfig+0x288>)
 8004912:	4313      	orrs	r3, r2
 8004914:	604b      	str	r3, [r1, #4]
 8004916:	e025      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
 8004918:	58024400 	.word	0x58024400
 800491c:	4b9a      	ldr	r3, [pc, #616]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	061b      	lsls	r3, r3, #24
 800492a:	4997      	ldr	r1, [pc, #604]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 800492c:	4313      	orrs	r3, r2
 800492e:	604b      	str	r3, [r1, #4]
 8004930:	e018      	b.n	8004964 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004932:	4b95      	ldr	r3, [pc, #596]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a94      	ldr	r2, [pc, #592]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004938:	f023 0301 	bic.w	r3, r3, #1
 800493c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493e:	f7fd fe69 	bl	8002614 <HAL_GetTick>
 8004942:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004944:	e008      	b.n	8004958 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004946:	f7fd fe65 	bl	8002614 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e2ed      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004958:	4b8b      	ldr	r3, [pc, #556]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0304 	and.w	r3, r3, #4
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1f0      	bne.n	8004946 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0310 	and.w	r3, r3, #16
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 80a9 	beq.w	8004ac4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004972:	4b85      	ldr	r3, [pc, #532]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800497a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800497c:	4b82      	ldr	r3, [pc, #520]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 800497e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004980:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	2b08      	cmp	r3, #8
 8004986:	d007      	beq.n	8004998 <HAL_RCC_OscConfig+0x308>
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b18      	cmp	r3, #24
 800498c:	d13a      	bne.n	8004a04 <HAL_RCC_OscConfig+0x374>
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f003 0303 	and.w	r3, r3, #3
 8004994:	2b01      	cmp	r3, #1
 8004996:	d135      	bne.n	8004a04 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004998:	4b7b      	ldr	r3, [pc, #492]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d005      	beq.n	80049b0 <HAL_RCC_OscConfig+0x320>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	2b80      	cmp	r3, #128	@ 0x80
 80049aa:	d001      	beq.n	80049b0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e2c1      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80049b0:	f7fd fe60 	bl	8002674 <HAL_GetREVID>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d817      	bhi.n	80049ee <HAL_RCC_OscConfig+0x35e>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	2b20      	cmp	r3, #32
 80049c4:	d108      	bne.n	80049d8 <HAL_RCC_OscConfig+0x348>
 80049c6:	4b70      	ldr	r3, [pc, #448]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80049ce:	4a6e      	ldr	r2, [pc, #440]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80049d4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80049d6:	e075      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80049d8:	4b6b      	ldr	r3, [pc, #428]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	069b      	lsls	r3, r3, #26
 80049e6:	4968      	ldr	r1, [pc, #416]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80049ec:	e06a      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80049ee:	4b66      	ldr	r3, [pc, #408]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	061b      	lsls	r3, r3, #24
 80049fc:	4962      	ldr	r1, [pc, #392]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a02:	e05f      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d042      	beq.n	8004a92 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004a0c:	4b5e      	ldr	r3, [pc, #376]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a5d      	ldr	r2, [pc, #372]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a18:	f7fd fdfc 	bl	8002614 <HAL_GetTick>
 8004a1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004a20:	f7fd fdf8 	bl	8002614 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e280      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a32:	4b55      	ldr	r3, [pc, #340]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a3e:	f7fd fe19 	bl	8002674 <HAL_GetREVID>
 8004a42:	4603      	mov	r3, r0
 8004a44:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d817      	bhi.n	8004a7c <HAL_RCC_OscConfig+0x3ec>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	2b20      	cmp	r3, #32
 8004a52:	d108      	bne.n	8004a66 <HAL_RCC_OscConfig+0x3d6>
 8004a54:	4b4c      	ldr	r3, [pc, #304]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a62:	6053      	str	r3, [r2, #4]
 8004a64:	e02e      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
 8004a66:	4b48      	ldr	r3, [pc, #288]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	069b      	lsls	r3, r3, #26
 8004a74:	4944      	ldr	r1, [pc, #272]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	604b      	str	r3, [r1, #4]
 8004a7a:	e023      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
 8004a7c:	4b42      	ldr	r3, [pc, #264]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	061b      	lsls	r3, r3, #24
 8004a8a:	493f      	ldr	r1, [pc, #252]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60cb      	str	r3, [r1, #12]
 8004a90:	e018      	b.n	8004ac4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004a92:	4b3d      	ldr	r3, [pc, #244]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a3c      	ldr	r2, [pc, #240]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004a98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a9e:	f7fd fdb9 	bl	8002614 <HAL_GetTick>
 8004aa2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004aa6:	f7fd fdb5 	bl	8002614 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e23d      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004ab8:	4b33      	ldr	r3, [pc, #204]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1f0      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0308 	and.w	r3, r3, #8
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d036      	beq.n	8004b3e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d019      	beq.n	8004b0c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004ada:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004adc:	4a2a      	ldr	r2, [pc, #168]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae4:	f7fd fd96 	bl	8002614 <HAL_GetTick>
 8004ae8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aec:	f7fd fd92 	bl	8002614 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e21a      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004afe:	4b22      	ldr	r3, [pc, #136]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0x45c>
 8004b0a:	e018      	b.n	8004b3e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b10:	4a1d      	ldr	r2, [pc, #116]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b12:	f023 0301 	bic.w	r3, r3, #1
 8004b16:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b18:	f7fd fd7c 	bl	8002614 <HAL_GetTick>
 8004b1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b20:	f7fd fd78 	bl	8002614 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e200      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b32:	4b15      	ldr	r3, [pc, #84]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1f0      	bne.n	8004b20 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d039      	beq.n	8004bbe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d01c      	beq.n	8004b8c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b52:	4b0d      	ldr	r3, [pc, #52]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a0c      	ldr	r2, [pc, #48]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004b5e:	f7fd fd59 	bl	8002614 <HAL_GetTick>
 8004b62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b66:	f7fd fd55 	bl	8002614 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e1dd      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b78:	4b03      	ldr	r3, [pc, #12]	@ (8004b88 <HAL_RCC_OscConfig+0x4f8>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d0f0      	beq.n	8004b66 <HAL_RCC_OscConfig+0x4d6>
 8004b84:	e01b      	b.n	8004bbe <HAL_RCC_OscConfig+0x52e>
 8004b86:	bf00      	nop
 8004b88:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b8c:	4b9b      	ldr	r3, [pc, #620]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a9a      	ldr	r2, [pc, #616]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004b92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b96:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004b98:	f7fd fd3c 	bl	8002614 <HAL_GetTick>
 8004b9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ba0:	f7fd fd38 	bl	8002614 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e1c0      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004bb2:	4b92      	ldr	r3, [pc, #584]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1f0      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	f000 8081 	beq.w	8004cce <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004bcc:	4b8c      	ldr	r3, [pc, #560]	@ (8004e00 <HAL_RCC_OscConfig+0x770>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a8b      	ldr	r2, [pc, #556]	@ (8004e00 <HAL_RCC_OscConfig+0x770>)
 8004bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bd8:	f7fd fd1c 	bl	8002614 <HAL_GetTick>
 8004bdc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004be0:	f7fd fd18 	bl	8002614 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	@ 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1a0      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bf2:	4b83      	ldr	r3, [pc, #524]	@ (8004e00 <HAL_RCC_OscConfig+0x770>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0f0      	beq.n	8004be0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x584>
 8004c06:	4b7d      	ldr	r3, [pc, #500]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0a:	4a7c      	ldr	r2, [pc, #496]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c12:	e02d      	b.n	8004c70 <HAL_RCC_OscConfig+0x5e0>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10c      	bne.n	8004c36 <HAL_RCC_OscConfig+0x5a6>
 8004c1c:	4b77      	ldr	r3, [pc, #476]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c20:	4a76      	ldr	r2, [pc, #472]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c22:	f023 0301 	bic.w	r3, r3, #1
 8004c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c28:	4b74      	ldr	r3, [pc, #464]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2c:	4a73      	ldr	r2, [pc, #460]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c2e:	f023 0304 	bic.w	r3, r3, #4
 8004c32:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c34:	e01c      	b.n	8004c70 <HAL_RCC_OscConfig+0x5e0>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b05      	cmp	r3, #5
 8004c3c:	d10c      	bne.n	8004c58 <HAL_RCC_OscConfig+0x5c8>
 8004c3e:	4b6f      	ldr	r3, [pc, #444]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c42:	4a6e      	ldr	r2, [pc, #440]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c44:	f043 0304 	orr.w	r3, r3, #4
 8004c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c4a:	4b6c      	ldr	r3, [pc, #432]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4e:	4a6b      	ldr	r2, [pc, #428]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c56:	e00b      	b.n	8004c70 <HAL_RCC_OscConfig+0x5e0>
 8004c58:	4b68      	ldr	r3, [pc, #416]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c5c:	4a67      	ldr	r2, [pc, #412]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c5e:	f023 0301 	bic.w	r3, r3, #1
 8004c62:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c64:	4b65      	ldr	r3, [pc, #404]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c68:	4a64      	ldr	r2, [pc, #400]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c6a:	f023 0304 	bic.w	r3, r3, #4
 8004c6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d015      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c78:	f7fd fccc 	bl	8002614 <HAL_GetTick>
 8004c7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c7e:	e00a      	b.n	8004c96 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c80:	f7fd fcc8 	bl	8002614 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e14e      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c96:	4b59      	ldr	r3, [pc, #356]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0ee      	beq.n	8004c80 <HAL_RCC_OscConfig+0x5f0>
 8004ca2:	e014      	b.n	8004cce <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca4:	f7fd fcb6 	bl	8002614 <HAL_GetTick>
 8004ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004caa:	e00a      	b.n	8004cc2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cac:	f7fd fcb2 	bl	8002614 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e138      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cc2:	4b4e      	ldr	r3, [pc, #312]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1ee      	bne.n	8004cac <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 812d 	beq.w	8004f32 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004cd8:	4b48      	ldr	r3, [pc, #288]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ce0:	2b18      	cmp	r3, #24
 8004ce2:	f000 80bd 	beq.w	8004e60 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	f040 809e 	bne.w	8004e2c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf0:	4b42      	ldr	r3, [pc, #264]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a41      	ldr	r2, [pc, #260]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fd fc8a 	bl	8002614 <HAL_GetTick>
 8004d00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fd fc86 	bl	8002614 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e10e      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d16:	4b39      	ldr	r3, [pc, #228]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d22:	4b36      	ldr	r3, [pc, #216]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d26:	4b37      	ldr	r3, [pc, #220]	@ (8004e04 <HAL_RCC_OscConfig+0x774>)
 8004d28:	4013      	ands	r3, r2
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d32:	0112      	lsls	r2, r2, #4
 8004d34:	430a      	orrs	r2, r1
 8004d36:	4931      	ldr	r1, [pc, #196]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d40:	3b01      	subs	r3, #1
 8004d42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	025b      	lsls	r3, r3, #9
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d56:	3b01      	subs	r3, #1
 8004d58:	041b      	lsls	r3, r3, #16
 8004d5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d64:	3b01      	subs	r3, #1
 8004d66:	061b      	lsls	r3, r3, #24
 8004d68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d6c:	4923      	ldr	r1, [pc, #140]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004d72:	4b22      	ldr	r3, [pc, #136]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d76:	4a21      	ldr	r2, [pc, #132]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d82:	4b21      	ldr	r3, [pc, #132]	@ (8004e08 <HAL_RCC_OscConfig+0x778>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004d8a:	00d2      	lsls	r2, r2, #3
 8004d8c:	491b      	ldr	r1, [pc, #108]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004d92:	4b1a      	ldr	r3, [pc, #104]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d96:	f023 020c 	bic.w	r2, r3, #12
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9e:	4917      	ldr	r1, [pc, #92]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004da4:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da8:	f023 0202 	bic.w	r2, r3, #2
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db0:	4912      	ldr	r1, [pc, #72]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004db6:	4b11      	ldr	r3, [pc, #68]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dba:	4a10      	ldr	r2, [pc, #64]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004dce:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004dda:	4b08      	ldr	r3, [pc, #32]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dde:	4a07      	ldr	r2, [pc, #28]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004de0:	f043 0301 	orr.w	r3, r3, #1
 8004de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de6:	4b05      	ldr	r3, [pc, #20]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a04      	ldr	r2, [pc, #16]	@ (8004dfc <HAL_RCC_OscConfig+0x76c>)
 8004dec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df2:	f7fd fc0f 	bl	8002614 <HAL_GetTick>
 8004df6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004df8:	e011      	b.n	8004e1e <HAL_RCC_OscConfig+0x78e>
 8004dfa:	bf00      	nop
 8004dfc:	58024400 	.word	0x58024400
 8004e00:	58024800 	.word	0x58024800
 8004e04:	fffffc0c 	.word	0xfffffc0c
 8004e08:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e0c:	f7fd fc02 	bl	8002614 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e08a      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e1e:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0f0      	beq.n	8004e0c <HAL_RCC_OscConfig+0x77c>
 8004e2a:	e082      	b.n	8004f32 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e2c:	4b43      	ldr	r3, [pc, #268]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a42      	ldr	r2, [pc, #264]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fd fbec 	bl	8002614 <HAL_GetTick>
 8004e3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e40:	f7fd fbe8 	bl	8002614 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e070      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e52:	4b3a      	ldr	r3, [pc, #232]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1f0      	bne.n	8004e40 <HAL_RCC_OscConfig+0x7b0>
 8004e5e:	e068      	b.n	8004f32 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004e60:	4b36      	ldr	r3, [pc, #216]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e64:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004e66:	4b35      	ldr	r3, [pc, #212]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d031      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f003 0203 	and.w	r2, r3, #3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d12a      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	091b      	lsrs	r3, r3, #4
 8004e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d122      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d11a      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	0a5b      	lsrs	r3, r3, #9
 8004ea6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d111      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d108      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	0e1b      	lsrs	r3, r3, #24
 8004eca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d001      	beq.n	8004edc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e02b      	b.n	8004f34 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004edc:	4b17      	ldr	r3, [pc, #92]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee0:	08db      	lsrs	r3, r3, #3
 8004ee2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ee6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d01f      	beq.n	8004f32 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ef2:	4b12      	ldr	r3, [pc, #72]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef6:	4a11      	ldr	r2, [pc, #68]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004ef8:	f023 0301 	bic.w	r3, r3, #1
 8004efc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004efe:	f7fd fb89 	bl	8002614 <HAL_GetTick>
 8004f02:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004f04:	bf00      	nop
 8004f06:	f7fd fb85 	bl	8002614 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d0f9      	beq.n	8004f06 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f12:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004f14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f16:	4b0a      	ldr	r3, [pc, #40]	@ (8004f40 <HAL_RCC_OscConfig+0x8b0>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f1e:	00d2      	lsls	r2, r2, #3
 8004f20:	4906      	ldr	r1, [pc, #24]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004f26:	4b05      	ldr	r3, [pc, #20]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2a:	4a04      	ldr	r2, [pc, #16]	@ (8004f3c <HAL_RCC_OscConfig+0x8ac>)
 8004f2c:	f043 0301 	orr.w	r3, r3, #1
 8004f30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3730      	adds	r7, #48	@ 0x30
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	58024400 	.word	0x58024400
 8004f40:	ffff0007 	.word	0xffff0007

08004f44 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d101      	bne.n	8004f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e19c      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f58:	4b8a      	ldr	r3, [pc, #552]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 030f 	and.w	r3, r3, #15
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d910      	bls.n	8004f88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f66:	4b87      	ldr	r3, [pc, #540]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f023 020f 	bic.w	r2, r3, #15
 8004f6e:	4985      	ldr	r1, [pc, #532]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f76:	4b83      	ldr	r3, [pc, #524]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 030f 	and.w	r3, r3, #15
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d001      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e184      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d010      	beq.n	8004fb6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691a      	ldr	r2, [r3, #16]
 8004f98:	4b7b      	ldr	r3, [pc, #492]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d908      	bls.n	8004fb6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004fa4:	4b78      	ldr	r3, [pc, #480]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	4975      	ldr	r1, [pc, #468]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d010      	beq.n	8004fe4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	695a      	ldr	r2, [r3, #20]
 8004fc6:	4b70      	ldr	r3, [pc, #448]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d908      	bls.n	8004fe4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	496a      	ldr	r1, [pc, #424]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0310 	and.w	r3, r3, #16
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d010      	beq.n	8005012 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	699a      	ldr	r2, [r3, #24]
 8004ff4:	4b64      	ldr	r3, [pc, #400]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d908      	bls.n	8005012 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005000:	4b61      	ldr	r3, [pc, #388]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005002:	69db      	ldr	r3, [r3, #28]
 8005004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	495e      	ldr	r1, [pc, #376]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 800500e:	4313      	orrs	r3, r2
 8005010:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0320 	and.w	r3, r3, #32
 800501a:	2b00      	cmp	r3, #0
 800501c:	d010      	beq.n	8005040 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	4b59      	ldr	r3, [pc, #356]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800502a:	429a      	cmp	r2, r3
 800502c:	d908      	bls.n	8005040 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800502e:	4b56      	ldr	r3, [pc, #344]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	4953      	ldr	r1, [pc, #332]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 800503c:	4313      	orrs	r3, r2
 800503e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d010      	beq.n	800506e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	4b4d      	ldr	r3, [pc, #308]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	f003 030f 	and.w	r3, r3, #15
 8005058:	429a      	cmp	r2, r3
 800505a:	d908      	bls.n	800506e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800505c:	4b4a      	ldr	r3, [pc, #296]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	f023 020f 	bic.w	r2, r3, #15
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	4947      	ldr	r1, [pc, #284]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 800506a:	4313      	orrs	r3, r2
 800506c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b00      	cmp	r3, #0
 8005078:	d055      	beq.n	8005126 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800507a:	4b43      	ldr	r3, [pc, #268]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	4940      	ldr	r1, [pc, #256]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005088:	4313      	orrs	r3, r2
 800508a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b02      	cmp	r3, #2
 8005092:	d107      	bne.n	80050a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005094:	4b3c      	ldr	r3, [pc, #240]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d121      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0f6      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	2b03      	cmp	r3, #3
 80050aa:	d107      	bne.n	80050bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80050ac:	4b36      	ldr	r3, [pc, #216]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d115      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e0ea      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d107      	bne.n	80050d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80050c4:	4b30      	ldr	r3, [pc, #192]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d109      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e0de      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050d4:	4b2c      	ldr	r3, [pc, #176]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0304 	and.w	r3, r3, #4
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e0d6      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050e4:	4b28      	ldr	r3, [pc, #160]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	f023 0207 	bic.w	r2, r3, #7
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	4925      	ldr	r1, [pc, #148]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050f6:	f7fd fa8d 	bl	8002614 <HAL_GetTick>
 80050fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050fc:	e00a      	b.n	8005114 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050fe:	f7fd fa89 	bl	8002614 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800510c:	4293      	cmp	r3, r2
 800510e:	d901      	bls.n	8005114 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e0be      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005114:	4b1c      	ldr	r3, [pc, #112]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	429a      	cmp	r2, r3
 8005124:	d1eb      	bne.n	80050fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d010      	beq.n	8005154 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	4b14      	ldr	r3, [pc, #80]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	429a      	cmp	r2, r3
 8005140:	d208      	bcs.n	8005154 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005142:	4b11      	ldr	r3, [pc, #68]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	f023 020f 	bic.w	r2, r3, #15
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	490e      	ldr	r1, [pc, #56]	@ (8005188 <HAL_RCC_ClockConfig+0x244>)
 8005150:	4313      	orrs	r3, r2
 8005152:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005154:	4b0b      	ldr	r3, [pc, #44]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d214      	bcs.n	800518c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005162:	4b08      	ldr	r3, [pc, #32]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f023 020f 	bic.w	r2, r3, #15
 800516a:	4906      	ldr	r1, [pc, #24]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005172:	4b04      	ldr	r3, [pc, #16]	@ (8005184 <HAL_RCC_ClockConfig+0x240>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	429a      	cmp	r2, r3
 800517e:	d005      	beq.n	800518c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e086      	b.n	8005292 <HAL_RCC_ClockConfig+0x34e>
 8005184:	52002000 	.word	0x52002000
 8005188:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b00      	cmp	r3, #0
 8005196:	d010      	beq.n	80051ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	4b3f      	ldr	r3, [pc, #252]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d208      	bcs.n	80051ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80051a8:	4b3c      	ldr	r3, [pc, #240]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	4939      	ldr	r1, [pc, #228]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d010      	beq.n	80051e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	695a      	ldr	r2, [r3, #20]
 80051ca:	4b34      	ldr	r3, [pc, #208]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d208      	bcs.n	80051e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80051d6:	4b31      	ldr	r3, [pc, #196]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	492e      	ldr	r1, [pc, #184]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d010      	beq.n	8005216 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	699a      	ldr	r2, [r3, #24]
 80051f8:	4b28      	ldr	r3, [pc, #160]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005200:	429a      	cmp	r2, r3
 8005202:	d208      	bcs.n	8005216 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005204:	4b25      	ldr	r3, [pc, #148]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	4922      	ldr	r1, [pc, #136]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005212:	4313      	orrs	r3, r2
 8005214:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0320 	and.w	r3, r3, #32
 800521e:	2b00      	cmp	r3, #0
 8005220:	d010      	beq.n	8005244 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69da      	ldr	r2, [r3, #28]
 8005226:	4b1d      	ldr	r3, [pc, #116]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800522e:	429a      	cmp	r2, r3
 8005230:	d208      	bcs.n	8005244 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005232:	4b1a      	ldr	r3, [pc, #104]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	4917      	ldr	r1, [pc, #92]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005240:	4313      	orrs	r3, r2
 8005242:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005244:	f000 f834 	bl	80052b0 <HAL_RCC_GetSysClockFreq>
 8005248:	4602      	mov	r2, r0
 800524a:	4b14      	ldr	r3, [pc, #80]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	0a1b      	lsrs	r3, r3, #8
 8005250:	f003 030f 	and.w	r3, r3, #15
 8005254:	4912      	ldr	r1, [pc, #72]	@ (80052a0 <HAL_RCC_ClockConfig+0x35c>)
 8005256:	5ccb      	ldrb	r3, [r1, r3]
 8005258:	f003 031f 	and.w	r3, r3, #31
 800525c:	fa22 f303 	lsr.w	r3, r2, r3
 8005260:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005262:	4b0e      	ldr	r3, [pc, #56]	@ (800529c <HAL_RCC_ClockConfig+0x358>)
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	4a0d      	ldr	r2, [pc, #52]	@ (80052a0 <HAL_RCC_ClockConfig+0x35c>)
 800526c:	5cd3      	ldrb	r3, [r2, r3]
 800526e:	f003 031f 	and.w	r3, r3, #31
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	fa22 f303 	lsr.w	r3, r2, r3
 8005278:	4a0a      	ldr	r2, [pc, #40]	@ (80052a4 <HAL_RCC_ClockConfig+0x360>)
 800527a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800527c:	4a0a      	ldr	r2, [pc, #40]	@ (80052a8 <HAL_RCC_ClockConfig+0x364>)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005282:	4b0a      	ldr	r3, [pc, #40]	@ (80052ac <HAL_RCC_ClockConfig+0x368>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f7fd f97a 	bl	8002580 <HAL_InitTick>
 800528c:	4603      	mov	r3, r0
 800528e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005290:	7bfb      	ldrb	r3, [r7, #15]
}
 8005292:	4618      	mov	r0, r3
 8005294:	3718      	adds	r7, #24
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	58024400 	.word	0x58024400
 80052a0:	0800d6a8 	.word	0x0800d6a8
 80052a4:	24000004 	.word	0x24000004
 80052a8:	24000000 	.word	0x24000000
 80052ac:	24000020 	.word	0x24000020

080052b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b089      	sub	sp, #36	@ 0x24
 80052b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052b6:	4bb3      	ldr	r3, [pc, #716]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052be:	2b18      	cmp	r3, #24
 80052c0:	f200 8155 	bhi.w	800556e <HAL_RCC_GetSysClockFreq+0x2be>
 80052c4:	a201      	add	r2, pc, #4	@ (adr r2, 80052cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80052c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ca:	bf00      	nop
 80052cc:	08005331 	.word	0x08005331
 80052d0:	0800556f 	.word	0x0800556f
 80052d4:	0800556f 	.word	0x0800556f
 80052d8:	0800556f 	.word	0x0800556f
 80052dc:	0800556f 	.word	0x0800556f
 80052e0:	0800556f 	.word	0x0800556f
 80052e4:	0800556f 	.word	0x0800556f
 80052e8:	0800556f 	.word	0x0800556f
 80052ec:	08005357 	.word	0x08005357
 80052f0:	0800556f 	.word	0x0800556f
 80052f4:	0800556f 	.word	0x0800556f
 80052f8:	0800556f 	.word	0x0800556f
 80052fc:	0800556f 	.word	0x0800556f
 8005300:	0800556f 	.word	0x0800556f
 8005304:	0800556f 	.word	0x0800556f
 8005308:	0800556f 	.word	0x0800556f
 800530c:	0800535d 	.word	0x0800535d
 8005310:	0800556f 	.word	0x0800556f
 8005314:	0800556f 	.word	0x0800556f
 8005318:	0800556f 	.word	0x0800556f
 800531c:	0800556f 	.word	0x0800556f
 8005320:	0800556f 	.word	0x0800556f
 8005324:	0800556f 	.word	0x0800556f
 8005328:	0800556f 	.word	0x0800556f
 800532c:	08005363 	.word	0x08005363
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005330:	4b94      	ldr	r3, [pc, #592]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0320 	and.w	r3, r3, #32
 8005338:	2b00      	cmp	r3, #0
 800533a:	d009      	beq.n	8005350 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800533c:	4b91      	ldr	r3, [pc, #580]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	08db      	lsrs	r3, r3, #3
 8005342:	f003 0303 	and.w	r3, r3, #3
 8005346:	4a90      	ldr	r2, [pc, #576]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005348:	fa22 f303 	lsr.w	r3, r2, r3
 800534c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800534e:	e111      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005350:	4b8d      	ldr	r3, [pc, #564]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005352:	61bb      	str	r3, [r7, #24]
      break;
 8005354:	e10e      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005356:	4b8d      	ldr	r3, [pc, #564]	@ (800558c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005358:	61bb      	str	r3, [r7, #24]
      break;
 800535a:	e10b      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800535c:	4b8c      	ldr	r3, [pc, #560]	@ (8005590 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800535e:	61bb      	str	r3, [r7, #24]
      break;
 8005360:	e108      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005362:	4b88      	ldr	r3, [pc, #544]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800536c:	4b85      	ldr	r3, [pc, #532]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800536e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005370:	091b      	lsrs	r3, r3, #4
 8005372:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005376:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005378:	4b82      	ldr	r3, [pc, #520]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005382:	4b80      	ldr	r3, [pc, #512]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005386:	08db      	lsrs	r3, r3, #3
 8005388:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	fb02 f303 	mul.w	r3, r2, r3
 8005392:	ee07 3a90 	vmov	s15, r3
 8005396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800539a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f000 80e1 	beq.w	8005568 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	f000 8083 	beq.w	80054b4 <HAL_RCC_GetSysClockFreq+0x204>
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	f200 80a1 	bhi.w	80054f8 <HAL_RCC_GetSysClockFreq+0x248>
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d003      	beq.n	80053c4 <HAL_RCC_GetSysClockFreq+0x114>
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d056      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x1c0>
 80053c2:	e099      	b.n	80054f8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053c4:	4b6f      	ldr	r3, [pc, #444]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0320 	and.w	r3, r3, #32
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d02d      	beq.n	800542c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053d0:	4b6c      	ldr	r3, [pc, #432]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	08db      	lsrs	r3, r3, #3
 80053d6:	f003 0303 	and.w	r3, r3, #3
 80053da:	4a6b      	ldr	r2, [pc, #428]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80053dc:	fa22 f303 	lsr.w	r3, r2, r3
 80053e0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	ee07 3a90 	vmov	s15, r3
 80053e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	ee07 3a90 	vmov	s15, r3
 80053f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053fa:	4b62      	ldr	r3, [pc, #392]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005402:	ee07 3a90 	vmov	s15, r3
 8005406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800540a:	ed97 6a02 	vldr	s12, [r7, #8]
 800540e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800541a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800541e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005426:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800542a:	e087      	b.n	800553c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005436:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005598 <HAL_RCC_GetSysClockFreq+0x2e8>
 800543a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800543e:	4b51      	ldr	r3, [pc, #324]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005446:	ee07 3a90 	vmov	s15, r3
 800544a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800544e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005452:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800545a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800545e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800546a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800546e:	e065      	b.n	800553c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800559c <HAL_RCC_GetSysClockFreq+0x2ec>
 800547e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005482:	4b40      	ldr	r3, [pc, #256]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005492:	ed97 6a02 	vldr	s12, [r7, #8]
 8005496:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800549a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800549e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80054b2:	e043      	b.n	800553c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	ee07 3a90 	vmov	s15, r3
 80054ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054be:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80055a0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80054c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80054da:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005594 <HAL_RCC_GetSysClockFreq+0x2e4>
 80054de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80054f6:	e021      	b.n	800553c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005502:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800559c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800550a:	4b1e      	ldr	r3, [pc, #120]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800550c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005512:	ee07 3a90 	vmov	s15, r3
 8005516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800551a:	ed97 6a02 	vldr	s12, [r7, #8]
 800551e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005594 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800552a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800552e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005536:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800553a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800553c:	4b11      	ldr	r3, [pc, #68]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800553e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005540:	0a5b      	lsrs	r3, r3, #9
 8005542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005546:	3301      	adds	r3, #1
 8005548:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	ee07 3a90 	vmov	s15, r3
 8005550:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005554:	edd7 6a07 	vldr	s13, [r7, #28]
 8005558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800555c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005560:	ee17 3a90 	vmov	r3, s15
 8005564:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005566:	e005      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	61bb      	str	r3, [r7, #24]
      break;
 800556c:	e002      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800556e:	4b07      	ldr	r3, [pc, #28]	@ (800558c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005570:	61bb      	str	r3, [r7, #24]
      break;
 8005572:	bf00      	nop
  }

  return sysclockfreq;
 8005574:	69bb      	ldr	r3, [r7, #24]
}
 8005576:	4618      	mov	r0, r3
 8005578:	3724      	adds	r7, #36	@ 0x24
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	58024400 	.word	0x58024400
 8005588:	03d09000 	.word	0x03d09000
 800558c:	003d0900 	.word	0x003d0900
 8005590:	017d7840 	.word	0x017d7840
 8005594:	46000000 	.word	0x46000000
 8005598:	4c742400 	.word	0x4c742400
 800559c:	4a742400 	.word	0x4a742400
 80055a0:	4bbebc20 	.word	0x4bbebc20

080055a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80055aa:	f7ff fe81 	bl	80052b0 <HAL_RCC_GetSysClockFreq>
 80055ae:	4602      	mov	r2, r0
 80055b0:	4b10      	ldr	r3, [pc, #64]	@ (80055f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	0a1b      	lsrs	r3, r3, #8
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	490f      	ldr	r1, [pc, #60]	@ (80055f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80055bc:	5ccb      	ldrb	r3, [r1, r3]
 80055be:	f003 031f 	and.w	r3, r3, #31
 80055c2:	fa22 f303 	lsr.w	r3, r2, r3
 80055c6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80055c8:	4b0a      	ldr	r3, [pc, #40]	@ (80055f4 <HAL_RCC_GetHCLKFreq+0x50>)
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	f003 030f 	and.w	r3, r3, #15
 80055d0:	4a09      	ldr	r2, [pc, #36]	@ (80055f8 <HAL_RCC_GetHCLKFreq+0x54>)
 80055d2:	5cd3      	ldrb	r3, [r2, r3]
 80055d4:	f003 031f 	and.w	r3, r3, #31
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	fa22 f303 	lsr.w	r3, r2, r3
 80055de:	4a07      	ldr	r2, [pc, #28]	@ (80055fc <HAL_RCC_GetHCLKFreq+0x58>)
 80055e0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80055e2:	4a07      	ldr	r2, [pc, #28]	@ (8005600 <HAL_RCC_GetHCLKFreq+0x5c>)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80055e8:	4b04      	ldr	r3, [pc, #16]	@ (80055fc <HAL_RCC_GetHCLKFreq+0x58>)
 80055ea:	681b      	ldr	r3, [r3, #0]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	58024400 	.word	0x58024400
 80055f8:	0800d6a8 	.word	0x0800d6a8
 80055fc:	24000004 	.word	0x24000004
 8005600:	24000000 	.word	0x24000000

08005604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005608:	f7ff ffcc 	bl	80055a4 <HAL_RCC_GetHCLKFreq>
 800560c:	4602      	mov	r2, r0
 800560e:	4b06      	ldr	r3, [pc, #24]	@ (8005628 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	091b      	lsrs	r3, r3, #4
 8005614:	f003 0307 	and.w	r3, r3, #7
 8005618:	4904      	ldr	r1, [pc, #16]	@ (800562c <HAL_RCC_GetPCLK1Freq+0x28>)
 800561a:	5ccb      	ldrb	r3, [r1, r3]
 800561c:	f003 031f 	and.w	r3, r3, #31
 8005620:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005624:	4618      	mov	r0, r3
 8005626:	bd80      	pop	{r7, pc}
 8005628:	58024400 	.word	0x58024400
 800562c:	0800d6a8 	.word	0x0800d6a8

08005630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005634:	f7ff ffb6 	bl	80055a4 <HAL_RCC_GetHCLKFreq>
 8005638:	4602      	mov	r2, r0
 800563a:	4b06      	ldr	r3, [pc, #24]	@ (8005654 <HAL_RCC_GetPCLK2Freq+0x24>)
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	0a1b      	lsrs	r3, r3, #8
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	4904      	ldr	r1, [pc, #16]	@ (8005658 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005646:	5ccb      	ldrb	r3, [r1, r3]
 8005648:	f003 031f 	and.w	r3, r3, #31
 800564c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005650:	4618      	mov	r0, r3
 8005652:	bd80      	pop	{r7, pc}
 8005654:	58024400 	.word	0x58024400
 8005658:	0800d6a8 	.word	0x0800d6a8

0800565c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800565c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005660:	b0ca      	sub	sp, #296	@ 0x128
 8005662:	af00      	add	r7, sp, #0
 8005664:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005668:	2300      	movs	r3, #0
 800566a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800566e:	2300      	movs	r3, #0
 8005670:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005680:	2500      	movs	r5, #0
 8005682:	ea54 0305 	orrs.w	r3, r4, r5
 8005686:	d049      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800568e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005692:	d02f      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005694:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005698:	d828      	bhi.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800569a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800569e:	d01a      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80056a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056a4:	d822      	bhi.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80056aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056ae:	d007      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80056b0:	e01c      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056b2:	4bb8      	ldr	r3, [pc, #736]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b6:	4ab7      	ldr	r2, [pc, #732]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80056be:	e01a      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80056c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c4:	3308      	adds	r3, #8
 80056c6:	2102      	movs	r1, #2
 80056c8:	4618      	mov	r0, r3
 80056ca:	f001 fc8f 	bl	8006fec <RCCEx_PLL2_Config>
 80056ce:	4603      	mov	r3, r0
 80056d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80056d4:	e00f      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056da:	3328      	adds	r3, #40	@ 0x28
 80056dc:	2102      	movs	r1, #2
 80056de:	4618      	mov	r0, r3
 80056e0:	f001 fd36 	bl	8007150 <RCCEx_PLL3_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80056ea:	e004      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056f2:	e000      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80056f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10a      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80056fe:	4ba5      	ldr	r3, [pc, #660]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005702:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800570a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800570c:	4aa1      	ldr	r2, [pc, #644]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800570e:	430b      	orrs	r3, r1
 8005710:	6513      	str	r3, [r2, #80]	@ 0x50
 8005712:	e003      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800571c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005724:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005728:	f04f 0900 	mov.w	r9, #0
 800572c:	ea58 0309 	orrs.w	r3, r8, r9
 8005730:	d047      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005738:	2b04      	cmp	r3, #4
 800573a:	d82a      	bhi.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800573c:	a201      	add	r2, pc, #4	@ (adr r2, 8005744 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800573e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005742:	bf00      	nop
 8005744:	08005759 	.word	0x08005759
 8005748:	08005767 	.word	0x08005767
 800574c:	0800577d 	.word	0x0800577d
 8005750:	0800579b 	.word	0x0800579b
 8005754:	0800579b 	.word	0x0800579b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005758:	4b8e      	ldr	r3, [pc, #568]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	4a8d      	ldr	r2, [pc, #564]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800575e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005762:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005764:	e01a      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576a:	3308      	adds	r3, #8
 800576c:	2100      	movs	r1, #0
 800576e:	4618      	mov	r0, r3
 8005770:	f001 fc3c 	bl	8006fec <RCCEx_PLL2_Config>
 8005774:	4603      	mov	r3, r0
 8005776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800577a:	e00f      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800577c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005780:	3328      	adds	r3, #40	@ 0x28
 8005782:	2100      	movs	r1, #0
 8005784:	4618      	mov	r0, r3
 8005786:	f001 fce3 	bl	8007150 <RCCEx_PLL3_Config>
 800578a:	4603      	mov	r3, r0
 800578c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005790:	e004      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005798:	e000      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800579a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800579c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057a4:	4b7b      	ldr	r3, [pc, #492]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a8:	f023 0107 	bic.w	r1, r3, #7
 80057ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b2:	4a78      	ldr	r2, [pc, #480]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057b4:	430b      	orrs	r3, r1
 80057b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80057b8:	e003      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80057c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80057ce:	f04f 0b00 	mov.w	fp, #0
 80057d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80057d6:	d04c      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80057d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e2:	d030      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80057e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e8:	d829      	bhi.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80057ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80057ec:	d02d      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80057ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80057f0:	d825      	bhi.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80057f2:	2b80      	cmp	r3, #128	@ 0x80
 80057f4:	d018      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80057f6:	2b80      	cmp	r3, #128	@ 0x80
 80057f8:	d821      	bhi.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d002      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80057fe:	2b40      	cmp	r3, #64	@ 0x40
 8005800:	d007      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005802:	e01c      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005804:	4b63      	ldr	r3, [pc, #396]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005808:	4a62      	ldr	r2, [pc, #392]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800580a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800580e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005810:	e01c      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005816:	3308      	adds	r3, #8
 8005818:	2100      	movs	r1, #0
 800581a:	4618      	mov	r0, r3
 800581c:	f001 fbe6 	bl	8006fec <RCCEx_PLL2_Config>
 8005820:	4603      	mov	r3, r0
 8005822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005826:	e011      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582c:	3328      	adds	r3, #40	@ 0x28
 800582e:	2100      	movs	r1, #0
 8005830:	4618      	mov	r0, r3
 8005832:	f001 fc8d 	bl	8007150 <RCCEx_PLL3_Config>
 8005836:	4603      	mov	r3, r0
 8005838:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800583c:	e006      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005844:	e002      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005846:	bf00      	nop
 8005848:	e000      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800584a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800584c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005850:	2b00      	cmp	r3, #0
 8005852:	d10a      	bne.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005854:	4b4f      	ldr	r3, [pc, #316]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005858:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800585c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005862:	4a4c      	ldr	r2, [pc, #304]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005864:	430b      	orrs	r3, r1
 8005866:	6513      	str	r3, [r2, #80]	@ 0x50
 8005868:	e003      	b.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800586a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800586e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800587e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005882:	2300      	movs	r3, #0
 8005884:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005888:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800588c:	460b      	mov	r3, r1
 800588e:	4313      	orrs	r3, r2
 8005890:	d053      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005896:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800589a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800589e:	d035      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80058a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058a4:	d82e      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058aa:	d031      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80058ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058b0:	d828      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058b6:	d01a      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x292>
 80058b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058bc:	d822      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80058c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058c6:	d007      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80058c8:	e01c      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058ca:	4b32      	ldr	r3, [pc, #200]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ce:	4a31      	ldr	r2, [pc, #196]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80058d6:	e01c      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80058d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058dc:	3308      	adds	r3, #8
 80058de:	2100      	movs	r1, #0
 80058e0:	4618      	mov	r0, r3
 80058e2:	f001 fb83 	bl	8006fec <RCCEx_PLL2_Config>
 80058e6:	4603      	mov	r3, r0
 80058e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80058ec:	e011      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	3328      	adds	r3, #40	@ 0x28
 80058f4:	2100      	movs	r1, #0
 80058f6:	4618      	mov	r0, r3
 80058f8:	f001 fc2a 	bl	8007150 <RCCEx_PLL3_Config>
 80058fc:	4603      	mov	r3, r0
 80058fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005902:	e006      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800590a:	e002      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800590c:	bf00      	nop
 800590e:	e000      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10b      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800591a:	4b1e      	ldr	r3, [pc, #120]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800591c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800591e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005926:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800592a:	4a1a      	ldr	r2, [pc, #104]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800592c:	430b      	orrs	r3, r1
 800592e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005930:	e003      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800593a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005942:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005946:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800594a:	2300      	movs	r3, #0
 800594c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005950:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005954:	460b      	mov	r3, r1
 8005956:	4313      	orrs	r3, r2
 8005958:	d056      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800595a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005962:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005966:	d038      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005968:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800596c:	d831      	bhi.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800596e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005972:	d034      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005974:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005978:	d82b      	bhi.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800597a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800597e:	d01d      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005980:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005984:	d825      	bhi.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005986:	2b00      	cmp	r3, #0
 8005988:	d006      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800598a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800598e:	d00a      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005990:	e01f      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005992:	bf00      	nop
 8005994:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005998:	4ba2      	ldr	r3, [pc, #648]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800599a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599c:	4aa1      	ldr	r2, [pc, #644]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800599e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059a4:	e01c      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059aa:	3308      	adds	r3, #8
 80059ac:	2100      	movs	r1, #0
 80059ae:	4618      	mov	r0, r3
 80059b0:	f001 fb1c 	bl	8006fec <RCCEx_PLL2_Config>
 80059b4:	4603      	mov	r3, r0
 80059b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80059ba:	e011      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c0:	3328      	adds	r3, #40	@ 0x28
 80059c2:	2100      	movs	r1, #0
 80059c4:	4618      	mov	r0, r3
 80059c6:	f001 fbc3 	bl	8007150 <RCCEx_PLL3_Config>
 80059ca:	4603      	mov	r3, r0
 80059cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059d0:	e006      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059d8:	e002      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80059da:	bf00      	nop
 80059dc:	e000      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80059de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10b      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80059e8:	4b8e      	ldr	r3, [pc, #568]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80059f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80059f8:	4a8a      	ldr	r2, [pc, #552]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059fa:	430b      	orrs	r3, r1
 80059fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80059fe:	e003      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005a14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a18:	2300      	movs	r3, #0
 8005a1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005a1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005a22:	460b      	mov	r3, r1
 8005a24:	4313      	orrs	r3, r2
 8005a26:	d03a      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a2e:	2b30      	cmp	r3, #48	@ 0x30
 8005a30:	d01f      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005a32:	2b30      	cmp	r3, #48	@ 0x30
 8005a34:	d819      	bhi.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a36:	2b20      	cmp	r3, #32
 8005a38:	d00c      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005a3a:	2b20      	cmp	r3, #32
 8005a3c:	d815      	bhi.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d019      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005a42:	2b10      	cmp	r3, #16
 8005a44:	d111      	bne.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a46:	4b77      	ldr	r3, [pc, #476]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4a:	4a76      	ldr	r2, [pc, #472]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a52:	e011      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a58:	3308      	adds	r3, #8
 8005a5a:	2102      	movs	r1, #2
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f001 fac5 	bl	8006fec <RCCEx_PLL2_Config>
 8005a62:	4603      	mov	r3, r0
 8005a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a68:	e006      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a70:	e002      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005a72:	bf00      	nop
 8005a74:	e000      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005a76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10a      	bne.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005a80:	4b68      	ldr	r3, [pc, #416]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a84:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a8e:	4a65      	ldr	r2, [pc, #404]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a90:	430b      	orrs	r3, r1
 8005a92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a94:	e003      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005aaa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005aae:	2300      	movs	r3, #0
 8005ab0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4313      	orrs	r3, r2
 8005abc:	d051      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ac8:	d035      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005aca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ace:	d82e      	bhi.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ad0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ad4:	d031      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005ad6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ada:	d828      	bhi.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae0:	d01a      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005ae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae6:	d822      	bhi.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af0:	d007      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005af2:	e01c      	b.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005af4:	4b4b      	ldr	r3, [pc, #300]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af8:	4a4a      	ldr	r2, [pc, #296]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005afa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005afe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b00:	e01c      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b06:	3308      	adds	r3, #8
 8005b08:	2100      	movs	r1, #0
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f001 fa6e 	bl	8006fec <RCCEx_PLL2_Config>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b16:	e011      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1c:	3328      	adds	r3, #40	@ 0x28
 8005b1e:	2100      	movs	r1, #0
 8005b20:	4618      	mov	r0, r3
 8005b22:	f001 fb15 	bl	8007150 <RCCEx_PLL3_Config>
 8005b26:	4603      	mov	r3, r0
 8005b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b2c:	e006      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b34:	e002      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b36:	bf00      	nop
 8005b38:	e000      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d10a      	bne.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005b44:	4b37      	ldr	r3, [pc, #220]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b48:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b52:	4a34      	ldr	r2, [pc, #208]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b54:	430b      	orrs	r3, r1
 8005b56:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b58:	e003      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005b6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b72:	2300      	movs	r3, #0
 8005b74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005b78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	d056      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b8c:	d033      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005b8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b92:	d82c      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005b94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b98:	d02f      	beq.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005b9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b9e:	d826      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005ba0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ba4:	d02b      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005ba6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005baa:	d820      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bb0:	d012      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005bb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bb6:	d81a      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d022      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc0:	d115      	bne.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	2101      	movs	r1, #1
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f001 fa0e 	bl	8006fec <RCCEx_PLL2_Config>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005bd6:	e015      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bdc:	3328      	adds	r3, #40	@ 0x28
 8005bde:	2101      	movs	r1, #1
 8005be0:	4618      	mov	r0, r3
 8005be2:	f001 fab5 	bl	8007150 <RCCEx_PLL3_Config>
 8005be6:	4603      	mov	r3, r0
 8005be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005bec:	e00a      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bf4:	e006      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005bf6:	bf00      	nop
 8005bf8:	e004      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005bfa:	bf00      	nop
 8005bfc:	e002      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005bfe:	bf00      	nop
 8005c00:	e000      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10d      	bne.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c0c:	4b05      	ldr	r3, [pc, #20]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c10:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c1a:	4a02      	ldr	r2, [pc, #8]	@ (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c20:	e006      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005c22:	bf00      	nop
 8005c24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c40:	2300      	movs	r3, #0
 8005c42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c46:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	d055      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c5c:	d033      	beq.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005c5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c62:	d82c      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c68:	d02f      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c6e:	d826      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c74:	d02b      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005c76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c7a:	d820      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c80:	d012      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005c82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c86:	d81a      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d022      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005c8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c90:	d115      	bne.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c96:	3308      	adds	r3, #8
 8005c98:	2101      	movs	r1, #1
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f001 f9a6 	bl	8006fec <RCCEx_PLL2_Config>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005ca6:	e015      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cac:	3328      	adds	r3, #40	@ 0x28
 8005cae:	2101      	movs	r1, #1
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f001 fa4d 	bl	8007150 <RCCEx_PLL3_Config>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005cbc:	e00a      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cc4:	e006      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cc6:	bf00      	nop
 8005cc8:	e004      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cca:	bf00      	nop
 8005ccc:	e002      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cce:	bf00      	nop
 8005cd0:	e000      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10b      	bne.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005cdc:	4ba3      	ldr	r3, [pc, #652]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ce0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005cec:	4a9f      	ldr	r2, [pc, #636]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cf2:	e003      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d04:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d16:	460b      	mov	r3, r1
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	d037      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d26:	d00e      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005d28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d2c:	d816      	bhi.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d018      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005d32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d36:	d111      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d38:	4b8c      	ldr	r3, [pc, #560]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3c:	4a8b      	ldr	r2, [pc, #556]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d44:	e00f      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 f94c 	bl	8006fec <RCCEx_PLL2_Config>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d5a:	e004      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d62:	e000      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10a      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d6e:	4b7f      	ldr	r3, [pc, #508]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d72:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d7c:	4a7b      	ldr	r2, [pc, #492]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d7e:	430b      	orrs	r3, r1
 8005d80:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d82:	e003      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005d98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005da2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4313      	orrs	r3, r2
 8005daa:	d039      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d81c      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005db6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dbc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005df9 	.word	0x08005df9
 8005dc0:	08005dcd 	.word	0x08005dcd
 8005dc4:	08005ddb 	.word	0x08005ddb
 8005dc8:	08005df9 	.word	0x08005df9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dcc:	4b67      	ldr	r3, [pc, #412]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	4a66      	ldr	r2, [pc, #408]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005dd8:	e00f      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	3308      	adds	r3, #8
 8005de0:	2102      	movs	r1, #2
 8005de2:	4618      	mov	r0, r3
 8005de4:	f001 f902 	bl	8006fec <RCCEx_PLL2_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005dee:	e004      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005df6:	e000      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10a      	bne.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005e02:	4b5a      	ldr	r3, [pc, #360]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e06:	f023 0103 	bic.w	r1, r3, #3
 8005e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e10:	4a56      	ldr	r2, [pc, #344]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e12:	430b      	orrs	r3, r1
 8005e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e16:	e003      	b.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005e2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e30:	2300      	movs	r3, #0
 8005e32:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e36:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	f000 809f 	beq.w	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e42:	4b4b      	ldr	r3, [pc, #300]	@ (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a4a      	ldr	r2, [pc, #296]	@ (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e4e:	f7fc fbe1 	bl	8002614 <HAL_GetTick>
 8005e52:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e56:	e00b      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e58:	f7fc fbdc 	bl	8002614 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b64      	cmp	r3, #100	@ 0x64
 8005e66:	d903      	bls.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e6e:	e005      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e70:	4b3f      	ldr	r3, [pc, #252]	@ (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0ed      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d179      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005e84:	4b39      	ldr	r3, [pc, #228]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005e90:	4053      	eors	r3, r2
 8005e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d015      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e9a:	4b34      	ldr	r3, [pc, #208]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ea2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ea6:	4b31      	ldr	r3, [pc, #196]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eaa:	4a30      	ldr	r2, [pc, #192]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ebc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005ebe:	4a2b      	ldr	r2, [pc, #172]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ec0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ec4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ed2:	d118      	bne.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7fc fb9e 	bl	8002614 <HAL_GetTick>
 8005ed8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005edc:	e00d      	b.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ede:	f7fc fb99 	bl	8002614 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005ee8:	1ad2      	subs	r2, r2, r3
 8005eea:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d903      	bls.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005ef8:	e005      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005efa:	4b1c      	ldr	r3, [pc, #112]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0eb      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d129      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f1e:	d10e      	bne.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005f20:	4b12      	ldr	r3, [pc, #72]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f30:	091a      	lsrs	r2, r3, #4
 8005f32:	4b10      	ldr	r3, [pc, #64]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	4a0d      	ldr	r2, [pc, #52]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f38:	430b      	orrs	r3, r1
 8005f3a:	6113      	str	r3, [r2, #16]
 8005f3c:	e005      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	4a0a      	ldr	r2, [pc, #40]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f44:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f48:	6113      	str	r3, [r2, #16]
 8005f4a:	4b08      	ldr	r3, [pc, #32]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f4c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f5a:	4a04      	ldr	r2, [pc, #16]	@ (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f60:	e00e      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005f6a:	e009      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005f6c:	58024400 	.word	0x58024400
 8005f70:	58024800 	.word	0x58024800
 8005f74:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f002 0301 	and.w	r3, r2, #1
 8005f8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f90:	2300      	movs	r3, #0
 8005f92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f96:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f000 8089 	beq.w	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fa8:	2b28      	cmp	r3, #40	@ 0x28
 8005faa:	d86b      	bhi.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005fac:	a201      	add	r2, pc, #4	@ (adr r2, 8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb2:	bf00      	nop
 8005fb4:	0800608d 	.word	0x0800608d
 8005fb8:	08006085 	.word	0x08006085
 8005fbc:	08006085 	.word	0x08006085
 8005fc0:	08006085 	.word	0x08006085
 8005fc4:	08006085 	.word	0x08006085
 8005fc8:	08006085 	.word	0x08006085
 8005fcc:	08006085 	.word	0x08006085
 8005fd0:	08006085 	.word	0x08006085
 8005fd4:	08006059 	.word	0x08006059
 8005fd8:	08006085 	.word	0x08006085
 8005fdc:	08006085 	.word	0x08006085
 8005fe0:	08006085 	.word	0x08006085
 8005fe4:	08006085 	.word	0x08006085
 8005fe8:	08006085 	.word	0x08006085
 8005fec:	08006085 	.word	0x08006085
 8005ff0:	08006085 	.word	0x08006085
 8005ff4:	0800606f 	.word	0x0800606f
 8005ff8:	08006085 	.word	0x08006085
 8005ffc:	08006085 	.word	0x08006085
 8006000:	08006085 	.word	0x08006085
 8006004:	08006085 	.word	0x08006085
 8006008:	08006085 	.word	0x08006085
 800600c:	08006085 	.word	0x08006085
 8006010:	08006085 	.word	0x08006085
 8006014:	0800608d 	.word	0x0800608d
 8006018:	08006085 	.word	0x08006085
 800601c:	08006085 	.word	0x08006085
 8006020:	08006085 	.word	0x08006085
 8006024:	08006085 	.word	0x08006085
 8006028:	08006085 	.word	0x08006085
 800602c:	08006085 	.word	0x08006085
 8006030:	08006085 	.word	0x08006085
 8006034:	0800608d 	.word	0x0800608d
 8006038:	08006085 	.word	0x08006085
 800603c:	08006085 	.word	0x08006085
 8006040:	08006085 	.word	0x08006085
 8006044:	08006085 	.word	0x08006085
 8006048:	08006085 	.word	0x08006085
 800604c:	08006085 	.word	0x08006085
 8006050:	08006085 	.word	0x08006085
 8006054:	0800608d 	.word	0x0800608d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800605c:	3308      	adds	r3, #8
 800605e:	2101      	movs	r1, #1
 8006060:	4618      	mov	r0, r3
 8006062:	f000 ffc3 	bl	8006fec <RCCEx_PLL2_Config>
 8006066:	4603      	mov	r3, r0
 8006068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800606c:	e00f      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800606e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006072:	3328      	adds	r3, #40	@ 0x28
 8006074:	2101      	movs	r1, #1
 8006076:	4618      	mov	r0, r3
 8006078:	f001 f86a 	bl	8007150 <RCCEx_PLL3_Config>
 800607c:	4603      	mov	r3, r0
 800607e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006082:	e004      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800608a:	e000      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800608c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800608e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10a      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006096:	4bbf      	ldr	r3, [pc, #764]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800609e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060a4:	4abb      	ldr	r2, [pc, #748]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060a6:	430b      	orrs	r3, r1
 80060a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80060aa:	e003      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80060b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060bc:	f002 0302 	and.w	r3, r2, #2
 80060c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060c4:	2300      	movs	r3, #0
 80060c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80060ca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80060ce:	460b      	mov	r3, r1
 80060d0:	4313      	orrs	r3, r2
 80060d2:	d041      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80060d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060da:	2b05      	cmp	r3, #5
 80060dc:	d824      	bhi.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80060de:	a201      	add	r2, pc, #4	@ (adr r2, 80060e4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80060e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e4:	08006131 	.word	0x08006131
 80060e8:	080060fd 	.word	0x080060fd
 80060ec:	08006113 	.word	0x08006113
 80060f0:	08006131 	.word	0x08006131
 80060f4:	08006131 	.word	0x08006131
 80060f8:	08006131 	.word	0x08006131
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006100:	3308      	adds	r3, #8
 8006102:	2101      	movs	r1, #1
 8006104:	4618      	mov	r0, r3
 8006106:	f000 ff71 	bl	8006fec <RCCEx_PLL2_Config>
 800610a:	4603      	mov	r3, r0
 800610c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006110:	e00f      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006116:	3328      	adds	r3, #40	@ 0x28
 8006118:	2101      	movs	r1, #1
 800611a:	4618      	mov	r0, r3
 800611c:	f001 f818 	bl	8007150 <RCCEx_PLL3_Config>
 8006120:	4603      	mov	r3, r0
 8006122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006126:	e004      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800612e:	e000      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006130:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10a      	bne.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800613a:	4b96      	ldr	r3, [pc, #600]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800613c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800613e:	f023 0107 	bic.w	r1, r3, #7
 8006142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006148:	4a92      	ldr	r2, [pc, #584]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800614a:	430b      	orrs	r3, r1
 800614c:	6553      	str	r3, [r2, #84]	@ 0x54
 800614e:	e003      	b.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006160:	f002 0304 	and.w	r3, r2, #4
 8006164:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006168:	2300      	movs	r3, #0
 800616a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800616e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006172:	460b      	mov	r3, r1
 8006174:	4313      	orrs	r3, r2
 8006176:	d044      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006180:	2b05      	cmp	r3, #5
 8006182:	d825      	bhi.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006184:	a201      	add	r2, pc, #4	@ (adr r2, 800618c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618a:	bf00      	nop
 800618c:	080061d9 	.word	0x080061d9
 8006190:	080061a5 	.word	0x080061a5
 8006194:	080061bb 	.word	0x080061bb
 8006198:	080061d9 	.word	0x080061d9
 800619c:	080061d9 	.word	0x080061d9
 80061a0:	080061d9 	.word	0x080061d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a8:	3308      	adds	r3, #8
 80061aa:	2101      	movs	r1, #1
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 ff1d 	bl	8006fec <RCCEx_PLL2_Config>
 80061b2:	4603      	mov	r3, r0
 80061b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80061b8:	e00f      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061be:	3328      	adds	r3, #40	@ 0x28
 80061c0:	2101      	movs	r1, #1
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 ffc4 	bl	8007150 <RCCEx_PLL3_Config>
 80061c8:	4603      	mov	r3, r0
 80061ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80061ce:	e004      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061d6:	e000      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80061d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10b      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061e2:	4b6c      	ldr	r3, [pc, #432]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e6:	f023 0107 	bic.w	r1, r3, #7
 80061ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061f2:	4a68      	ldr	r2, [pc, #416]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80061f4:	430b      	orrs	r3, r1
 80061f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80061f8:	e003      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620a:	f002 0320 	and.w	r3, r2, #32
 800620e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006212:	2300      	movs	r3, #0
 8006214:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006218:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800621c:	460b      	mov	r3, r1
 800621e:	4313      	orrs	r3, r2
 8006220:	d055      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800622a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800622e:	d033      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006230:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006234:	d82c      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623a:	d02f      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800623c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006240:	d826      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006242:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006246:	d02b      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800624c:	d820      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800624e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006252:	d012      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006258:	d81a      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d022      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800625e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006262:	d115      	bne.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006268:	3308      	adds	r3, #8
 800626a:	2100      	movs	r1, #0
 800626c:	4618      	mov	r0, r3
 800626e:	f000 febd 	bl	8006fec <RCCEx_PLL2_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006278:	e015      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800627a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800627e:	3328      	adds	r3, #40	@ 0x28
 8006280:	2102      	movs	r1, #2
 8006282:	4618      	mov	r0, r3
 8006284:	f000 ff64 	bl	8007150 <RCCEx_PLL3_Config>
 8006288:	4603      	mov	r3, r0
 800628a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800628e:	e00a      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006296:	e006      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006298:	bf00      	nop
 800629a:	e004      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800629c:	bf00      	nop
 800629e:	e002      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062a0:	bf00      	nop
 80062a2:	e000      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10b      	bne.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062ae:	4b39      	ldr	r3, [pc, #228]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80062b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062be:	4a35      	ldr	r2, [pc, #212]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062c0:	430b      	orrs	r3, r1
 80062c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80062c4:	e003      	b.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80062ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80062da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80062de:	2300      	movs	r3, #0
 80062e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80062e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80062e8:	460b      	mov	r3, r1
 80062ea:	4313      	orrs	r3, r2
 80062ec:	d058      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80062ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80062fa:	d033      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80062fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006300:	d82c      	bhi.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006306:	d02f      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006308:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800630c:	d826      	bhi.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800630e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006312:	d02b      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006314:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006318:	d820      	bhi.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800631a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800631e:	d012      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006324:	d81a      	bhi.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006326:	2b00      	cmp	r3, #0
 8006328:	d022      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800632a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800632e:	d115      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006334:	3308      	adds	r3, #8
 8006336:	2100      	movs	r1, #0
 8006338:	4618      	mov	r0, r3
 800633a:	f000 fe57 	bl	8006fec <RCCEx_PLL2_Config>
 800633e:	4603      	mov	r3, r0
 8006340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006344:	e015      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634a:	3328      	adds	r3, #40	@ 0x28
 800634c:	2102      	movs	r1, #2
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fefe 	bl	8007150 <RCCEx_PLL3_Config>
 8006354:	4603      	mov	r3, r0
 8006356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800635a:	e00a      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006362:	e006      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006364:	bf00      	nop
 8006366:	e004      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006368:	bf00      	nop
 800636a:	e002      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800636c:	bf00      	nop
 800636e:	e000      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10e      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800637a:	4b06      	ldr	r3, [pc, #24]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800637c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800637e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006386:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800638a:	4a02      	ldr	r2, [pc, #8]	@ (8006394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800638c:	430b      	orrs	r3, r1
 800638e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006390:	e006      	b.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006392:	bf00      	nop
 8006394:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800639c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80063a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80063ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063b0:	2300      	movs	r3, #0
 80063b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80063ba:	460b      	mov	r3, r1
 80063bc:	4313      	orrs	r3, r2
 80063be:	d055      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80063c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80063c8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80063cc:	d033      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80063ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80063d2:	d82c      	bhi.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80063d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d8:	d02f      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80063da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063de:	d826      	bhi.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80063e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80063e4:	d02b      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80063e6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80063ea:	d820      	bhi.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80063ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063f0:	d012      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80063f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063f6:	d81a      	bhi.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d022      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80063fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006400:	d115      	bne.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006406:	3308      	adds	r3, #8
 8006408:	2100      	movs	r1, #0
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fdee 	bl	8006fec <RCCEx_PLL2_Config>
 8006410:	4603      	mov	r3, r0
 8006412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006416:	e015      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641c:	3328      	adds	r3, #40	@ 0x28
 800641e:	2102      	movs	r1, #2
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fe95 	bl	8007150 <RCCEx_PLL3_Config>
 8006426:	4603      	mov	r3, r0
 8006428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800642c:	e00a      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006434:	e006      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006436:	bf00      	nop
 8006438:	e004      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800643a:	bf00      	nop
 800643c:	e002      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800643e:	bf00      	nop
 8006440:	e000      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10b      	bne.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800644c:	4ba1      	ldr	r3, [pc, #644]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800644e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006450:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006458:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800645c:	4a9d      	ldr	r2, [pc, #628]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800645e:	430b      	orrs	r3, r1
 8006460:	6593      	str	r3, [r2, #88]	@ 0x58
 8006462:	e003      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006468:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800646c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006474:	f002 0308 	and.w	r3, r2, #8
 8006478:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800647c:	2300      	movs	r3, #0
 800647e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006482:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006486:	460b      	mov	r3, r1
 8006488:	4313      	orrs	r3, r2
 800648a:	d01e      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800648c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006498:	d10c      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649e:	3328      	adds	r3, #40	@ 0x28
 80064a0:	2102      	movs	r1, #2
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fe54 	bl	8007150 <RCCEx_PLL3_Config>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d002      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80064b4:	4b87      	ldr	r3, [pc, #540]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80064bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064c4:	4a83      	ldr	r2, [pc, #524]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064c6:	430b      	orrs	r3, r1
 80064c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	f002 0310 	and.w	r3, r2, #16
 80064d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064da:	2300      	movs	r3, #0
 80064dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80064e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80064e4:	460b      	mov	r3, r1
 80064e6:	4313      	orrs	r3, r2
 80064e8:	d01e      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80064ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064f6:	d10c      	bne.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80064f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fc:	3328      	adds	r3, #40	@ 0x28
 80064fe:	2102      	movs	r1, #2
 8006500:	4618      	mov	r0, r3
 8006502:	f000 fe25 	bl	8007150 <RCCEx_PLL3_Config>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006512:	4b70      	ldr	r3, [pc, #448]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800651a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800651e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006522:	4a6c      	ldr	r2, [pc, #432]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006524:	430b      	orrs	r3, r1
 8006526:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800652c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006530:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006538:	2300      	movs	r3, #0
 800653a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800653e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006542:	460b      	mov	r3, r1
 8006544:	4313      	orrs	r3, r2
 8006546:	d03e      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006550:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006554:	d022      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006556:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800655a:	d81b      	bhi.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800655c:	2b00      	cmp	r3, #0
 800655e:	d003      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006564:	d00b      	beq.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006566:	e015      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656c:	3308      	adds	r3, #8
 800656e:	2100      	movs	r1, #0
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fd3b 	bl	8006fec <RCCEx_PLL2_Config>
 8006576:	4603      	mov	r3, r0
 8006578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800657c:	e00f      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800657e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006582:	3328      	adds	r3, #40	@ 0x28
 8006584:	2102      	movs	r1, #2
 8006586:	4618      	mov	r0, r3
 8006588:	f000 fde2 	bl	8007150 <RCCEx_PLL3_Config>
 800658c:	4603      	mov	r3, r0
 800658e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006592:	e004      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800659a:	e000      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800659c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800659e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10b      	bne.n	80065be <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065a6:	4b4b      	ldr	r3, [pc, #300]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80065ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065b6:	4a47      	ldr	r2, [pc, #284]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065b8:	430b      	orrs	r3, r1
 80065ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80065bc:	e003      	b.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80065c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80065d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065d4:	2300      	movs	r3, #0
 80065d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80065dc:	460b      	mov	r3, r1
 80065de:	4313      	orrs	r3, r2
 80065e0:	d03b      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80065e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80065ee:	d01f      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80065f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80065f4:	d818      	bhi.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80065f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065fa:	d003      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80065fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006600:	d007      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006602:	e011      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006604:	4b33      	ldr	r3, [pc, #204]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006608:	4a32      	ldr	r2, [pc, #200]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800660a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800660e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006610:	e00f      	b.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006616:	3328      	adds	r3, #40	@ 0x28
 8006618:	2101      	movs	r1, #1
 800661a:	4618      	mov	r0, r3
 800661c:	f000 fd98 	bl	8007150 <RCCEx_PLL3_Config>
 8006620:	4603      	mov	r3, r0
 8006622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006626:	e004      	b.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800662e:	e000      	b.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10b      	bne.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800663a:	4b26      	ldr	r3, [pc, #152]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800663c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800663e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800664a:	4a22      	ldr	r2, [pc, #136]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800664c:	430b      	orrs	r3, r1
 800664e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006650:	e003      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800665a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006662:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006666:	673b      	str	r3, [r7, #112]	@ 0x70
 8006668:	2300      	movs	r3, #0
 800666a:	677b      	str	r3, [r7, #116]	@ 0x74
 800666c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006670:	460b      	mov	r3, r1
 8006672:	4313      	orrs	r3, r2
 8006674:	d034      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006684:	d007      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006686:	e011      	b.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006688:	4b12      	ldr	r3, [pc, #72]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800668a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668c:	4a11      	ldr	r2, [pc, #68]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800668e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006694:	e00e      	b.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669a:	3308      	adds	r3, #8
 800669c:	2102      	movs	r1, #2
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 fca4 	bl	8006fec <RCCEx_PLL2_Config>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066aa:	e003      	b.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10d      	bne.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80066bc:	4b05      	ldr	r3, [pc, #20]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ca:	4a02      	ldr	r2, [pc, #8]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066cc:	430b      	orrs	r3, r1
 80066ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066d0:	e006      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80066d2:	bf00      	nop
 80066d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80066e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80066ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066ee:	2300      	movs	r3, #0
 80066f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80066f6:	460b      	mov	r3, r1
 80066f8:	4313      	orrs	r3, r2
 80066fa:	d00c      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80066fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006700:	3328      	adds	r3, #40	@ 0x28
 8006702:	2102      	movs	r1, #2
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fd23 	bl	8007150 <RCCEx_PLL3_Config>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006722:	663b      	str	r3, [r7, #96]	@ 0x60
 8006724:	2300      	movs	r3, #0
 8006726:	667b      	str	r3, [r7, #100]	@ 0x64
 8006728:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800672c:	460b      	mov	r3, r1
 800672e:	4313      	orrs	r3, r2
 8006730:	d038      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800673a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800673e:	d018      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006740:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006744:	d811      	bhi.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006746:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800674a:	d014      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800674c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006750:	d80b      	bhi.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006752:	2b00      	cmp	r3, #0
 8006754:	d011      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800675a:	d106      	bne.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800675c:	4bc3      	ldr	r3, [pc, #780]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	4ac2      	ldr	r2, [pc, #776]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006768:	e008      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006770:	e004      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006772:	bf00      	nop
 8006774:	e002      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006776:	bf00      	nop
 8006778:	e000      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800677a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800677c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10b      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006784:	4bb9      	ldr	r3, [pc, #740]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006788:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800678c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006794:	4ab5      	ldr	r2, [pc, #724]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006796:	430b      	orrs	r3, r1
 8006798:	6553      	str	r3, [r2, #84]	@ 0x54
 800679a:	e003      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800679c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80067a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80067b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067b2:	2300      	movs	r3, #0
 80067b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067b6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80067ba:	460b      	mov	r3, r1
 80067bc:	4313      	orrs	r3, r2
 80067be:	d009      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80067c0:	4baa      	ldr	r3, [pc, #680]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80067c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ce:	4aa7      	ldr	r2, [pc, #668]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067d0:	430b      	orrs	r3, r1
 80067d2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80067d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067dc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80067e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80067e2:	2300      	movs	r3, #0
 80067e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80067e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80067ea:	460b      	mov	r3, r1
 80067ec:	4313      	orrs	r3, r2
 80067ee:	d00a      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80067f0:	4b9e      	ldr	r3, [pc, #632]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80067f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006800:	4a9a      	ldr	r2, [pc, #616]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006802:	430b      	orrs	r3, r1
 8006804:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006814:	2300      	movs	r3, #0
 8006816:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006818:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800681c:	460b      	mov	r3, r1
 800681e:	4313      	orrs	r3, r2
 8006820:	d009      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006822:	4b92      	ldr	r3, [pc, #584]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006826:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800682a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006830:	4a8e      	ldr	r2, [pc, #568]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006832:	430b      	orrs	r3, r1
 8006834:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800683a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006842:	643b      	str	r3, [r7, #64]	@ 0x40
 8006844:	2300      	movs	r3, #0
 8006846:	647b      	str	r3, [r7, #68]	@ 0x44
 8006848:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800684c:	460b      	mov	r3, r1
 800684e:	4313      	orrs	r3, r2
 8006850:	d00e      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006852:	4b86      	ldr	r3, [pc, #536]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	4a85      	ldr	r2, [pc, #532]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006858:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800685c:	6113      	str	r3, [r2, #16]
 800685e:	4b83      	ldr	r3, [pc, #524]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006860:	6919      	ldr	r1, [r3, #16]
 8006862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006866:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800686a:	4a80      	ldr	r2, [pc, #512]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800686c:	430b      	orrs	r3, r1
 800686e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006878:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800687c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800687e:	2300      	movs	r3, #0
 8006880:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006882:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006886:	460b      	mov	r3, r1
 8006888:	4313      	orrs	r3, r2
 800688a:	d009      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800688c:	4b77      	ldr	r3, [pc, #476]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800688e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006890:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800689a:	4a74      	ldr	r2, [pc, #464]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800689c:	430b      	orrs	r3, r1
 800689e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80068ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80068ae:	2300      	movs	r3, #0
 80068b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80068b6:	460b      	mov	r3, r1
 80068b8:	4313      	orrs	r3, r2
 80068ba:	d00a      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80068bc:	4b6b      	ldr	r3, [pc, #428]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80068c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068cc:	4a67      	ldr	r2, [pc, #412]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068ce:	430b      	orrs	r3, r1
 80068d0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80068d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068da:	2100      	movs	r1, #0
 80068dc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068e4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80068e8:	460b      	mov	r3, r1
 80068ea:	4313      	orrs	r3, r2
 80068ec:	d011      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f2:	3308      	adds	r3, #8
 80068f4:	2100      	movs	r1, #0
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 fb78 	bl	8006fec <RCCEx_PLL2_Config>
 80068fc:	4603      	mov	r3, r0
 80068fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800690a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800690e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691a:	2100      	movs	r1, #0
 800691c:	6239      	str	r1, [r7, #32]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	627b      	str	r3, [r7, #36]	@ 0x24
 8006924:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006928:	460b      	mov	r3, r1
 800692a:	4313      	orrs	r3, r2
 800692c:	d011      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800692e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006932:	3308      	adds	r3, #8
 8006934:	2101      	movs	r1, #1
 8006936:	4618      	mov	r0, r3
 8006938:	f000 fb58 	bl	8006fec <RCCEx_PLL2_Config>
 800693c:	4603      	mov	r3, r0
 800693e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006946:	2b00      	cmp	r3, #0
 8006948:	d003      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800694a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800694e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695a:	2100      	movs	r1, #0
 800695c:	61b9      	str	r1, [r7, #24]
 800695e:	f003 0304 	and.w	r3, r3, #4
 8006962:	61fb      	str	r3, [r7, #28]
 8006964:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006968:	460b      	mov	r3, r1
 800696a:	4313      	orrs	r3, r2
 800696c:	d011      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	3308      	adds	r3, #8
 8006974:	2102      	movs	r1, #2
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fb38 	bl	8006fec <RCCEx_PLL2_Config>
 800697c:	4603      	mov	r3, r0
 800697e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800698a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800698e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699a:	2100      	movs	r1, #0
 800699c:	6139      	str	r1, [r7, #16]
 800699e:	f003 0308 	and.w	r3, r3, #8
 80069a2:	617b      	str	r3, [r7, #20]
 80069a4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80069a8:	460b      	mov	r3, r1
 80069aa:	4313      	orrs	r3, r2
 80069ac:	d011      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b2:	3328      	adds	r3, #40	@ 0x28
 80069b4:	2100      	movs	r1, #0
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 fbca 	bl	8007150 <RCCEx_PLL3_Config>
 80069bc:	4603      	mov	r3, r0
 80069be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80069c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d003      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80069d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069da:	2100      	movs	r1, #0
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	f003 0310 	and.w	r3, r3, #16
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80069e8:	460b      	mov	r3, r1
 80069ea:	4313      	orrs	r3, r2
 80069ec:	d011      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f2:	3328      	adds	r3, #40	@ 0x28
 80069f4:	2101      	movs	r1, #1
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fbaa 	bl	8007150 <RCCEx_PLL3_Config>
 80069fc:	4603      	mov	r3, r0
 80069fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	2100      	movs	r1, #0
 8006a1c:	6039      	str	r1, [r7, #0]
 8006a1e:	f003 0320 	and.w	r3, r3, #32
 8006a22:	607b      	str	r3, [r7, #4]
 8006a24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a28:	460b      	mov	r3, r1
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	d011      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a32:	3328      	adds	r3, #40	@ 0x28
 8006a34:	2102      	movs	r1, #2
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 fb8a 	bl	8007150 <RCCEx_PLL3_Config>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d003      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006a52:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e000      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006a66:	46bd      	mov	sp, r7
 8006a68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a6c:	58024400 	.word	0x58024400

08006a70 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006a74:	f7fe fd96 	bl	80055a4 <HAL_RCC_GetHCLKFreq>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	4b06      	ldr	r3, [pc, #24]	@ (8006a94 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	091b      	lsrs	r3, r3, #4
 8006a80:	f003 0307 	and.w	r3, r3, #7
 8006a84:	4904      	ldr	r1, [pc, #16]	@ (8006a98 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006a86:	5ccb      	ldrb	r3, [r1, r3]
 8006a88:	f003 031f 	and.w	r3, r3, #31
 8006a8c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	58024400 	.word	0x58024400
 8006a98:	0800d6a8 	.word	0x0800d6a8

08006a9c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b089      	sub	sp, #36	@ 0x24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006aa4:	4ba1      	ldr	r3, [pc, #644]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	f003 0303 	and.w	r3, r3, #3
 8006aac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006aae:	4b9f      	ldr	r3, [pc, #636]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab2:	0b1b      	lsrs	r3, r3, #12
 8006ab4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ab8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006aba:	4b9c      	ldr	r3, [pc, #624]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abe:	091b      	lsrs	r3, r3, #4
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006ac6:	4b99      	ldr	r3, [pc, #612]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aca:	08db      	lsrs	r3, r3, #3
 8006acc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	fb02 f303 	mul.w	r3, r2, r3
 8006ad6:	ee07 3a90 	vmov	s15, r3
 8006ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ade:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 8111 	beq.w	8006d0c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	f000 8083 	beq.w	8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	f200 80a1 	bhi.w	8006c3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d056      	beq.n	8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006b06:	e099      	b.n	8006c3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b08:	4b88      	ldr	r3, [pc, #544]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0320 	and.w	r3, r3, #32
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d02d      	beq.n	8006b70 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b14:	4b85      	ldr	r3, [pc, #532]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	08db      	lsrs	r3, r3, #3
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	4a84      	ldr	r2, [pc, #528]	@ (8006d30 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006b20:	fa22 f303 	lsr.w	r3, r2, r3
 8006b24:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	ee07 3a90 	vmov	s15, r3
 8006b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	ee07 3a90 	vmov	s15, r3
 8006b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b3e:	4b7b      	ldr	r3, [pc, #492]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b46:	ee07 3a90 	vmov	s15, r3
 8006b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b52:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b6a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006b6e:	e087      	b.n	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	ee07 3a90 	vmov	s15, r3
 8006b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d38 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b82:	4b6a      	ldr	r3, [pc, #424]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8a:	ee07 3a90 	vmov	s15, r3
 8006b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b92:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b96:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bb2:	e065      	b.n	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	ee07 3a90 	vmov	s15, r3
 8006bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bbe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bc6:	4b59      	ldr	r3, [pc, #356]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bce:	ee07 3a90 	vmov	s15, r3
 8006bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bda:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bf6:	e043      	b.n	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	ee07 3a90 	vmov	s15, r3
 8006bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c02:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0a:	4b48      	ldr	r3, [pc, #288]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c12:	ee07 3a90 	vmov	s15, r3
 8006c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c1e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c3a:	e021      	b.n	8006c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4e:	4b37      	ldr	r3, [pc, #220]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c56:	ee07 3a90 	vmov	s15, r3
 8006c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c62:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c7e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006c80:	4b2a      	ldr	r3, [pc, #168]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c84:	0a5b      	lsrs	r3, r3, #9
 8006c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ca6:	ee17 2a90 	vmov	r2, s15
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006cae:	4b1f      	ldr	r3, [pc, #124]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb2:	0c1b      	lsrs	r3, r3, #16
 8006cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cb8:	ee07 3a90 	vmov	s15, r3
 8006cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cd4:	ee17 2a90 	vmov	r2, s15
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006cdc:	4b13      	ldr	r3, [pc, #76]	@ (8006d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	0e1b      	lsrs	r3, r3, #24
 8006ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ce6:	ee07 3a90 	vmov	s15, r3
 8006cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d02:	ee17 2a90 	vmov	r2, s15
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006d0a:	e008      	b.n	8006d1e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	609a      	str	r2, [r3, #8]
}
 8006d1e:	bf00      	nop
 8006d20:	3724      	adds	r7, #36	@ 0x24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	58024400 	.word	0x58024400
 8006d30:	03d09000 	.word	0x03d09000
 8006d34:	46000000 	.word	0x46000000
 8006d38:	4c742400 	.word	0x4c742400
 8006d3c:	4a742400 	.word	0x4a742400
 8006d40:	4bbebc20 	.word	0x4bbebc20

08006d44 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b089      	sub	sp, #36	@ 0x24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d4c:	4ba1      	ldr	r3, [pc, #644]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d50:	f003 0303 	and.w	r3, r3, #3
 8006d54:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006d56:	4b9f      	ldr	r3, [pc, #636]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5a:	0d1b      	lsrs	r3, r3, #20
 8006d5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d60:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006d62:	4b9c      	ldr	r3, [pc, #624]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d66:	0a1b      	lsrs	r3, r3, #8
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006d6e:	4b99      	ldr	r3, [pc, #612]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d72:	08db      	lsrs	r3, r3, #3
 8006d74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	fb02 f303 	mul.w	r3, r2, r3
 8006d7e:	ee07 3a90 	vmov	s15, r3
 8006d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 8111 	beq.w	8006fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	f000 8083 	beq.w	8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	f200 80a1 	bhi.w	8006ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d003      	beq.n	8006db0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d056      	beq.n	8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006dae:	e099      	b.n	8006ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006db0:	4b88      	ldr	r3, [pc, #544]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0320 	and.w	r3, r3, #32
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d02d      	beq.n	8006e18 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006dbc:	4b85      	ldr	r3, [pc, #532]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	08db      	lsrs	r3, r3, #3
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	4a84      	ldr	r2, [pc, #528]	@ (8006fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dcc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	ee07 3a90 	vmov	s15, r3
 8006dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	ee07 3a90 	vmov	s15, r3
 8006dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006de6:	4b7b      	ldr	r3, [pc, #492]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dee:	ee07 3a90 	vmov	s15, r3
 8006df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006df6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dfa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e16:	e087      	b.n	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	ee07 3a90 	vmov	s15, r3
 8006e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e32:	ee07 3a90 	vmov	s15, r3
 8006e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e5a:	e065      	b.n	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e6e:	4b59      	ldr	r3, [pc, #356]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e76:	ee07 3a90 	vmov	s15, r3
 8006e7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e9e:	e043      	b.n	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eaa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006eae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb2:	4b48      	ldr	r3, [pc, #288]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eba:	ee07 3a90 	vmov	s15, r3
 8006ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ec6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ede:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ee2:	e021      	b.n	8006f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	ee07 3a90 	vmov	s15, r3
 8006eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef6:	4b37      	ldr	r3, [pc, #220]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efe:	ee07 3a90 	vmov	s15, r3
 8006f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006f28:	4b2a      	ldr	r3, [pc, #168]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2c:	0a5b      	lsrs	r3, r3, #9
 8006f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f32:	ee07 3a90 	vmov	s15, r3
 8006f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f42:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f4e:	ee17 2a90 	vmov	r2, s15
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006f56:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5a:	0c1b      	lsrs	r3, r3, #16
 8006f5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f60:	ee07 3a90 	vmov	s15, r3
 8006f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f70:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f7c:	ee17 2a90 	vmov	r2, s15
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006f84:	4b13      	ldr	r3, [pc, #76]	@ (8006fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f88:	0e1b      	lsrs	r3, r3, #24
 8006f8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f8e:	ee07 3a90 	vmov	s15, r3
 8006f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006faa:	ee17 2a90 	vmov	r2, s15
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006fb2:	e008      	b.n	8006fc6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	609a      	str	r2, [r3, #8]
}
 8006fc6:	bf00      	nop
 8006fc8:	3724      	adds	r7, #36	@ 0x24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop
 8006fd4:	58024400 	.word	0x58024400
 8006fd8:	03d09000 	.word	0x03d09000
 8006fdc:	46000000 	.word	0x46000000
 8006fe0:	4c742400 	.word	0x4c742400
 8006fe4:	4a742400 	.word	0x4a742400
 8006fe8:	4bbebc20 	.word	0x4bbebc20

08006fec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ffa:	4b53      	ldr	r3, [pc, #332]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffe:	f003 0303 	and.w	r3, r3, #3
 8007002:	2b03      	cmp	r3, #3
 8007004:	d101      	bne.n	800700a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e099      	b.n	800713e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800700a:	4b4f      	ldr	r3, [pc, #316]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a4e      	ldr	r2, [pc, #312]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007010:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007014:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007016:	f7fb fafd 	bl	8002614 <HAL_GetTick>
 800701a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800701c:	e008      	b.n	8007030 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800701e:	f7fb faf9 	bl	8002614 <HAL_GetTick>
 8007022:	4602      	mov	r2, r0
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	2b02      	cmp	r3, #2
 800702a:	d901      	bls.n	8007030 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e086      	b.n	800713e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007030:	4b45      	ldr	r3, [pc, #276]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1f0      	bne.n	800701e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800703c:	4b42      	ldr	r3, [pc, #264]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 800703e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007040:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	031b      	lsls	r3, r3, #12
 800704a:	493f      	ldr	r1, [pc, #252]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 800704c:	4313      	orrs	r3, r2
 800704e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	3b01      	subs	r3, #1
 8007056:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	3b01      	subs	r3, #1
 8007060:	025b      	lsls	r3, r3, #9
 8007062:	b29b      	uxth	r3, r3
 8007064:	431a      	orrs	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	3b01      	subs	r3, #1
 800706c:	041b      	lsls	r3, r3, #16
 800706e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007072:	431a      	orrs	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	3b01      	subs	r3, #1
 800707a:	061b      	lsls	r3, r3, #24
 800707c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007080:	4931      	ldr	r1, [pc, #196]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007082:	4313      	orrs	r3, r2
 8007084:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007086:	4b30      	ldr	r3, [pc, #192]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	492d      	ldr	r1, [pc, #180]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007094:	4313      	orrs	r3, r2
 8007096:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007098:	4b2b      	ldr	r3, [pc, #172]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 800709a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709c:	f023 0220 	bic.w	r2, r3, #32
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	4928      	ldr	r1, [pc, #160]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80070aa:	4b27      	ldr	r3, [pc, #156]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ae:	4a26      	ldr	r2, [pc, #152]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070b0:	f023 0310 	bic.w	r3, r3, #16
 80070b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80070b6:	4b24      	ldr	r3, [pc, #144]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070ba:	4b24      	ldr	r3, [pc, #144]	@ (800714c <RCCEx_PLL2_Config+0x160>)
 80070bc:	4013      	ands	r3, r2
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	69d2      	ldr	r2, [r2, #28]
 80070c2:	00d2      	lsls	r2, r2, #3
 80070c4:	4920      	ldr	r1, [pc, #128]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80070ca:	4b1f      	ldr	r3, [pc, #124]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070d0:	f043 0310 	orr.w	r3, r3, #16
 80070d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d106      	bne.n	80070ea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80070dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e0:	4a19      	ldr	r2, [pc, #100]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80070e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80070e8:	e00f      	b.n	800710a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d106      	bne.n	80070fe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80070f0:	4b15      	ldr	r3, [pc, #84]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f4:	4a14      	ldr	r2, [pc, #80]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 80070f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80070fc:	e005      	b.n	800710a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80070fe:	4b12      	ldr	r3, [pc, #72]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007102:	4a11      	ldr	r2, [pc, #68]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007104:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007108:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800710a:	4b0f      	ldr	r3, [pc, #60]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a0e      	ldr	r2, [pc, #56]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007110:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007116:	f7fb fa7d 	bl	8002614 <HAL_GetTick>
 800711a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800711c:	e008      	b.n	8007130 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800711e:	f7fb fa79 	bl	8002614 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b02      	cmp	r3, #2
 800712a:	d901      	bls.n	8007130 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800712c:	2303      	movs	r3, #3
 800712e:	e006      	b.n	800713e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007130:	4b05      	ldr	r3, [pc, #20]	@ (8007148 <RCCEx_PLL2_Config+0x15c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007138:	2b00      	cmp	r3, #0
 800713a:	d0f0      	beq.n	800711e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800713c:	7bfb      	ldrb	r3, [r7, #15]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	58024400 	.word	0x58024400
 800714c:	ffff0007 	.word	0xffff0007

08007150 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800715e:	4b53      	ldr	r3, [pc, #332]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	f003 0303 	and.w	r3, r3, #3
 8007166:	2b03      	cmp	r3, #3
 8007168:	d101      	bne.n	800716e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e099      	b.n	80072a2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800716e:	4b4f      	ldr	r3, [pc, #316]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a4e      	ldr	r2, [pc, #312]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007178:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800717a:	f7fb fa4b 	bl	8002614 <HAL_GetTick>
 800717e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007180:	e008      	b.n	8007194 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007182:	f7fb fa47 	bl	8002614 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d901      	bls.n	8007194 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e086      	b.n	80072a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007194:	4b45      	ldr	r3, [pc, #276]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1f0      	bne.n	8007182 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80071a0:	4b42      	ldr	r3, [pc, #264]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	051b      	lsls	r3, r3, #20
 80071ae:	493f      	ldr	r1, [pc, #252]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	025b      	lsls	r3, r3, #9
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	431a      	orrs	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	041b      	lsls	r3, r3, #16
 80071d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80071d6:	431a      	orrs	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	691b      	ldr	r3, [r3, #16]
 80071dc:	3b01      	subs	r3, #1
 80071de:	061b      	lsls	r3, r3, #24
 80071e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80071e4:	4931      	ldr	r1, [pc, #196]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80071ea:	4b30      	ldr	r3, [pc, #192]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	492d      	ldr	r1, [pc, #180]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80071fc:	4b2b      	ldr	r3, [pc, #172]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 80071fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007200:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	4928      	ldr	r1, [pc, #160]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 800720a:	4313      	orrs	r3, r2
 800720c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800720e:	4b27      	ldr	r3, [pc, #156]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007212:	4a26      	ldr	r2, [pc, #152]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007218:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800721a:	4b24      	ldr	r3, [pc, #144]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 800721c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800721e:	4b24      	ldr	r3, [pc, #144]	@ (80072b0 <RCCEx_PLL3_Config+0x160>)
 8007220:	4013      	ands	r3, r2
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	69d2      	ldr	r2, [r2, #28]
 8007226:	00d2      	lsls	r2, r2, #3
 8007228:	4920      	ldr	r1, [pc, #128]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 800722a:	4313      	orrs	r3, r2
 800722c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800722e:	4b1f      	ldr	r3, [pc, #124]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007232:	4a1e      	ldr	r2, [pc, #120]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007238:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d106      	bne.n	800724e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007240:	4b1a      	ldr	r3, [pc, #104]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007244:	4a19      	ldr	r2, [pc, #100]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007246:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800724a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800724c:	e00f      	b.n	800726e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2b01      	cmp	r3, #1
 8007252:	d106      	bne.n	8007262 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007254:	4b15      	ldr	r3, [pc, #84]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007258:	4a14      	ldr	r2, [pc, #80]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 800725a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800725e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007260:	e005      	b.n	800726e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007262:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007266:	4a11      	ldr	r2, [pc, #68]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007268:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800726c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800726e:	4b0f      	ldr	r3, [pc, #60]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a0e      	ldr	r2, [pc, #56]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007278:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800727a:	f7fb f9cb 	bl	8002614 <HAL_GetTick>
 800727e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007280:	e008      	b.n	8007294 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007282:	f7fb f9c7 	bl	8002614 <HAL_GetTick>
 8007286:	4602      	mov	r2, r0
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	2b02      	cmp	r3, #2
 800728e:	d901      	bls.n	8007294 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e006      	b.n	80072a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007294:	4b05      	ldr	r3, [pc, #20]	@ (80072ac <RCCEx_PLL3_Config+0x15c>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d0f0      	beq.n	8007282 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	58024400 	.word	0x58024400
 80072b0:	ffff0007 	.word	0xffff0007

080072b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e049      	b.n	800735a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7fa fef8 	bl	80020d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3304      	adds	r3, #4
 80072f0:	4619      	mov	r1, r3
 80072f2:	4610      	mov	r0, r2
 80072f4:	f000 fb8c 	bl	8007a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d109      	bne.n	8007388 <HAL_TIM_PWM_Start+0x24>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b01      	cmp	r3, #1
 800737e:	bf14      	ite	ne
 8007380:	2301      	movne	r3, #1
 8007382:	2300      	moveq	r3, #0
 8007384:	b2db      	uxtb	r3, r3
 8007386:	e03c      	b.n	8007402 <HAL_TIM_PWM_Start+0x9e>
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	2b04      	cmp	r3, #4
 800738c:	d109      	bne.n	80073a2 <HAL_TIM_PWM_Start+0x3e>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b01      	cmp	r3, #1
 8007398:	bf14      	ite	ne
 800739a:	2301      	movne	r3, #1
 800739c:	2300      	moveq	r3, #0
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	e02f      	b.n	8007402 <HAL_TIM_PWM_Start+0x9e>
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	2b08      	cmp	r3, #8
 80073a6:	d109      	bne.n	80073bc <HAL_TIM_PWM_Start+0x58>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	bf14      	ite	ne
 80073b4:	2301      	movne	r3, #1
 80073b6:	2300      	moveq	r3, #0
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	e022      	b.n	8007402 <HAL_TIM_PWM_Start+0x9e>
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	2b0c      	cmp	r3, #12
 80073c0:	d109      	bne.n	80073d6 <HAL_TIM_PWM_Start+0x72>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	bf14      	ite	ne
 80073ce:	2301      	movne	r3, #1
 80073d0:	2300      	moveq	r3, #0
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	e015      	b.n	8007402 <HAL_TIM_PWM_Start+0x9e>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b10      	cmp	r3, #16
 80073da:	d109      	bne.n	80073f0 <HAL_TIM_PWM_Start+0x8c>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	bf14      	ite	ne
 80073e8:	2301      	movne	r3, #1
 80073ea:	2300      	moveq	r3, #0
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	e008      	b.n	8007402 <HAL_TIM_PWM_Start+0x9e>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	bf14      	ite	ne
 80073fc:	2301      	movne	r3, #1
 80073fe:	2300      	moveq	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e0a1      	b.n	800754e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d104      	bne.n	800741a <HAL_TIM_PWM_Start+0xb6>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2202      	movs	r2, #2
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007418:	e023      	b.n	8007462 <HAL_TIM_PWM_Start+0xfe>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b04      	cmp	r3, #4
 800741e:	d104      	bne.n	800742a <HAL_TIM_PWM_Start+0xc6>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2202      	movs	r2, #2
 8007424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007428:	e01b      	b.n	8007462 <HAL_TIM_PWM_Start+0xfe>
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b08      	cmp	r3, #8
 800742e:	d104      	bne.n	800743a <HAL_TIM_PWM_Start+0xd6>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2202      	movs	r2, #2
 8007434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007438:	e013      	b.n	8007462 <HAL_TIM_PWM_Start+0xfe>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b0c      	cmp	r3, #12
 800743e:	d104      	bne.n	800744a <HAL_TIM_PWM_Start+0xe6>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2202      	movs	r2, #2
 8007444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007448:	e00b      	b.n	8007462 <HAL_TIM_PWM_Start+0xfe>
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b10      	cmp	r3, #16
 800744e:	d104      	bne.n	800745a <HAL_TIM_PWM_Start+0xf6>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007458:	e003      	b.n	8007462 <HAL_TIM_PWM_Start+0xfe>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2202      	movs	r2, #2
 800745e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2201      	movs	r2, #1
 8007468:	6839      	ldr	r1, [r7, #0]
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fe46 	bl	80080fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a38      	ldr	r2, [pc, #224]	@ (8007558 <HAL_TIM_PWM_Start+0x1f4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d013      	beq.n	80074a2 <HAL_TIM_PWM_Start+0x13e>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a37      	ldr	r2, [pc, #220]	@ (800755c <HAL_TIM_PWM_Start+0x1f8>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d00e      	beq.n	80074a2 <HAL_TIM_PWM_Start+0x13e>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a35      	ldr	r2, [pc, #212]	@ (8007560 <HAL_TIM_PWM_Start+0x1fc>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d009      	beq.n	80074a2 <HAL_TIM_PWM_Start+0x13e>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a34      	ldr	r2, [pc, #208]	@ (8007564 <HAL_TIM_PWM_Start+0x200>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d004      	beq.n	80074a2 <HAL_TIM_PWM_Start+0x13e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a32      	ldr	r2, [pc, #200]	@ (8007568 <HAL_TIM_PWM_Start+0x204>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d101      	bne.n	80074a6 <HAL_TIM_PWM_Start+0x142>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e000      	b.n	80074a8 <HAL_TIM_PWM_Start+0x144>
 80074a6:	2300      	movs	r3, #0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d007      	beq.n	80074bc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a25      	ldr	r2, [pc, #148]	@ (8007558 <HAL_TIM_PWM_Start+0x1f4>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d022      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074ce:	d01d      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a25      	ldr	r2, [pc, #148]	@ (800756c <HAL_TIM_PWM_Start+0x208>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d018      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a24      	ldr	r2, [pc, #144]	@ (8007570 <HAL_TIM_PWM_Start+0x20c>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d013      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a22      	ldr	r2, [pc, #136]	@ (8007574 <HAL_TIM_PWM_Start+0x210>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d00e      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a1a      	ldr	r2, [pc, #104]	@ (800755c <HAL_TIM_PWM_Start+0x1f8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d009      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a1e      	ldr	r2, [pc, #120]	@ (8007578 <HAL_TIM_PWM_Start+0x214>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d004      	beq.n	800750c <HAL_TIM_PWM_Start+0x1a8>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a16      	ldr	r2, [pc, #88]	@ (8007560 <HAL_TIM_PWM_Start+0x1fc>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d115      	bne.n	8007538 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	4b1a      	ldr	r3, [pc, #104]	@ (800757c <HAL_TIM_PWM_Start+0x218>)
 8007514:	4013      	ands	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b06      	cmp	r3, #6
 800751c:	d015      	beq.n	800754a <HAL_TIM_PWM_Start+0x1e6>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007524:	d011      	beq.n	800754a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f042 0201 	orr.w	r2, r2, #1
 8007534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007536:	e008      	b.n	800754a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f042 0201 	orr.w	r2, r2, #1
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	e000      	b.n	800754c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800754a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	40010000 	.word	0x40010000
 800755c:	40010400 	.word	0x40010400
 8007560:	40014000 	.word	0x40014000
 8007564:	40014400 	.word	0x40014400
 8007568:	40014800 	.word	0x40014800
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800
 8007574:	40000c00 	.word	0x40000c00
 8007578:	40001800 	.word	0x40001800
 800757c:	00010007 	.word	0x00010007

08007580 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e08f      	b.n	80076b4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d106      	bne.n	80075ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f7fa fd47 	bl	800203c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2202      	movs	r2, #2
 80075b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6899      	ldr	r1, [r3, #8]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	4b3e      	ldr	r3, [pc, #248]	@ (80076bc <HAL_TIM_Encoder_Init+0x13c>)
 80075c2:	400b      	ands	r3, r1
 80075c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	3304      	adds	r3, #4
 80075ce:	4619      	mov	r1, r3
 80075d0:	4610      	mov	r0, r2
 80075d2:	f000 fa1d 	bl	8007a10 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	699b      	ldr	r3, [r3, #24]
 80075e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	4b31      	ldr	r3, [pc, #196]	@ (80076c0 <HAL_TIM_Encoder_Init+0x140>)
 80075fc:	4013      	ands	r3, r2
 80075fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	021b      	lsls	r3, r3, #8
 800760a:	4313      	orrs	r3, r2
 800760c:	693a      	ldr	r2, [r7, #16]
 800760e:	4313      	orrs	r3, r2
 8007610:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	4b2b      	ldr	r3, [pc, #172]	@ (80076c4 <HAL_TIM_Encoder_Init+0x144>)
 8007616:	4013      	ands	r3, r2
 8007618:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800761a:	693a      	ldr	r2, [r7, #16]
 800761c:	4b2a      	ldr	r3, [pc, #168]	@ (80076c8 <HAL_TIM_Encoder_Init+0x148>)
 800761e:	4013      	ands	r3, r2
 8007620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	021b      	lsls	r3, r3, #8
 800762c:	4313      	orrs	r3, r2
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	4313      	orrs	r3, r2
 8007632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	011a      	lsls	r2, r3, #4
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	031b      	lsls	r3, r3, #12
 8007640:	4313      	orrs	r3, r2
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800764e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007656:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	011b      	lsls	r3, r3, #4
 8007662:	4313      	orrs	r3, r2
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	4313      	orrs	r3, r2
 8007668:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2201      	movs	r2, #1
 8007696:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	fffebff8 	.word	0xfffebff8
 80076c0:	fffffcfc 	.word	0xfffffcfc
 80076c4:	fffff3f3 	.word	0xfffff3f3
 80076c8:	ffff0f0f 	.word	0xffff0f0f

080076cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80076dc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80076e4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076ec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076f4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d110      	bne.n	800771e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d102      	bne.n	8007708 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007702:	7b7b      	ldrb	r3, [r7, #13]
 8007704:	2b01      	cmp	r3, #1
 8007706:	d001      	beq.n	800770c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e069      	b.n	80077e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2202      	movs	r2, #2
 8007710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800771c:	e031      	b.n	8007782 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b04      	cmp	r3, #4
 8007722:	d110      	bne.n	8007746 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007724:	7bbb      	ldrb	r3, [r7, #14]
 8007726:	2b01      	cmp	r3, #1
 8007728:	d102      	bne.n	8007730 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800772a:	7b3b      	ldrb	r3, [r7, #12]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d001      	beq.n	8007734 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e055      	b.n	80077e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2202      	movs	r2, #2
 8007738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2202      	movs	r2, #2
 8007740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007744:	e01d      	b.n	8007782 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007746:	7bfb      	ldrb	r3, [r7, #15]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d108      	bne.n	800775e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800774c:	7bbb      	ldrb	r3, [r7, #14]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d105      	bne.n	800775e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007752:	7b7b      	ldrb	r3, [r7, #13]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d102      	bne.n	800775e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007758:	7b3b      	ldrb	r3, [r7, #12]
 800775a:	2b01      	cmp	r3, #1
 800775c:	d001      	beq.n	8007762 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e03e      	b.n	80077e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2202      	movs	r2, #2
 8007766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2202      	movs	r2, #2
 800776e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2202      	movs	r2, #2
 8007776:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d003      	beq.n	8007790 <HAL_TIM_Encoder_Start+0xc4>
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	2b04      	cmp	r3, #4
 800778c:	d008      	beq.n	80077a0 <HAL_TIM_Encoder_Start+0xd4>
 800778e:	e00f      	b.n	80077b0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2201      	movs	r2, #1
 8007796:	2100      	movs	r1, #0
 8007798:	4618      	mov	r0, r3
 800779a:	f000 fcaf 	bl	80080fc <TIM_CCxChannelCmd>
      break;
 800779e:	e016      	b.n	80077ce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2201      	movs	r2, #1
 80077a6:	2104      	movs	r1, #4
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 fca7 	bl	80080fc <TIM_CCxChannelCmd>
      break;
 80077ae:	e00e      	b.n	80077ce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2201      	movs	r2, #1
 80077b6:	2100      	movs	r1, #0
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 fc9f 	bl	80080fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2201      	movs	r2, #1
 80077c4:	2104      	movs	r1, #4
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fc98 	bl	80080fc <TIM_CCxChannelCmd>
      break;
 80077cc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f042 0201 	orr.w	r2, r2, #1
 80077dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b086      	sub	sp, #24
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077f4:	2300      	movs	r3, #0
 80077f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d101      	bne.n	8007806 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007802:	2302      	movs	r3, #2
 8007804:	e0ff      	b.n	8007a06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b14      	cmp	r3, #20
 8007812:	f200 80f0 	bhi.w	80079f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007816:	a201      	add	r2, pc, #4	@ (adr r2, 800781c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	08007871 	.word	0x08007871
 8007820:	080079f7 	.word	0x080079f7
 8007824:	080079f7 	.word	0x080079f7
 8007828:	080079f7 	.word	0x080079f7
 800782c:	080078b1 	.word	0x080078b1
 8007830:	080079f7 	.word	0x080079f7
 8007834:	080079f7 	.word	0x080079f7
 8007838:	080079f7 	.word	0x080079f7
 800783c:	080078f3 	.word	0x080078f3
 8007840:	080079f7 	.word	0x080079f7
 8007844:	080079f7 	.word	0x080079f7
 8007848:	080079f7 	.word	0x080079f7
 800784c:	08007933 	.word	0x08007933
 8007850:	080079f7 	.word	0x080079f7
 8007854:	080079f7 	.word	0x080079f7
 8007858:	080079f7 	.word	0x080079f7
 800785c:	08007975 	.word	0x08007975
 8007860:	080079f7 	.word	0x080079f7
 8007864:	080079f7 	.word	0x080079f7
 8007868:	080079f7 	.word	0x080079f7
 800786c:	080079b5 	.word	0x080079b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68b9      	ldr	r1, [r7, #8]
 8007876:	4618      	mov	r0, r3
 8007878:	f000 f96a 	bl	8007b50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	699a      	ldr	r2, [r3, #24]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f042 0208 	orr.w	r2, r2, #8
 800788a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699a      	ldr	r2, [r3, #24]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f022 0204 	bic.w	r2, r2, #4
 800789a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	6999      	ldr	r1, [r3, #24]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	430a      	orrs	r2, r1
 80078ac:	619a      	str	r2, [r3, #24]
      break;
 80078ae:	e0a5      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68b9      	ldr	r1, [r7, #8]
 80078b6:	4618      	mov	r0, r3
 80078b8:	f000 f9da 	bl	8007c70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	699a      	ldr	r2, [r3, #24]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	699a      	ldr	r2, [r3, #24]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	6999      	ldr	r1, [r3, #24]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	021a      	lsls	r2, r3, #8
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	619a      	str	r2, [r3, #24]
      break;
 80078f0:	e084      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 fa43 	bl	8007d84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69da      	ldr	r2, [r3, #28]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f042 0208 	orr.w	r2, r2, #8
 800790c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69da      	ldr	r2, [r3, #28]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f022 0204 	bic.w	r2, r2, #4
 800791c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69d9      	ldr	r1, [r3, #28]
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	691a      	ldr	r2, [r3, #16]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	430a      	orrs	r2, r1
 800792e:	61da      	str	r2, [r3, #28]
      break;
 8007930:	e064      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	68b9      	ldr	r1, [r7, #8]
 8007938:	4618      	mov	r0, r3
 800793a:	f000 faab 	bl	8007e94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	69da      	ldr	r2, [r3, #28]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800794c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	69da      	ldr	r2, [r3, #28]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800795c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69d9      	ldr	r1, [r3, #28]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	021a      	lsls	r2, r3, #8
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	430a      	orrs	r2, r1
 8007970:	61da      	str	r2, [r3, #28]
      break;
 8007972:	e043      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	4618      	mov	r0, r3
 800797c:	f000 faf4 	bl	8007f68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0208 	orr.w	r2, r2, #8
 800798e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0204 	bic.w	r2, r2, #4
 800799e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	691a      	ldr	r2, [r3, #16]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80079b2:	e023      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68b9      	ldr	r1, [r7, #8]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fb38 	bl	8008030 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	021a      	lsls	r2, r3, #8
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80079f4:	e002      	b.n	80079fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	75fb      	strb	r3, [r7, #23]
      break;
 80079fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a04:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3718      	adds	r7, #24
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop

08007a10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a43      	ldr	r2, [pc, #268]	@ (8007b30 <TIM_Base_SetConfig+0x120>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d013      	beq.n	8007a50 <TIM_Base_SetConfig+0x40>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a2e:	d00f      	beq.n	8007a50 <TIM_Base_SetConfig+0x40>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a40      	ldr	r2, [pc, #256]	@ (8007b34 <TIM_Base_SetConfig+0x124>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d00b      	beq.n	8007a50 <TIM_Base_SetConfig+0x40>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8007b38 <TIM_Base_SetConfig+0x128>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d007      	beq.n	8007a50 <TIM_Base_SetConfig+0x40>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a3e      	ldr	r2, [pc, #248]	@ (8007b3c <TIM_Base_SetConfig+0x12c>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d003      	beq.n	8007a50 <TIM_Base_SetConfig+0x40>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8007b40 <TIM_Base_SetConfig+0x130>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d108      	bne.n	8007a62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a32      	ldr	r2, [pc, #200]	@ (8007b30 <TIM_Base_SetConfig+0x120>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d01f      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a70:	d01b      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a2f      	ldr	r2, [pc, #188]	@ (8007b34 <TIM_Base_SetConfig+0x124>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d017      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8007b38 <TIM_Base_SetConfig+0x128>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d013      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a2d      	ldr	r2, [pc, #180]	@ (8007b3c <TIM_Base_SetConfig+0x12c>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d00f      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a2c      	ldr	r2, [pc, #176]	@ (8007b40 <TIM_Base_SetConfig+0x130>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d00b      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a2b      	ldr	r2, [pc, #172]	@ (8007b44 <TIM_Base_SetConfig+0x134>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d007      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a2a      	ldr	r2, [pc, #168]	@ (8007b48 <TIM_Base_SetConfig+0x138>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d003      	beq.n	8007aaa <TIM_Base_SetConfig+0x9a>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a29      	ldr	r2, [pc, #164]	@ (8007b4c <TIM_Base_SetConfig+0x13c>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d108      	bne.n	8007abc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	689a      	ldr	r2, [r3, #8]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a14      	ldr	r2, [pc, #80]	@ (8007b30 <TIM_Base_SetConfig+0x120>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d00f      	beq.n	8007b02 <TIM_Base_SetConfig+0xf2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a16      	ldr	r2, [pc, #88]	@ (8007b40 <TIM_Base_SetConfig+0x130>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d00b      	beq.n	8007b02 <TIM_Base_SetConfig+0xf2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a15      	ldr	r2, [pc, #84]	@ (8007b44 <TIM_Base_SetConfig+0x134>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d007      	beq.n	8007b02 <TIM_Base_SetConfig+0xf2>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a14      	ldr	r2, [pc, #80]	@ (8007b48 <TIM_Base_SetConfig+0x138>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d003      	beq.n	8007b02 <TIM_Base_SetConfig+0xf2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a13      	ldr	r2, [pc, #76]	@ (8007b4c <TIM_Base_SetConfig+0x13c>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d103      	bne.n	8007b0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	691a      	ldr	r2, [r3, #16]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f043 0204 	orr.w	r2, r3, #4
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	601a      	str	r2, [r3, #0]
}
 8007b22:	bf00      	nop
 8007b24:	3714      	adds	r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	40010000 	.word	0x40010000
 8007b34:	40000400 	.word	0x40000400
 8007b38:	40000800 	.word	0x40000800
 8007b3c:	40000c00 	.word	0x40000c00
 8007b40:	40010400 	.word	0x40010400
 8007b44:	40014000 	.word	0x40014000
 8007b48:	40014400 	.word	0x40014400
 8007b4c:	40014800 	.word	0x40014800

08007b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	f023 0201 	bic.w	r2, r3, #1
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4b37      	ldr	r3, [pc, #220]	@ (8007c58 <TIM_OC1_SetConfig+0x108>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f023 0303 	bic.w	r3, r3, #3
 8007b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f023 0302 	bic.w	r3, r3, #2
 8007b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8007c5c <TIM_OC1_SetConfig+0x10c>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d00f      	beq.n	8007bcc <TIM_OC1_SetConfig+0x7c>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a2c      	ldr	r2, [pc, #176]	@ (8007c60 <TIM_OC1_SetConfig+0x110>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d00b      	beq.n	8007bcc <TIM_OC1_SetConfig+0x7c>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a2b      	ldr	r2, [pc, #172]	@ (8007c64 <TIM_OC1_SetConfig+0x114>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d007      	beq.n	8007bcc <TIM_OC1_SetConfig+0x7c>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8007c68 <TIM_OC1_SetConfig+0x118>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d003      	beq.n	8007bcc <TIM_OC1_SetConfig+0x7c>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a29      	ldr	r2, [pc, #164]	@ (8007c6c <TIM_OC1_SetConfig+0x11c>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d10c      	bne.n	8007be6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f023 0308 	bic.w	r3, r3, #8
 8007bd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	f023 0304 	bic.w	r3, r3, #4
 8007be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a1c      	ldr	r2, [pc, #112]	@ (8007c5c <TIM_OC1_SetConfig+0x10c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00f      	beq.n	8007c0e <TIM_OC1_SetConfig+0xbe>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8007c60 <TIM_OC1_SetConfig+0x110>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d00b      	beq.n	8007c0e <TIM_OC1_SetConfig+0xbe>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8007c64 <TIM_OC1_SetConfig+0x114>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d007      	beq.n	8007c0e <TIM_OC1_SetConfig+0xbe>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a19      	ldr	r2, [pc, #100]	@ (8007c68 <TIM_OC1_SetConfig+0x118>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d003      	beq.n	8007c0e <TIM_OC1_SetConfig+0xbe>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a18      	ldr	r2, [pc, #96]	@ (8007c6c <TIM_OC1_SetConfig+0x11c>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d111      	bne.n	8007c32 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	621a      	str	r2, [r3, #32]
}
 8007c4c:	bf00      	nop
 8007c4e:	371c      	adds	r7, #28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	fffeff8f 	.word	0xfffeff8f
 8007c5c:	40010000 	.word	0x40010000
 8007c60:	40010400 	.word	0x40010400
 8007c64:	40014000 	.word	0x40014000
 8007c68:	40014400 	.word	0x40014400
 8007c6c:	40014800 	.word	0x40014800

08007c70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a1b      	ldr	r3, [r3, #32]
 8007c84:	f023 0210 	bic.w	r2, r3, #16
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	699b      	ldr	r3, [r3, #24]
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4b34      	ldr	r3, [pc, #208]	@ (8007d6c <TIM_OC2_SetConfig+0xfc>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	021b      	lsls	r3, r3, #8
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f023 0320 	bic.w	r3, r3, #32
 8007cba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	011b      	lsls	r3, r3, #4
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a29      	ldr	r2, [pc, #164]	@ (8007d70 <TIM_OC2_SetConfig+0x100>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d003      	beq.n	8007cd8 <TIM_OC2_SetConfig+0x68>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a28      	ldr	r2, [pc, #160]	@ (8007d74 <TIM_OC2_SetConfig+0x104>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d10d      	bne.n	8007cf4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	011b      	lsls	r3, r3, #4
 8007ce6:	697a      	ldr	r2, [r7, #20]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d70 <TIM_OC2_SetConfig+0x100>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d00f      	beq.n	8007d1c <TIM_OC2_SetConfig+0xac>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8007d74 <TIM_OC2_SetConfig+0x104>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d00b      	beq.n	8007d1c <TIM_OC2_SetConfig+0xac>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a1c      	ldr	r2, [pc, #112]	@ (8007d78 <TIM_OC2_SetConfig+0x108>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d007      	beq.n	8007d1c <TIM_OC2_SetConfig+0xac>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8007d7c <TIM_OC2_SetConfig+0x10c>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d003      	beq.n	8007d1c <TIM_OC2_SetConfig+0xac>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	4a1a      	ldr	r2, [pc, #104]	@ (8007d80 <TIM_OC2_SetConfig+0x110>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d113      	bne.n	8007d44 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	699b      	ldr	r3, [r3, #24]
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	621a      	str	r2, [r3, #32]
}
 8007d5e:	bf00      	nop
 8007d60:	371c      	adds	r7, #28
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	feff8fff 	.word	0xfeff8fff
 8007d70:	40010000 	.word	0x40010000
 8007d74:	40010400 	.word	0x40010400
 8007d78:	40014000 	.word	0x40014000
 8007d7c:	40014400 	.word	0x40014400
 8007d80:	40014800 	.word	0x40014800

08007d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b087      	sub	sp, #28
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	4b33      	ldr	r3, [pc, #204]	@ (8007e7c <TIM_OC3_SetConfig+0xf8>)
 8007db0:	4013      	ands	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f023 0303 	bic.w	r3, r3, #3
 8007dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	021b      	lsls	r3, r3, #8
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a28      	ldr	r2, [pc, #160]	@ (8007e80 <TIM_OC3_SetConfig+0xfc>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d003      	beq.n	8007dea <TIM_OC3_SetConfig+0x66>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a27      	ldr	r2, [pc, #156]	@ (8007e84 <TIM_OC3_SetConfig+0x100>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d10d      	bne.n	8007e06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	021b      	lsls	r3, r3, #8
 8007df8:	697a      	ldr	r2, [r7, #20]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a1d      	ldr	r2, [pc, #116]	@ (8007e80 <TIM_OC3_SetConfig+0xfc>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00f      	beq.n	8007e2e <TIM_OC3_SetConfig+0xaa>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a1c      	ldr	r2, [pc, #112]	@ (8007e84 <TIM_OC3_SetConfig+0x100>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00b      	beq.n	8007e2e <TIM_OC3_SetConfig+0xaa>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a1b      	ldr	r2, [pc, #108]	@ (8007e88 <TIM_OC3_SetConfig+0x104>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d007      	beq.n	8007e2e <TIM_OC3_SetConfig+0xaa>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a1a      	ldr	r2, [pc, #104]	@ (8007e8c <TIM_OC3_SetConfig+0x108>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d003      	beq.n	8007e2e <TIM_OC3_SetConfig+0xaa>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a19      	ldr	r2, [pc, #100]	@ (8007e90 <TIM_OC3_SetConfig+0x10c>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d113      	bne.n	8007e56 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	011b      	lsls	r3, r3, #4
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	699b      	ldr	r3, [r3, #24]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	621a      	str	r2, [r3, #32]
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	fffeff8f 	.word	0xfffeff8f
 8007e80:	40010000 	.word	0x40010000
 8007e84:	40010400 	.word	0x40010400
 8007e88:	40014000 	.word	0x40014000
 8007e8c:	40014400 	.word	0x40014400
 8007e90:	40014800 	.word	0x40014800

08007e94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b087      	sub	sp, #28
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a1b      	ldr	r3, [r3, #32]
 8007ea8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	4b24      	ldr	r3, [pc, #144]	@ (8007f50 <TIM_OC4_SetConfig+0xbc>)
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	021b      	lsls	r3, r3, #8
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ede:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	031b      	lsls	r3, r3, #12
 8007ee6:	693a      	ldr	r2, [r7, #16]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4a19      	ldr	r2, [pc, #100]	@ (8007f54 <TIM_OC4_SetConfig+0xc0>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d00f      	beq.n	8007f14 <TIM_OC4_SetConfig+0x80>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	4a18      	ldr	r2, [pc, #96]	@ (8007f58 <TIM_OC4_SetConfig+0xc4>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d00b      	beq.n	8007f14 <TIM_OC4_SetConfig+0x80>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	4a17      	ldr	r2, [pc, #92]	@ (8007f5c <TIM_OC4_SetConfig+0xc8>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d007      	beq.n	8007f14 <TIM_OC4_SetConfig+0x80>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a16      	ldr	r2, [pc, #88]	@ (8007f60 <TIM_OC4_SetConfig+0xcc>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d003      	beq.n	8007f14 <TIM_OC4_SetConfig+0x80>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a15      	ldr	r2, [pc, #84]	@ (8007f64 <TIM_OC4_SetConfig+0xd0>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d109      	bne.n	8007f28 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	695b      	ldr	r3, [r3, #20]
 8007f20:	019b      	lsls	r3, r3, #6
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	697a      	ldr	r2, [r7, #20]
 8007f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	685a      	ldr	r2, [r3, #4]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	693a      	ldr	r2, [r7, #16]
 8007f40:	621a      	str	r2, [r3, #32]
}
 8007f42:	bf00      	nop
 8007f44:	371c      	adds	r7, #28
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	feff8fff 	.word	0xfeff8fff
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40010400 	.word	0x40010400
 8007f5c:	40014000 	.word	0x40014000
 8007f60:	40014400 	.word	0x40014400
 8007f64:	40014800 	.word	0x40014800

08007f68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a1b      	ldr	r3, [r3, #32]
 8007f76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	4b21      	ldr	r3, [pc, #132]	@ (8008018 <TIM_OC5_SetConfig+0xb0>)
 8007f94:	4013      	ands	r3, r2
 8007f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007fa8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	041b      	lsls	r3, r3, #16
 8007fb0:	693a      	ldr	r2, [r7, #16]
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	4a18      	ldr	r2, [pc, #96]	@ (800801c <TIM_OC5_SetConfig+0xb4>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d00f      	beq.n	8007fde <TIM_OC5_SetConfig+0x76>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4a17      	ldr	r2, [pc, #92]	@ (8008020 <TIM_OC5_SetConfig+0xb8>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00b      	beq.n	8007fde <TIM_OC5_SetConfig+0x76>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a16      	ldr	r2, [pc, #88]	@ (8008024 <TIM_OC5_SetConfig+0xbc>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d007      	beq.n	8007fde <TIM_OC5_SetConfig+0x76>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a15      	ldr	r2, [pc, #84]	@ (8008028 <TIM_OC5_SetConfig+0xc0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d003      	beq.n	8007fde <TIM_OC5_SetConfig+0x76>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a14      	ldr	r2, [pc, #80]	@ (800802c <TIM_OC5_SetConfig+0xc4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d109      	bne.n	8007ff2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fe4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	021b      	lsls	r3, r3, #8
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685a      	ldr	r2, [r3, #4]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	621a      	str	r2, [r3, #32]
}
 800800c:	bf00      	nop
 800800e:	371c      	adds	r7, #28
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	fffeff8f 	.word	0xfffeff8f
 800801c:	40010000 	.word	0x40010000
 8008020:	40010400 	.word	0x40010400
 8008024:	40014000 	.word	0x40014000
 8008028:	40014400 	.word	0x40014400
 800802c:	40014800 	.word	0x40014800

08008030 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6a1b      	ldr	r3, [r3, #32]
 8008044:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	4b22      	ldr	r3, [pc, #136]	@ (80080e4 <TIM_OC6_SetConfig+0xb4>)
 800805c:	4013      	ands	r3, r2
 800805e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	021b      	lsls	r3, r3, #8
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	4313      	orrs	r3, r2
 800806a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	051b      	lsls	r3, r3, #20
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a19      	ldr	r2, [pc, #100]	@ (80080e8 <TIM_OC6_SetConfig+0xb8>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d00f      	beq.n	80080a8 <TIM_OC6_SetConfig+0x78>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4a18      	ldr	r2, [pc, #96]	@ (80080ec <TIM_OC6_SetConfig+0xbc>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d00b      	beq.n	80080a8 <TIM_OC6_SetConfig+0x78>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a17      	ldr	r2, [pc, #92]	@ (80080f0 <TIM_OC6_SetConfig+0xc0>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d007      	beq.n	80080a8 <TIM_OC6_SetConfig+0x78>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a16      	ldr	r2, [pc, #88]	@ (80080f4 <TIM_OC6_SetConfig+0xc4>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d003      	beq.n	80080a8 <TIM_OC6_SetConfig+0x78>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a15      	ldr	r2, [pc, #84]	@ (80080f8 <TIM_OC6_SetConfig+0xc8>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d109      	bne.n	80080bc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	029b      	lsls	r3, r3, #10
 80080b6:	697a      	ldr	r2, [r7, #20]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	697a      	ldr	r2, [r7, #20]
 80080c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	621a      	str	r2, [r3, #32]
}
 80080d6:	bf00      	nop
 80080d8:	371c      	adds	r7, #28
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	feff8fff 	.word	0xfeff8fff
 80080e8:	40010000 	.word	0x40010000
 80080ec:	40010400 	.word	0x40010400
 80080f0:	40014000 	.word	0x40014000
 80080f4:	40014400 	.word	0x40014400
 80080f8:	40014800 	.word	0x40014800

080080fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b087      	sub	sp, #28
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	f003 031f 	and.w	r3, r3, #31
 800810e:	2201      	movs	r2, #1
 8008110:	fa02 f303 	lsl.w	r3, r2, r3
 8008114:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a1a      	ldr	r2, [r3, #32]
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	43db      	mvns	r3, r3
 800811e:	401a      	ands	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a1a      	ldr	r2, [r3, #32]
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	f003 031f 	and.w	r3, r3, #31
 800812e:	6879      	ldr	r1, [r7, #4]
 8008130:	fa01 f303 	lsl.w	r3, r1, r3
 8008134:	431a      	orrs	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	621a      	str	r2, [r3, #32]
}
 800813a:	bf00      	nop
 800813c:	371c      	adds	r7, #28
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
	...

08008148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008158:	2b01      	cmp	r3, #1
 800815a:	d101      	bne.n	8008160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800815c:	2302      	movs	r3, #2
 800815e:	e06d      	b.n	800823c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2202      	movs	r2, #2
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a30      	ldr	r2, [pc, #192]	@ (8008248 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d004      	beq.n	8008194 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a2f      	ldr	r2, [pc, #188]	@ (800824c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d108      	bne.n	80081a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800819a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a20      	ldr	r2, [pc, #128]	@ (8008248 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d022      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081d2:	d01d      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008250 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d018      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a1c      	ldr	r2, [pc, #112]	@ (8008254 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d013      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a1a      	ldr	r2, [pc, #104]	@ (8008258 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d00e      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a15      	ldr	r2, [pc, #84]	@ (800824c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d009      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a16      	ldr	r2, [pc, #88]	@ (800825c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d004      	beq.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a15      	ldr	r2, [pc, #84]	@ (8008260 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d10c      	bne.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008216:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	4313      	orrs	r3, r2
 8008220:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68ba      	ldr	r2, [r7, #8]
 8008228:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr
 8008248:	40010000 	.word	0x40010000
 800824c:	40010400 	.word	0x40010400
 8008250:	40000400 	.word	0x40000400
 8008254:	40000800 	.word	0x40000800
 8008258:	40000c00 	.word	0x40000c00
 800825c:	40001800 	.word	0x40001800
 8008260:	40014000 	.word	0x40014000

08008264 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d101      	bne.n	8008276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e042      	b.n	80082fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800827c:	2b00      	cmp	r3, #0
 800827e:	d106      	bne.n	800828e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7f9 ff9f 	bl	80021cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2224      	movs	r2, #36	@ 0x24
 8008292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f022 0201 	bic.w	r2, r2, #1
 80082a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d002      	beq.n	80082b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f001 fa60 	bl	8009774 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 fcf5 	bl	8008ca4 <UART_SetConfig>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d101      	bne.n	80082c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e01b      	b.n	80082fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	685a      	ldr	r2, [r3, #4]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80082e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0201 	orr.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f001 fadf 	bl	80098b8 <UART_CheckIdleState>
 80082fa:	4603      	mov	r3, r0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3708      	adds	r7, #8
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b08a      	sub	sp, #40	@ 0x28
 8008308:	af02      	add	r7, sp, #8
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	603b      	str	r3, [r7, #0]
 8008310:	4613      	mov	r3, r2
 8008312:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831a:	2b20      	cmp	r3, #32
 800831c:	d17b      	bne.n	8008416 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d002      	beq.n	800832a <HAL_UART_Transmit+0x26>
 8008324:	88fb      	ldrh	r3, [r7, #6]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e074      	b.n	8008418 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2221      	movs	r2, #33	@ 0x21
 800833a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800833e:	f7fa f969 	bl	8002614 <HAL_GetTick>
 8008342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	88fa      	ldrh	r2, [r7, #6]
 8008348:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	88fa      	ldrh	r2, [r7, #6]
 8008350:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800835c:	d108      	bne.n	8008370 <HAL_UART_Transmit+0x6c>
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d104      	bne.n	8008370 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008366:	2300      	movs	r3, #0
 8008368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	61bb      	str	r3, [r7, #24]
 800836e:	e003      	b.n	8008378 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008374:	2300      	movs	r3, #0
 8008376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008378:	e030      	b.n	80083dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	2200      	movs	r2, #0
 8008382:	2180      	movs	r1, #128	@ 0x80
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f001 fb41 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d005      	beq.n	800839c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2220      	movs	r2, #32
 8008394:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008398:	2303      	movs	r3, #3
 800839a:	e03d      	b.n	8008418 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10b      	bne.n	80083ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	461a      	mov	r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	3302      	adds	r3, #2
 80083b6:	61bb      	str	r3, [r7, #24]
 80083b8:	e007      	b.n	80083ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	781a      	ldrb	r2, [r3, #0]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	3301      	adds	r3, #1
 80083c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	3b01      	subs	r3, #1
 80083d4:	b29a      	uxth	r2, r3
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1c8      	bne.n	800837a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	2200      	movs	r2, #0
 80083f0:	2140      	movs	r1, #64	@ 0x40
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	f001 fb0a 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d005      	beq.n	800840a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2220      	movs	r2, #32
 8008402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008406:	2303      	movs	r3, #3
 8008408:	e006      	b.n	8008418 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2220      	movs	r2, #32
 800840e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008412:	2300      	movs	r3, #0
 8008414:	e000      	b.n	8008418 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008416:	2302      	movs	r3, #2
  }
}
 8008418:	4618      	mov	r0, r3
 800841a:	3720      	adds	r7, #32
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b08a      	sub	sp, #40	@ 0x28
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	4613      	mov	r3, r2
 800842c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008434:	2b20      	cmp	r3, #32
 8008436:	d137      	bne.n	80084a8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d002      	beq.n	8008444 <HAL_UART_Receive_IT+0x24>
 800843e:	88fb      	ldrh	r3, [r7, #6]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d101      	bne.n	8008448 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e030      	b.n	80084aa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a18      	ldr	r2, [pc, #96]	@ (80084b4 <HAL_UART_Receive_IT+0x94>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d01f      	beq.n	8008498 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d018      	beq.n	8008498 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	e853 3f00 	ldrex	r3, [r3]
 8008472:	613b      	str	r3, [r7, #16]
   return(result);
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800847a:	627b      	str	r3, [r7, #36]	@ 0x24
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	461a      	mov	r2, r3
 8008482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008484:	623b      	str	r3, [r7, #32]
 8008486:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	69f9      	ldr	r1, [r7, #28]
 800848a:	6a3a      	ldr	r2, [r7, #32]
 800848c:	e841 2300 	strex	r3, r2, [r1]
 8008490:	61bb      	str	r3, [r7, #24]
   return(result);
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e6      	bne.n	8008466 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008498:	88fb      	ldrh	r3, [r7, #6]
 800849a:	461a      	mov	r2, r3
 800849c:	68b9      	ldr	r1, [r7, #8]
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f001 fb22 	bl	8009ae8 <UART_Start_Receive_IT>
 80084a4:	4603      	mov	r3, r0
 80084a6:	e000      	b.n	80084aa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80084a8:	2302      	movs	r3, #2
  }
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3728      	adds	r7, #40	@ 0x28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	58000c00 	.word	0x58000c00

080084b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b0ba      	sub	sp, #232	@ 0xe8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	69db      	ldr	r3, [r3, #28]
 80084c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80084de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80084e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80084e6:	4013      	ands	r3, r2
 80084e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80084ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d11b      	bne.n	800852c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084f8:	f003 0320 	and.w	r3, r3, #32
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d015      	beq.n	800852c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008504:	f003 0320 	and.w	r3, r3, #32
 8008508:	2b00      	cmp	r3, #0
 800850a:	d105      	bne.n	8008518 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800850c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d009      	beq.n	800852c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8393 	beq.w	8008c48 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	4798      	blx	r3
      }
      return;
 800852a:	e38d      	b.n	8008c48 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800852c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008530:	2b00      	cmp	r3, #0
 8008532:	f000 8123 	beq.w	800877c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008536:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800853a:	4b8d      	ldr	r3, [pc, #564]	@ (8008770 <HAL_UART_IRQHandler+0x2b8>)
 800853c:	4013      	ands	r3, r2
 800853e:	2b00      	cmp	r3, #0
 8008540:	d106      	bne.n	8008550 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008542:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008546:	4b8b      	ldr	r3, [pc, #556]	@ (8008774 <HAL_UART_IRQHandler+0x2bc>)
 8008548:	4013      	ands	r3, r2
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 8116 	beq.w	800877c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008554:	f003 0301 	and.w	r3, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	d011      	beq.n	8008580 <HAL_UART_IRQHandler+0xc8>
 800855c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2201      	movs	r2, #1
 800856e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008576:	f043 0201 	orr.w	r2, r3, #1
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008584:	f003 0302 	and.w	r3, r3, #2
 8008588:	2b00      	cmp	r3, #0
 800858a:	d011      	beq.n	80085b0 <HAL_UART_IRQHandler+0xf8>
 800858c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008590:	f003 0301 	and.w	r3, r3, #1
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00b      	beq.n	80085b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2202      	movs	r2, #2
 800859e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a6:	f043 0204 	orr.w	r2, r3, #4
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b4:	f003 0304 	and.w	r3, r3, #4
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d011      	beq.n	80085e0 <HAL_UART_IRQHandler+0x128>
 80085bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085c0:	f003 0301 	and.w	r3, r3, #1
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00b      	beq.n	80085e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2204      	movs	r2, #4
 80085ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085d6:	f043 0202 	orr.w	r2, r3, #2
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80085e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085e4:	f003 0308 	and.w	r3, r3, #8
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d017      	beq.n	800861c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80085ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085f0:	f003 0320 	and.w	r3, r3, #32
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d105      	bne.n	8008604 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80085f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80085fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008770 <HAL_UART_IRQHandler+0x2b8>)
 80085fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00b      	beq.n	800861c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2208      	movs	r2, #8
 800860a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008612:	f043 0208 	orr.w	r2, r3, #8
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800861c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008624:	2b00      	cmp	r3, #0
 8008626:	d012      	beq.n	800864e <HAL_UART_IRQHandler+0x196>
 8008628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800862c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00c      	beq.n	800864e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800863c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008644:	f043 0220 	orr.w	r2, r3, #32
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008654:	2b00      	cmp	r3, #0
 8008656:	f000 82f9 	beq.w	8008c4c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800865a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800865e:	f003 0320 	and.w	r3, r3, #32
 8008662:	2b00      	cmp	r3, #0
 8008664:	d013      	beq.n	800868e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800866a:	f003 0320 	and.w	r3, r3, #32
 800866e:	2b00      	cmp	r3, #0
 8008670:	d105      	bne.n	800867e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800867a:	2b00      	cmp	r3, #0
 800867c:	d007      	beq.n	800868e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008694:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086a2:	2b40      	cmp	r3, #64	@ 0x40
 80086a4:	d005      	beq.n	80086b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80086a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d054      	beq.n	800875c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f001 fb3a 	bl	8009d2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c2:	2b40      	cmp	r3, #64	@ 0x40
 80086c4:	d146      	bne.n	8008754 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3308      	adds	r3, #8
 80086cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80086d4:	e853 3f00 	ldrex	r3, [r3]
 80086d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80086dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3308      	adds	r3, #8
 80086ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80086f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80086f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80086fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008702:	e841 2300 	strex	r3, r2, [r1]
 8008706:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800870a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1d9      	bne.n	80086c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008718:	2b00      	cmp	r3, #0
 800871a:	d017      	beq.n	800874c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008722:	4a15      	ldr	r2, [pc, #84]	@ (8008778 <HAL_UART_IRQHandler+0x2c0>)
 8008724:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800872c:	4618      	mov	r0, r3
 800872e:	f7fa fbdb 	bl	8002ee8 <HAL_DMA_Abort_IT>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d019      	beq.n	800876c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800873e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008746:	4610      	mov	r0, r2
 8008748:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800874a:	e00f      	b.n	800876c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 fa93 	bl	8008c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008752:	e00b      	b.n	800876c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 fa8f 	bl	8008c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800875a:	e007      	b.n	800876c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fa8b 	bl	8008c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800876a:	e26f      	b.n	8008c4c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800876c:	bf00      	nop
    return;
 800876e:	e26d      	b.n	8008c4c <HAL_UART_IRQHandler+0x794>
 8008770:	10000001 	.word	0x10000001
 8008774:	04000120 	.word	0x04000120
 8008778:	08009df9 	.word	0x08009df9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008780:	2b01      	cmp	r3, #1
 8008782:	f040 8203 	bne.w	8008b8c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878a:	f003 0310 	and.w	r3, r3, #16
 800878e:	2b00      	cmp	r3, #0
 8008790:	f000 81fc 	beq.w	8008b8c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008798:	f003 0310 	and.w	r3, r3, #16
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 81f5 	beq.w	8008b8c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2210      	movs	r2, #16
 80087a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b4:	2b40      	cmp	r3, #64	@ 0x40
 80087b6:	f040 816d 	bne.w	8008a94 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4aa4      	ldr	r2, [pc, #656]	@ (8008a54 <HAL_UART_IRQHandler+0x59c>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d068      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4aa1      	ldr	r2, [pc, #644]	@ (8008a58 <HAL_UART_IRQHandler+0x5a0>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d061      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a9f      	ldr	r2, [pc, #636]	@ (8008a5c <HAL_UART_IRQHandler+0x5a4>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d05a      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a9c      	ldr	r2, [pc, #624]	@ (8008a60 <HAL_UART_IRQHandler+0x5a8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d053      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a9a      	ldr	r2, [pc, #616]	@ (8008a64 <HAL_UART_IRQHandler+0x5ac>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d04c      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a97      	ldr	r2, [pc, #604]	@ (8008a68 <HAL_UART_IRQHandler+0x5b0>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d045      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a95      	ldr	r2, [pc, #596]	@ (8008a6c <HAL_UART_IRQHandler+0x5b4>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d03e      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a92      	ldr	r2, [pc, #584]	@ (8008a70 <HAL_UART_IRQHandler+0x5b8>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d037      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a90      	ldr	r2, [pc, #576]	@ (8008a74 <HAL_UART_IRQHandler+0x5bc>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d030      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a8d      	ldr	r2, [pc, #564]	@ (8008a78 <HAL_UART_IRQHandler+0x5c0>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d029      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a8b      	ldr	r2, [pc, #556]	@ (8008a7c <HAL_UART_IRQHandler+0x5c4>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d022      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a88      	ldr	r2, [pc, #544]	@ (8008a80 <HAL_UART_IRQHandler+0x5c8>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d01b      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a86      	ldr	r2, [pc, #536]	@ (8008a84 <HAL_UART_IRQHandler+0x5cc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d014      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a83      	ldr	r2, [pc, #524]	@ (8008a88 <HAL_UART_IRQHandler+0x5d0>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d00d      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a81      	ldr	r2, [pc, #516]	@ (8008a8c <HAL_UART_IRQHandler+0x5d4>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d006      	beq.n	800889a <HAL_UART_IRQHandler+0x3e2>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a7e      	ldr	r2, [pc, #504]	@ (8008a90 <HAL_UART_IRQHandler+0x5d8>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d106      	bne.n	80088a8 <HAL_UART_IRQHandler+0x3f0>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	e005      	b.n	80088b4 <HAL_UART_IRQHandler+0x3fc>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 80ad 	beq.w	8008a1c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088cc:	429a      	cmp	r2, r3
 80088ce:	f080 80a5 	bcs.w	8008a1c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088e2:	69db      	ldr	r3, [r3, #28]
 80088e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088e8:	f000 8087 	beq.w	80089fa <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008900:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008904:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008908:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	461a      	mov	r2, r3
 8008912:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008916:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800891a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008922:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008926:	e841 2300 	strex	r3, r2, [r1]
 800892a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800892e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1da      	bne.n	80088ec <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	3308      	adds	r3, #8
 800893c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008940:	e853 3f00 	ldrex	r3, [r3]
 8008944:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008946:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008948:	f023 0301 	bic.w	r3, r3, #1
 800894c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	3308      	adds	r3, #8
 8008956:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800895a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800895e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008960:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008962:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800896c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e1      	bne.n	8008936 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3308      	adds	r3, #8
 8008978:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800897c:	e853 3f00 	ldrex	r3, [r3]
 8008980:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008982:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008984:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008988:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	3308      	adds	r3, #8
 8008992:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008996:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008998:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800899c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800899e:	e841 2300 	strex	r3, r2, [r1]
 80089a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1e3      	bne.n	8008972 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089c0:	e853 3f00 	ldrex	r3, [r3]
 80089c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089c8:	f023 0310 	bic.w	r3, r3, #16
 80089cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	461a      	mov	r2, r3
 80089d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089e2:	e841 2300 	strex	r3, r2, [r1]
 80089e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80089e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d1e4      	bne.n	80089b8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f4:	4618      	mov	r0, r3
 80089f6:	f7f9 ff59 	bl	80028ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2202      	movs	r2, #2
 80089fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	1ad3      	subs	r3, r2, r3
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	4619      	mov	r1, r3
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 f939 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a1a:	e119      	b.n	8008c50 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a26:	429a      	cmp	r2, r3
 8008a28:	f040 8112 	bne.w	8008c50 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a32:	69db      	ldr	r3, [r3, #28]
 8008a34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a38:	f040 810a 	bne.w	8008c50 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a48:	4619      	mov	r1, r3
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f91e 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
      return;
 8008a50:	e0fe      	b.n	8008c50 <HAL_UART_IRQHandler+0x798>
 8008a52:	bf00      	nop
 8008a54:	40020010 	.word	0x40020010
 8008a58:	40020028 	.word	0x40020028
 8008a5c:	40020040 	.word	0x40020040
 8008a60:	40020058 	.word	0x40020058
 8008a64:	40020070 	.word	0x40020070
 8008a68:	40020088 	.word	0x40020088
 8008a6c:	400200a0 	.word	0x400200a0
 8008a70:	400200b8 	.word	0x400200b8
 8008a74:	40020410 	.word	0x40020410
 8008a78:	40020428 	.word	0x40020428
 8008a7c:	40020440 	.word	0x40020440
 8008a80:	40020458 	.word	0x40020458
 8008a84:	40020470 	.word	0x40020470
 8008a88:	40020488 	.word	0x40020488
 8008a8c:	400204a0 	.word	0x400204a0
 8008a90:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	1ad3      	subs	r3, r2, r3
 8008aa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f000 80cf 	beq.w	8008c54 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008ab6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 80ca 	beq.w	8008c54 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac8:	e853 3f00 	ldrex	r3, [r3]
 8008acc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	461a      	mov	r2, r3
 8008ade:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ae4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ae8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1e4      	bne.n	8008ac0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	3308      	adds	r3, #8
 8008afc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	623b      	str	r3, [r7, #32]
   return(result);
 8008b06:	6a3a      	ldr	r2, [r7, #32]
 8008b08:	4b55      	ldr	r3, [pc, #340]	@ (8008c60 <HAL_UART_IRQHandler+0x7a8>)
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3308      	adds	r3, #8
 8008b16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b22:	e841 2300 	strex	r3, r2, [r1]
 8008b26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1e3      	bne.n	8008af6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2220      	movs	r2, #32
 8008b32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	e853 3f00 	ldrex	r3, [r3]
 8008b4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f023 0310 	bic.w	r3, r3, #16
 8008b56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008b64:	61fb      	str	r3, [r7, #28]
 8008b66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	69b9      	ldr	r1, [r7, #24]
 8008b6a:	69fa      	ldr	r2, [r7, #28]
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	617b      	str	r3, [r7, #20]
   return(result);
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e4      	bne.n	8008b42 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2202      	movs	r2, #2
 8008b7c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 f881 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b8a:	e063      	b.n	8008c54 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d00e      	beq.n	8008bb6 <HAL_UART_IRQHandler+0x6fe>
 8008b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008bac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f001 fe80 	bl	800a8b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bb4:	e051      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d014      	beq.n	8008bec <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d105      	bne.n	8008bda <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008bce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d008      	beq.n	8008bec <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d03a      	beq.n	8008c58 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	4798      	blx	r3
    }
    return;
 8008bea:	e035      	b.n	8008c58 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d009      	beq.n	8008c0c <HAL_UART_IRQHandler+0x754>
 8008bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d003      	beq.n	8008c0c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 f909 	bl	8009e1c <UART_EndTransmit_IT>
    return;
 8008c0a:	e026      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d009      	beq.n	8008c2c <HAL_UART_IRQHandler+0x774>
 8008c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d003      	beq.n	8008c2c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 fe59 	bl	800a8dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c2a:	e016      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d010      	beq.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
 8008c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	da0c      	bge.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f001 fe41 	bl	800a8c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c46:	e008      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008c48:	bf00      	nop
 8008c4a:	e006      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
    return;
 8008c4c:	bf00      	nop
 8008c4e:	e004      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008c50:	bf00      	nop
 8008c52:	e002      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008c54:	bf00      	nop
 8008c56:	e000      	b.n	8008c5a <HAL_UART_IRQHandler+0x7a2>
    return;
 8008c58:	bf00      	nop
  }
}
 8008c5a:	37e8      	adds	r7, #232	@ 0xe8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	effffffe 	.word	0xeffffffe

08008c64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	460b      	mov	r3, r1
 8008c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ca8:	b092      	sub	sp, #72	@ 0x48
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	689a      	ldr	r2, [r3, #8]
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	431a      	orrs	r2, r3
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	695b      	ldr	r3, [r3, #20]
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	69db      	ldr	r3, [r3, #28]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	4bbe      	ldr	r3, [pc, #760]	@ (8008fcc <UART_SetConfig+0x328>)
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	6812      	ldr	r2, [r2, #0]
 8008cda:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008cdc:	430b      	orrs	r3, r1
 8008cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	68da      	ldr	r2, [r3, #12]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	430a      	orrs	r2, r1
 8008cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4ab3      	ldr	r2, [pc, #716]	@ (8008fd0 <UART_SetConfig+0x32c>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d004      	beq.n	8008d10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	4baf      	ldr	r3, [pc, #700]	@ (8008fd4 <UART_SetConfig+0x330>)
 8008d18:	4013      	ands	r3, r2
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	6812      	ldr	r2, [r2, #0]
 8008d1e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d20:	430b      	orrs	r3, r1
 8008d22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2a:	f023 010f 	bic.w	r1, r3, #15
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	430a      	orrs	r2, r1
 8008d38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4aa6      	ldr	r2, [pc, #664]	@ (8008fd8 <UART_SetConfig+0x334>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d177      	bne.n	8008e34 <UART_SetConfig+0x190>
 8008d44:	4ba5      	ldr	r3, [pc, #660]	@ (8008fdc <UART_SetConfig+0x338>)
 8008d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d4c:	2b28      	cmp	r3, #40	@ 0x28
 8008d4e:	d86d      	bhi.n	8008e2c <UART_SetConfig+0x188>
 8008d50:	a201      	add	r2, pc, #4	@ (adr r2, 8008d58 <UART_SetConfig+0xb4>)
 8008d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d56:	bf00      	nop
 8008d58:	08008dfd 	.word	0x08008dfd
 8008d5c:	08008e2d 	.word	0x08008e2d
 8008d60:	08008e2d 	.word	0x08008e2d
 8008d64:	08008e2d 	.word	0x08008e2d
 8008d68:	08008e2d 	.word	0x08008e2d
 8008d6c:	08008e2d 	.word	0x08008e2d
 8008d70:	08008e2d 	.word	0x08008e2d
 8008d74:	08008e2d 	.word	0x08008e2d
 8008d78:	08008e05 	.word	0x08008e05
 8008d7c:	08008e2d 	.word	0x08008e2d
 8008d80:	08008e2d 	.word	0x08008e2d
 8008d84:	08008e2d 	.word	0x08008e2d
 8008d88:	08008e2d 	.word	0x08008e2d
 8008d8c:	08008e2d 	.word	0x08008e2d
 8008d90:	08008e2d 	.word	0x08008e2d
 8008d94:	08008e2d 	.word	0x08008e2d
 8008d98:	08008e0d 	.word	0x08008e0d
 8008d9c:	08008e2d 	.word	0x08008e2d
 8008da0:	08008e2d 	.word	0x08008e2d
 8008da4:	08008e2d 	.word	0x08008e2d
 8008da8:	08008e2d 	.word	0x08008e2d
 8008dac:	08008e2d 	.word	0x08008e2d
 8008db0:	08008e2d 	.word	0x08008e2d
 8008db4:	08008e2d 	.word	0x08008e2d
 8008db8:	08008e15 	.word	0x08008e15
 8008dbc:	08008e2d 	.word	0x08008e2d
 8008dc0:	08008e2d 	.word	0x08008e2d
 8008dc4:	08008e2d 	.word	0x08008e2d
 8008dc8:	08008e2d 	.word	0x08008e2d
 8008dcc:	08008e2d 	.word	0x08008e2d
 8008dd0:	08008e2d 	.word	0x08008e2d
 8008dd4:	08008e2d 	.word	0x08008e2d
 8008dd8:	08008e1d 	.word	0x08008e1d
 8008ddc:	08008e2d 	.word	0x08008e2d
 8008de0:	08008e2d 	.word	0x08008e2d
 8008de4:	08008e2d 	.word	0x08008e2d
 8008de8:	08008e2d 	.word	0x08008e2d
 8008dec:	08008e2d 	.word	0x08008e2d
 8008df0:	08008e2d 	.word	0x08008e2d
 8008df4:	08008e2d 	.word	0x08008e2d
 8008df8:	08008e25 	.word	0x08008e25
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e02:	e222      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e04:	2304      	movs	r3, #4
 8008e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e0a:	e21e      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e0c:	2308      	movs	r3, #8
 8008e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e12:	e21a      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e14:	2310      	movs	r3, #16
 8008e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e1a:	e216      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e1c:	2320      	movs	r3, #32
 8008e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e22:	e212      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e24:	2340      	movs	r3, #64	@ 0x40
 8008e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2a:	e20e      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e2c:	2380      	movs	r3, #128	@ 0x80
 8008e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e32:	e20a      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a69      	ldr	r2, [pc, #420]	@ (8008fe0 <UART_SetConfig+0x33c>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d130      	bne.n	8008ea0 <UART_SetConfig+0x1fc>
 8008e3e:	4b67      	ldr	r3, [pc, #412]	@ (8008fdc <UART_SetConfig+0x338>)
 8008e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	2b05      	cmp	r3, #5
 8008e48:	d826      	bhi.n	8008e98 <UART_SetConfig+0x1f4>
 8008e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e50 <UART_SetConfig+0x1ac>)
 8008e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e50:	08008e69 	.word	0x08008e69
 8008e54:	08008e71 	.word	0x08008e71
 8008e58:	08008e79 	.word	0x08008e79
 8008e5c:	08008e81 	.word	0x08008e81
 8008e60:	08008e89 	.word	0x08008e89
 8008e64:	08008e91 	.word	0x08008e91
 8008e68:	2300      	movs	r3, #0
 8008e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e6e:	e1ec      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e70:	2304      	movs	r3, #4
 8008e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e76:	e1e8      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e78:	2308      	movs	r3, #8
 8008e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7e:	e1e4      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e80:	2310      	movs	r3, #16
 8008e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e86:	e1e0      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e88:	2320      	movs	r3, #32
 8008e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8e:	e1dc      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e90:	2340      	movs	r3, #64	@ 0x40
 8008e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e96:	e1d8      	b.n	800924a <UART_SetConfig+0x5a6>
 8008e98:	2380      	movs	r3, #128	@ 0x80
 8008e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9e:	e1d4      	b.n	800924a <UART_SetConfig+0x5a6>
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a4f      	ldr	r2, [pc, #316]	@ (8008fe4 <UART_SetConfig+0x340>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d130      	bne.n	8008f0c <UART_SetConfig+0x268>
 8008eaa:	4b4c      	ldr	r3, [pc, #304]	@ (8008fdc <UART_SetConfig+0x338>)
 8008eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eae:	f003 0307 	and.w	r3, r3, #7
 8008eb2:	2b05      	cmp	r3, #5
 8008eb4:	d826      	bhi.n	8008f04 <UART_SetConfig+0x260>
 8008eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ebc <UART_SetConfig+0x218>)
 8008eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ebc:	08008ed5 	.word	0x08008ed5
 8008ec0:	08008edd 	.word	0x08008edd
 8008ec4:	08008ee5 	.word	0x08008ee5
 8008ec8:	08008eed 	.word	0x08008eed
 8008ecc:	08008ef5 	.word	0x08008ef5
 8008ed0:	08008efd 	.word	0x08008efd
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eda:	e1b6      	b.n	800924a <UART_SetConfig+0x5a6>
 8008edc:	2304      	movs	r3, #4
 8008ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee2:	e1b2      	b.n	800924a <UART_SetConfig+0x5a6>
 8008ee4:	2308      	movs	r3, #8
 8008ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eea:	e1ae      	b.n	800924a <UART_SetConfig+0x5a6>
 8008eec:	2310      	movs	r3, #16
 8008eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef2:	e1aa      	b.n	800924a <UART_SetConfig+0x5a6>
 8008ef4:	2320      	movs	r3, #32
 8008ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008efa:	e1a6      	b.n	800924a <UART_SetConfig+0x5a6>
 8008efc:	2340      	movs	r3, #64	@ 0x40
 8008efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f02:	e1a2      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f04:	2380      	movs	r3, #128	@ 0x80
 8008f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f0a:	e19e      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a35      	ldr	r2, [pc, #212]	@ (8008fe8 <UART_SetConfig+0x344>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d130      	bne.n	8008f78 <UART_SetConfig+0x2d4>
 8008f16:	4b31      	ldr	r3, [pc, #196]	@ (8008fdc <UART_SetConfig+0x338>)
 8008f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f1a:	f003 0307 	and.w	r3, r3, #7
 8008f1e:	2b05      	cmp	r3, #5
 8008f20:	d826      	bhi.n	8008f70 <UART_SetConfig+0x2cc>
 8008f22:	a201      	add	r2, pc, #4	@ (adr r2, 8008f28 <UART_SetConfig+0x284>)
 8008f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f28:	08008f41 	.word	0x08008f41
 8008f2c:	08008f49 	.word	0x08008f49
 8008f30:	08008f51 	.word	0x08008f51
 8008f34:	08008f59 	.word	0x08008f59
 8008f38:	08008f61 	.word	0x08008f61
 8008f3c:	08008f69 	.word	0x08008f69
 8008f40:	2300      	movs	r3, #0
 8008f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f46:	e180      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f48:	2304      	movs	r3, #4
 8008f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4e:	e17c      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f50:	2308      	movs	r3, #8
 8008f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f56:	e178      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f58:	2310      	movs	r3, #16
 8008f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5e:	e174      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f60:	2320      	movs	r3, #32
 8008f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f66:	e170      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f68:	2340      	movs	r3, #64	@ 0x40
 8008f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f6e:	e16c      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f70:	2380      	movs	r3, #128	@ 0x80
 8008f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f76:	e168      	b.n	800924a <UART_SetConfig+0x5a6>
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8008fec <UART_SetConfig+0x348>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d142      	bne.n	8009008 <UART_SetConfig+0x364>
 8008f82:	4b16      	ldr	r3, [pc, #88]	@ (8008fdc <UART_SetConfig+0x338>)
 8008f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f86:	f003 0307 	and.w	r3, r3, #7
 8008f8a:	2b05      	cmp	r3, #5
 8008f8c:	d838      	bhi.n	8009000 <UART_SetConfig+0x35c>
 8008f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f94 <UART_SetConfig+0x2f0>)
 8008f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f94:	08008fad 	.word	0x08008fad
 8008f98:	08008fb5 	.word	0x08008fb5
 8008f9c:	08008fbd 	.word	0x08008fbd
 8008fa0:	08008fc5 	.word	0x08008fc5
 8008fa4:	08008ff1 	.word	0x08008ff1
 8008fa8:	08008ff9 	.word	0x08008ff9
 8008fac:	2300      	movs	r3, #0
 8008fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb2:	e14a      	b.n	800924a <UART_SetConfig+0x5a6>
 8008fb4:	2304      	movs	r3, #4
 8008fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fba:	e146      	b.n	800924a <UART_SetConfig+0x5a6>
 8008fbc:	2308      	movs	r3, #8
 8008fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc2:	e142      	b.n	800924a <UART_SetConfig+0x5a6>
 8008fc4:	2310      	movs	r3, #16
 8008fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fca:	e13e      	b.n	800924a <UART_SetConfig+0x5a6>
 8008fcc:	cfff69f3 	.word	0xcfff69f3
 8008fd0:	58000c00 	.word	0x58000c00
 8008fd4:	11fff4ff 	.word	0x11fff4ff
 8008fd8:	40011000 	.word	0x40011000
 8008fdc:	58024400 	.word	0x58024400
 8008fe0:	40004400 	.word	0x40004400
 8008fe4:	40004800 	.word	0x40004800
 8008fe8:	40004c00 	.word	0x40004c00
 8008fec:	40005000 	.word	0x40005000
 8008ff0:	2320      	movs	r3, #32
 8008ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ff6:	e128      	b.n	800924a <UART_SetConfig+0x5a6>
 8008ff8:	2340      	movs	r3, #64	@ 0x40
 8008ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ffe:	e124      	b.n	800924a <UART_SetConfig+0x5a6>
 8009000:	2380      	movs	r3, #128	@ 0x80
 8009002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009006:	e120      	b.n	800924a <UART_SetConfig+0x5a6>
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4acb      	ldr	r2, [pc, #812]	@ (800933c <UART_SetConfig+0x698>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d176      	bne.n	8009100 <UART_SetConfig+0x45c>
 8009012:	4bcb      	ldr	r3, [pc, #812]	@ (8009340 <UART_SetConfig+0x69c>)
 8009014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009016:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800901a:	2b28      	cmp	r3, #40	@ 0x28
 800901c:	d86c      	bhi.n	80090f8 <UART_SetConfig+0x454>
 800901e:	a201      	add	r2, pc, #4	@ (adr r2, 8009024 <UART_SetConfig+0x380>)
 8009020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009024:	080090c9 	.word	0x080090c9
 8009028:	080090f9 	.word	0x080090f9
 800902c:	080090f9 	.word	0x080090f9
 8009030:	080090f9 	.word	0x080090f9
 8009034:	080090f9 	.word	0x080090f9
 8009038:	080090f9 	.word	0x080090f9
 800903c:	080090f9 	.word	0x080090f9
 8009040:	080090f9 	.word	0x080090f9
 8009044:	080090d1 	.word	0x080090d1
 8009048:	080090f9 	.word	0x080090f9
 800904c:	080090f9 	.word	0x080090f9
 8009050:	080090f9 	.word	0x080090f9
 8009054:	080090f9 	.word	0x080090f9
 8009058:	080090f9 	.word	0x080090f9
 800905c:	080090f9 	.word	0x080090f9
 8009060:	080090f9 	.word	0x080090f9
 8009064:	080090d9 	.word	0x080090d9
 8009068:	080090f9 	.word	0x080090f9
 800906c:	080090f9 	.word	0x080090f9
 8009070:	080090f9 	.word	0x080090f9
 8009074:	080090f9 	.word	0x080090f9
 8009078:	080090f9 	.word	0x080090f9
 800907c:	080090f9 	.word	0x080090f9
 8009080:	080090f9 	.word	0x080090f9
 8009084:	080090e1 	.word	0x080090e1
 8009088:	080090f9 	.word	0x080090f9
 800908c:	080090f9 	.word	0x080090f9
 8009090:	080090f9 	.word	0x080090f9
 8009094:	080090f9 	.word	0x080090f9
 8009098:	080090f9 	.word	0x080090f9
 800909c:	080090f9 	.word	0x080090f9
 80090a0:	080090f9 	.word	0x080090f9
 80090a4:	080090e9 	.word	0x080090e9
 80090a8:	080090f9 	.word	0x080090f9
 80090ac:	080090f9 	.word	0x080090f9
 80090b0:	080090f9 	.word	0x080090f9
 80090b4:	080090f9 	.word	0x080090f9
 80090b8:	080090f9 	.word	0x080090f9
 80090bc:	080090f9 	.word	0x080090f9
 80090c0:	080090f9 	.word	0x080090f9
 80090c4:	080090f1 	.word	0x080090f1
 80090c8:	2301      	movs	r3, #1
 80090ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ce:	e0bc      	b.n	800924a <UART_SetConfig+0x5a6>
 80090d0:	2304      	movs	r3, #4
 80090d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d6:	e0b8      	b.n	800924a <UART_SetConfig+0x5a6>
 80090d8:	2308      	movs	r3, #8
 80090da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090de:	e0b4      	b.n	800924a <UART_SetConfig+0x5a6>
 80090e0:	2310      	movs	r3, #16
 80090e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e6:	e0b0      	b.n	800924a <UART_SetConfig+0x5a6>
 80090e8:	2320      	movs	r3, #32
 80090ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ee:	e0ac      	b.n	800924a <UART_SetConfig+0x5a6>
 80090f0:	2340      	movs	r3, #64	@ 0x40
 80090f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f6:	e0a8      	b.n	800924a <UART_SetConfig+0x5a6>
 80090f8:	2380      	movs	r3, #128	@ 0x80
 80090fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fe:	e0a4      	b.n	800924a <UART_SetConfig+0x5a6>
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a8f      	ldr	r2, [pc, #572]	@ (8009344 <UART_SetConfig+0x6a0>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d130      	bne.n	800916c <UART_SetConfig+0x4c8>
 800910a:	4b8d      	ldr	r3, [pc, #564]	@ (8009340 <UART_SetConfig+0x69c>)
 800910c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800910e:	f003 0307 	and.w	r3, r3, #7
 8009112:	2b05      	cmp	r3, #5
 8009114:	d826      	bhi.n	8009164 <UART_SetConfig+0x4c0>
 8009116:	a201      	add	r2, pc, #4	@ (adr r2, 800911c <UART_SetConfig+0x478>)
 8009118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911c:	08009135 	.word	0x08009135
 8009120:	0800913d 	.word	0x0800913d
 8009124:	08009145 	.word	0x08009145
 8009128:	0800914d 	.word	0x0800914d
 800912c:	08009155 	.word	0x08009155
 8009130:	0800915d 	.word	0x0800915d
 8009134:	2300      	movs	r3, #0
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e086      	b.n	800924a <UART_SetConfig+0x5a6>
 800913c:	2304      	movs	r3, #4
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e082      	b.n	800924a <UART_SetConfig+0x5a6>
 8009144:	2308      	movs	r3, #8
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e07e      	b.n	800924a <UART_SetConfig+0x5a6>
 800914c:	2310      	movs	r3, #16
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e07a      	b.n	800924a <UART_SetConfig+0x5a6>
 8009154:	2320      	movs	r3, #32
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e076      	b.n	800924a <UART_SetConfig+0x5a6>
 800915c:	2340      	movs	r3, #64	@ 0x40
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e072      	b.n	800924a <UART_SetConfig+0x5a6>
 8009164:	2380      	movs	r3, #128	@ 0x80
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e06e      	b.n	800924a <UART_SetConfig+0x5a6>
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a75      	ldr	r2, [pc, #468]	@ (8009348 <UART_SetConfig+0x6a4>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d130      	bne.n	80091d8 <UART_SetConfig+0x534>
 8009176:	4b72      	ldr	r3, [pc, #456]	@ (8009340 <UART_SetConfig+0x69c>)
 8009178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800917a:	f003 0307 	and.w	r3, r3, #7
 800917e:	2b05      	cmp	r3, #5
 8009180:	d826      	bhi.n	80091d0 <UART_SetConfig+0x52c>
 8009182:	a201      	add	r2, pc, #4	@ (adr r2, 8009188 <UART_SetConfig+0x4e4>)
 8009184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009188:	080091a1 	.word	0x080091a1
 800918c:	080091a9 	.word	0x080091a9
 8009190:	080091b1 	.word	0x080091b1
 8009194:	080091b9 	.word	0x080091b9
 8009198:	080091c1 	.word	0x080091c1
 800919c:	080091c9 	.word	0x080091c9
 80091a0:	2300      	movs	r3, #0
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e050      	b.n	800924a <UART_SetConfig+0x5a6>
 80091a8:	2304      	movs	r3, #4
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e04c      	b.n	800924a <UART_SetConfig+0x5a6>
 80091b0:	2308      	movs	r3, #8
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e048      	b.n	800924a <UART_SetConfig+0x5a6>
 80091b8:	2310      	movs	r3, #16
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e044      	b.n	800924a <UART_SetConfig+0x5a6>
 80091c0:	2320      	movs	r3, #32
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e040      	b.n	800924a <UART_SetConfig+0x5a6>
 80091c8:	2340      	movs	r3, #64	@ 0x40
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ce:	e03c      	b.n	800924a <UART_SetConfig+0x5a6>
 80091d0:	2380      	movs	r3, #128	@ 0x80
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e038      	b.n	800924a <UART_SetConfig+0x5a6>
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a5b      	ldr	r2, [pc, #364]	@ (800934c <UART_SetConfig+0x6a8>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d130      	bne.n	8009244 <UART_SetConfig+0x5a0>
 80091e2:	4b57      	ldr	r3, [pc, #348]	@ (8009340 <UART_SetConfig+0x69c>)
 80091e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091e6:	f003 0307 	and.w	r3, r3, #7
 80091ea:	2b05      	cmp	r3, #5
 80091ec:	d826      	bhi.n	800923c <UART_SetConfig+0x598>
 80091ee:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <UART_SetConfig+0x550>)
 80091f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f4:	0800920d 	.word	0x0800920d
 80091f8:	08009215 	.word	0x08009215
 80091fc:	0800921d 	.word	0x0800921d
 8009200:	08009225 	.word	0x08009225
 8009204:	0800922d 	.word	0x0800922d
 8009208:	08009235 	.word	0x08009235
 800920c:	2302      	movs	r3, #2
 800920e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009212:	e01a      	b.n	800924a <UART_SetConfig+0x5a6>
 8009214:	2304      	movs	r3, #4
 8009216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921a:	e016      	b.n	800924a <UART_SetConfig+0x5a6>
 800921c:	2308      	movs	r3, #8
 800921e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009222:	e012      	b.n	800924a <UART_SetConfig+0x5a6>
 8009224:	2310      	movs	r3, #16
 8009226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922a:	e00e      	b.n	800924a <UART_SetConfig+0x5a6>
 800922c:	2320      	movs	r3, #32
 800922e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009232:	e00a      	b.n	800924a <UART_SetConfig+0x5a6>
 8009234:	2340      	movs	r3, #64	@ 0x40
 8009236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800923a:	e006      	b.n	800924a <UART_SetConfig+0x5a6>
 800923c:	2380      	movs	r3, #128	@ 0x80
 800923e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009242:	e002      	b.n	800924a <UART_SetConfig+0x5a6>
 8009244:	2380      	movs	r3, #128	@ 0x80
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a3f      	ldr	r2, [pc, #252]	@ (800934c <UART_SetConfig+0x6a8>)
 8009250:	4293      	cmp	r3, r2
 8009252:	f040 80f8 	bne.w	8009446 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009256:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800925a:	2b20      	cmp	r3, #32
 800925c:	dc46      	bgt.n	80092ec <UART_SetConfig+0x648>
 800925e:	2b02      	cmp	r3, #2
 8009260:	f2c0 8082 	blt.w	8009368 <UART_SetConfig+0x6c4>
 8009264:	3b02      	subs	r3, #2
 8009266:	2b1e      	cmp	r3, #30
 8009268:	d87e      	bhi.n	8009368 <UART_SetConfig+0x6c4>
 800926a:	a201      	add	r2, pc, #4	@ (adr r2, 8009270 <UART_SetConfig+0x5cc>)
 800926c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009270:	080092f3 	.word	0x080092f3
 8009274:	08009369 	.word	0x08009369
 8009278:	080092fb 	.word	0x080092fb
 800927c:	08009369 	.word	0x08009369
 8009280:	08009369 	.word	0x08009369
 8009284:	08009369 	.word	0x08009369
 8009288:	0800930b 	.word	0x0800930b
 800928c:	08009369 	.word	0x08009369
 8009290:	08009369 	.word	0x08009369
 8009294:	08009369 	.word	0x08009369
 8009298:	08009369 	.word	0x08009369
 800929c:	08009369 	.word	0x08009369
 80092a0:	08009369 	.word	0x08009369
 80092a4:	08009369 	.word	0x08009369
 80092a8:	0800931b 	.word	0x0800931b
 80092ac:	08009369 	.word	0x08009369
 80092b0:	08009369 	.word	0x08009369
 80092b4:	08009369 	.word	0x08009369
 80092b8:	08009369 	.word	0x08009369
 80092bc:	08009369 	.word	0x08009369
 80092c0:	08009369 	.word	0x08009369
 80092c4:	08009369 	.word	0x08009369
 80092c8:	08009369 	.word	0x08009369
 80092cc:	08009369 	.word	0x08009369
 80092d0:	08009369 	.word	0x08009369
 80092d4:	08009369 	.word	0x08009369
 80092d8:	08009369 	.word	0x08009369
 80092dc:	08009369 	.word	0x08009369
 80092e0:	08009369 	.word	0x08009369
 80092e4:	08009369 	.word	0x08009369
 80092e8:	0800935b 	.word	0x0800935b
 80092ec:	2b40      	cmp	r3, #64	@ 0x40
 80092ee:	d037      	beq.n	8009360 <UART_SetConfig+0x6bc>
 80092f0:	e03a      	b.n	8009368 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80092f2:	f7fd fbbd 	bl	8006a70 <HAL_RCCEx_GetD3PCLK1Freq>
 80092f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80092f8:	e03c      	b.n	8009374 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fd fbcc 	bl	8006a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009308:	e034      	b.n	8009374 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800930a:	f107 0318 	add.w	r3, r7, #24
 800930e:	4618      	mov	r0, r3
 8009310:	f7fd fd18 	bl	8006d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009318:	e02c      	b.n	8009374 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800931a:	4b09      	ldr	r3, [pc, #36]	@ (8009340 <UART_SetConfig+0x69c>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0320 	and.w	r3, r3, #32
 8009322:	2b00      	cmp	r3, #0
 8009324:	d016      	beq.n	8009354 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009326:	4b06      	ldr	r3, [pc, #24]	@ (8009340 <UART_SetConfig+0x69c>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	08db      	lsrs	r3, r3, #3
 800932c:	f003 0303 	and.w	r3, r3, #3
 8009330:	4a07      	ldr	r2, [pc, #28]	@ (8009350 <UART_SetConfig+0x6ac>)
 8009332:	fa22 f303 	lsr.w	r3, r2, r3
 8009336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009338:	e01c      	b.n	8009374 <UART_SetConfig+0x6d0>
 800933a:	bf00      	nop
 800933c:	40011400 	.word	0x40011400
 8009340:	58024400 	.word	0x58024400
 8009344:	40007800 	.word	0x40007800
 8009348:	40007c00 	.word	0x40007c00
 800934c:	58000c00 	.word	0x58000c00
 8009350:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009354:	4b9d      	ldr	r3, [pc, #628]	@ (80095cc <UART_SetConfig+0x928>)
 8009356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009358:	e00c      	b.n	8009374 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800935a:	4b9d      	ldr	r3, [pc, #628]	@ (80095d0 <UART_SetConfig+0x92c>)
 800935c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800935e:	e009      	b.n	8009374 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009360:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009366:	e005      	b.n	8009374 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009368:	2300      	movs	r3, #0
 800936a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009372:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009376:	2b00      	cmp	r3, #0
 8009378:	f000 81de 	beq.w	8009738 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009380:	4a94      	ldr	r2, [pc, #592]	@ (80095d4 <UART_SetConfig+0x930>)
 8009382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009386:	461a      	mov	r2, r3
 8009388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800938a:	fbb3 f3f2 	udiv	r3, r3, r2
 800938e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	4613      	mov	r3, r2
 8009396:	005b      	lsls	r3, r3, #1
 8009398:	4413      	add	r3, r2
 800939a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800939c:	429a      	cmp	r2, r3
 800939e:	d305      	bcc.n	80093ac <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d903      	bls.n	80093b4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093b2:	e1c1      	b.n	8009738 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093b6:	2200      	movs	r2, #0
 80093b8:	60bb      	str	r3, [r7, #8]
 80093ba:	60fa      	str	r2, [r7, #12]
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c0:	4a84      	ldr	r2, [pc, #528]	@ (80095d4 <UART_SetConfig+0x930>)
 80093c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	2200      	movs	r2, #0
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	607a      	str	r2, [r7, #4]
 80093ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80093d6:	f7f7 f82b 	bl	8000430 <__aeabi_uldivmod>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	4610      	mov	r0, r2
 80093e0:	4619      	mov	r1, r3
 80093e2:	f04f 0200 	mov.w	r2, #0
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	020b      	lsls	r3, r1, #8
 80093ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80093f0:	0202      	lsls	r2, r0, #8
 80093f2:	6979      	ldr	r1, [r7, #20]
 80093f4:	6849      	ldr	r1, [r1, #4]
 80093f6:	0849      	lsrs	r1, r1, #1
 80093f8:	2000      	movs	r0, #0
 80093fa:	460c      	mov	r4, r1
 80093fc:	4605      	mov	r5, r0
 80093fe:	eb12 0804 	adds.w	r8, r2, r4
 8009402:	eb43 0905 	adc.w	r9, r3, r5
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	469a      	mov	sl, r3
 800940e:	4693      	mov	fp, r2
 8009410:	4652      	mov	r2, sl
 8009412:	465b      	mov	r3, fp
 8009414:	4640      	mov	r0, r8
 8009416:	4649      	mov	r1, r9
 8009418:	f7f7 f80a 	bl	8000430 <__aeabi_uldivmod>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4613      	mov	r3, r2
 8009422:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009426:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800942a:	d308      	bcc.n	800943e <UART_SetConfig+0x79a>
 800942c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009432:	d204      	bcs.n	800943e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800943a:	60da      	str	r2, [r3, #12]
 800943c:	e17c      	b.n	8009738 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800943e:	2301      	movs	r3, #1
 8009440:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009444:	e178      	b.n	8009738 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	69db      	ldr	r3, [r3, #28]
 800944a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800944e:	f040 80c5 	bne.w	80095dc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009452:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009456:	2b20      	cmp	r3, #32
 8009458:	dc48      	bgt.n	80094ec <UART_SetConfig+0x848>
 800945a:	2b00      	cmp	r3, #0
 800945c:	db7b      	blt.n	8009556 <UART_SetConfig+0x8b2>
 800945e:	2b20      	cmp	r3, #32
 8009460:	d879      	bhi.n	8009556 <UART_SetConfig+0x8b2>
 8009462:	a201      	add	r2, pc, #4	@ (adr r2, 8009468 <UART_SetConfig+0x7c4>)
 8009464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009468:	080094f3 	.word	0x080094f3
 800946c:	080094fb 	.word	0x080094fb
 8009470:	08009557 	.word	0x08009557
 8009474:	08009557 	.word	0x08009557
 8009478:	08009503 	.word	0x08009503
 800947c:	08009557 	.word	0x08009557
 8009480:	08009557 	.word	0x08009557
 8009484:	08009557 	.word	0x08009557
 8009488:	08009513 	.word	0x08009513
 800948c:	08009557 	.word	0x08009557
 8009490:	08009557 	.word	0x08009557
 8009494:	08009557 	.word	0x08009557
 8009498:	08009557 	.word	0x08009557
 800949c:	08009557 	.word	0x08009557
 80094a0:	08009557 	.word	0x08009557
 80094a4:	08009557 	.word	0x08009557
 80094a8:	08009523 	.word	0x08009523
 80094ac:	08009557 	.word	0x08009557
 80094b0:	08009557 	.word	0x08009557
 80094b4:	08009557 	.word	0x08009557
 80094b8:	08009557 	.word	0x08009557
 80094bc:	08009557 	.word	0x08009557
 80094c0:	08009557 	.word	0x08009557
 80094c4:	08009557 	.word	0x08009557
 80094c8:	08009557 	.word	0x08009557
 80094cc:	08009557 	.word	0x08009557
 80094d0:	08009557 	.word	0x08009557
 80094d4:	08009557 	.word	0x08009557
 80094d8:	08009557 	.word	0x08009557
 80094dc:	08009557 	.word	0x08009557
 80094e0:	08009557 	.word	0x08009557
 80094e4:	08009557 	.word	0x08009557
 80094e8:	08009549 	.word	0x08009549
 80094ec:	2b40      	cmp	r3, #64	@ 0x40
 80094ee:	d02e      	beq.n	800954e <UART_SetConfig+0x8aa>
 80094f0:	e031      	b.n	8009556 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094f2:	f7fc f887 	bl	8005604 <HAL_RCC_GetPCLK1Freq>
 80094f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80094f8:	e033      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094fa:	f7fc f899 	bl	8005630 <HAL_RCC_GetPCLK2Freq>
 80094fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009500:	e02f      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009506:	4618      	mov	r0, r3
 8009508:	f7fd fac8 	bl	8006a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800950c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800950e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009510:	e027      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009512:	f107 0318 	add.w	r3, r7, #24
 8009516:	4618      	mov	r0, r3
 8009518:	f7fd fc14 	bl	8006d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009520:	e01f      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009522:	4b2d      	ldr	r3, [pc, #180]	@ (80095d8 <UART_SetConfig+0x934>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f003 0320 	and.w	r3, r3, #32
 800952a:	2b00      	cmp	r3, #0
 800952c:	d009      	beq.n	8009542 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800952e:	4b2a      	ldr	r3, [pc, #168]	@ (80095d8 <UART_SetConfig+0x934>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	08db      	lsrs	r3, r3, #3
 8009534:	f003 0303 	and.w	r3, r3, #3
 8009538:	4a24      	ldr	r2, [pc, #144]	@ (80095cc <UART_SetConfig+0x928>)
 800953a:	fa22 f303 	lsr.w	r3, r2, r3
 800953e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009540:	e00f      	b.n	8009562 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009542:	4b22      	ldr	r3, [pc, #136]	@ (80095cc <UART_SetConfig+0x928>)
 8009544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009546:	e00c      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009548:	4b21      	ldr	r3, [pc, #132]	@ (80095d0 <UART_SetConfig+0x92c>)
 800954a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800954c:	e009      	b.n	8009562 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800954e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009554:	e005      	b.n	8009562 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009556:	2300      	movs	r3, #0
 8009558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009560:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009564:	2b00      	cmp	r3, #0
 8009566:	f000 80e7 	beq.w	8009738 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956e:	4a19      	ldr	r2, [pc, #100]	@ (80095d4 <UART_SetConfig+0x930>)
 8009570:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009574:	461a      	mov	r2, r3
 8009576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009578:	fbb3 f3f2 	udiv	r3, r3, r2
 800957c:	005a      	lsls	r2, r3, #1
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	085b      	lsrs	r3, r3, #1
 8009584:	441a      	add	r2, r3
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	fbb2 f3f3 	udiv	r3, r2, r3
 800958e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009592:	2b0f      	cmp	r3, #15
 8009594:	d916      	bls.n	80095c4 <UART_SetConfig+0x920>
 8009596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800959c:	d212      	bcs.n	80095c4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800959e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	f023 030f 	bic.w	r3, r3, #15
 80095a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095aa:	085b      	lsrs	r3, r3, #1
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	b29a      	uxth	r2, r3
 80095b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80095b6:	4313      	orrs	r3, r2
 80095b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80095c0:	60da      	str	r2, [r3, #12]
 80095c2:	e0b9      	b.n	8009738 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095ca:	e0b5      	b.n	8009738 <UART_SetConfig+0xa94>
 80095cc:	03d09000 	.word	0x03d09000
 80095d0:	003d0900 	.word	0x003d0900
 80095d4:	0800d6b8 	.word	0x0800d6b8
 80095d8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80095dc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095e0:	2b20      	cmp	r3, #32
 80095e2:	dc49      	bgt.n	8009678 <UART_SetConfig+0x9d4>
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	db7c      	blt.n	80096e2 <UART_SetConfig+0xa3e>
 80095e8:	2b20      	cmp	r3, #32
 80095ea:	d87a      	bhi.n	80096e2 <UART_SetConfig+0xa3e>
 80095ec:	a201      	add	r2, pc, #4	@ (adr r2, 80095f4 <UART_SetConfig+0x950>)
 80095ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095f2:	bf00      	nop
 80095f4:	0800967f 	.word	0x0800967f
 80095f8:	08009687 	.word	0x08009687
 80095fc:	080096e3 	.word	0x080096e3
 8009600:	080096e3 	.word	0x080096e3
 8009604:	0800968f 	.word	0x0800968f
 8009608:	080096e3 	.word	0x080096e3
 800960c:	080096e3 	.word	0x080096e3
 8009610:	080096e3 	.word	0x080096e3
 8009614:	0800969f 	.word	0x0800969f
 8009618:	080096e3 	.word	0x080096e3
 800961c:	080096e3 	.word	0x080096e3
 8009620:	080096e3 	.word	0x080096e3
 8009624:	080096e3 	.word	0x080096e3
 8009628:	080096e3 	.word	0x080096e3
 800962c:	080096e3 	.word	0x080096e3
 8009630:	080096e3 	.word	0x080096e3
 8009634:	080096af 	.word	0x080096af
 8009638:	080096e3 	.word	0x080096e3
 800963c:	080096e3 	.word	0x080096e3
 8009640:	080096e3 	.word	0x080096e3
 8009644:	080096e3 	.word	0x080096e3
 8009648:	080096e3 	.word	0x080096e3
 800964c:	080096e3 	.word	0x080096e3
 8009650:	080096e3 	.word	0x080096e3
 8009654:	080096e3 	.word	0x080096e3
 8009658:	080096e3 	.word	0x080096e3
 800965c:	080096e3 	.word	0x080096e3
 8009660:	080096e3 	.word	0x080096e3
 8009664:	080096e3 	.word	0x080096e3
 8009668:	080096e3 	.word	0x080096e3
 800966c:	080096e3 	.word	0x080096e3
 8009670:	080096e3 	.word	0x080096e3
 8009674:	080096d5 	.word	0x080096d5
 8009678:	2b40      	cmp	r3, #64	@ 0x40
 800967a:	d02e      	beq.n	80096da <UART_SetConfig+0xa36>
 800967c:	e031      	b.n	80096e2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800967e:	f7fb ffc1 	bl	8005604 <HAL_RCC_GetPCLK1Freq>
 8009682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009684:	e033      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009686:	f7fb ffd3 	bl	8005630 <HAL_RCC_GetPCLK2Freq>
 800968a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800968c:	e02f      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800968e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009692:	4618      	mov	r0, r3
 8009694:	f7fd fa02 	bl	8006a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800969c:	e027      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800969e:	f107 0318 	add.w	r3, r7, #24
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7fd fb4e 	bl	8006d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ac:	e01f      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096ae:	4b2d      	ldr	r3, [pc, #180]	@ (8009764 <UART_SetConfig+0xac0>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f003 0320 	and.w	r3, r3, #32
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d009      	beq.n	80096ce <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096ba:	4b2a      	ldr	r3, [pc, #168]	@ (8009764 <UART_SetConfig+0xac0>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	08db      	lsrs	r3, r3, #3
 80096c0:	f003 0303 	and.w	r3, r3, #3
 80096c4:	4a28      	ldr	r2, [pc, #160]	@ (8009768 <UART_SetConfig+0xac4>)
 80096c6:	fa22 f303 	lsr.w	r3, r2, r3
 80096ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096cc:	e00f      	b.n	80096ee <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80096ce:	4b26      	ldr	r3, [pc, #152]	@ (8009768 <UART_SetConfig+0xac4>)
 80096d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096d2:	e00c      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096d4:	4b25      	ldr	r3, [pc, #148]	@ (800976c <UART_SetConfig+0xac8>)
 80096d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096d8:	e009      	b.n	80096ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e0:	e005      	b.n	80096ee <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80096e2:	2300      	movs	r3, #0
 80096e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80096ec:	bf00      	nop
    }

    if (pclk != 0U)
 80096ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d021      	beq.n	8009738 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009770 <UART_SetConfig+0xacc>)
 80096fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096fe:	461a      	mov	r2, r3
 8009700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009702:	fbb3 f2f2 	udiv	r2, r3, r2
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	085b      	lsrs	r3, r3, #1
 800970c:	441a      	add	r2, r3
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	fbb2 f3f3 	udiv	r3, r2, r3
 8009716:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971a:	2b0f      	cmp	r3, #15
 800971c:	d909      	bls.n	8009732 <UART_SetConfig+0xa8e>
 800971e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009724:	d205      	bcs.n	8009732 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009728:	b29a      	uxth	r2, r3
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	60da      	str	r2, [r3, #12]
 8009730:	e002      	b.n	8009738 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009732:	2301      	movs	r3, #1
 8009734:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	2201      	movs	r2, #1
 800973c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	2201      	movs	r2, #1
 8009744:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2200      	movs	r2, #0
 800974c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	2200      	movs	r2, #0
 8009752:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009754:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009758:	4618      	mov	r0, r3
 800975a:	3748      	adds	r7, #72	@ 0x48
 800975c:	46bd      	mov	sp, r7
 800975e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009762:	bf00      	nop
 8009764:	58024400 	.word	0x58024400
 8009768:	03d09000 	.word	0x03d09000
 800976c:	003d0900 	.word	0x003d0900
 8009770:	0800d6b8 	.word	0x0800d6b8

08009774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009780:	f003 0308 	and.w	r3, r3, #8
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00a      	beq.n	800979e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	430a      	orrs	r2, r1
 800979c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a2:	f003 0301 	and.w	r3, r3, #1
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c4:	f003 0302 	and.w	r3, r3, #2
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00a      	beq.n	80097e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	430a      	orrs	r2, r1
 80097e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e6:	f003 0304 	and.w	r3, r3, #4
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00a      	beq.n	8009804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	430a      	orrs	r2, r1
 8009802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009808:	f003 0310 	and.w	r3, r3, #16
 800980c:	2b00      	cmp	r3, #0
 800980e:	d00a      	beq.n	8009826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	430a      	orrs	r2, r1
 8009824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982a:	f003 0320 	and.w	r3, r3, #32
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00a      	beq.n	8009848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	430a      	orrs	r2, r1
 8009846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800984c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009850:	2b00      	cmp	r3, #0
 8009852:	d01a      	beq.n	800988a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	430a      	orrs	r2, r1
 8009868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009872:	d10a      	bne.n	800988a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	605a      	str	r2, [r3, #4]
  }
}
 80098ac:	bf00      	nop
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b098      	sub	sp, #96	@ 0x60
 80098bc:	af02      	add	r7, sp, #8
 80098be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098c8:	f7f8 fea4 	bl	8002614 <HAL_GetTick>
 80098cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 0308 	and.w	r3, r3, #8
 80098d8:	2b08      	cmp	r3, #8
 80098da:	d12f      	bne.n	800993c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098e4:	2200      	movs	r2, #0
 80098e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f88e 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d022      	beq.n	800993c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fe:	e853 3f00 	ldrex	r3, [r3]
 8009902:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800990a:	653b      	str	r3, [r7, #80]	@ 0x50
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	461a      	mov	r2, r3
 8009912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009914:	647b      	str	r3, [r7, #68]	@ 0x44
 8009916:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009918:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800991a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800991c:	e841 2300 	strex	r3, r2, [r1]
 8009920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1e6      	bne.n	80098f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2220      	movs	r2, #32
 800992c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e063      	b.n	8009a04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 0304 	and.w	r3, r3, #4
 8009946:	2b04      	cmp	r3, #4
 8009948:	d149      	bne.n	80099de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800994a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009952:	2200      	movs	r2, #0
 8009954:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f857 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d03c      	beq.n	80099de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996c:	e853 3f00 	ldrex	r3, [r3]
 8009970:	623b      	str	r3, [r7, #32]
   return(result);
 8009972:	6a3b      	ldr	r3, [r7, #32]
 8009974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	461a      	mov	r2, r3
 8009980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009982:	633b      	str	r3, [r7, #48]	@ 0x30
 8009984:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800998a:	e841 2300 	strex	r3, r2, [r1]
 800998e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1e6      	bne.n	8009964 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	3308      	adds	r3, #8
 800999c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	e853 3f00 	ldrex	r3, [r3]
 80099a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f023 0301 	bic.w	r3, r3, #1
 80099ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	3308      	adds	r3, #8
 80099b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099b6:	61fa      	str	r2, [r7, #28]
 80099b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ba:	69b9      	ldr	r1, [r7, #24]
 80099bc:	69fa      	ldr	r2, [r7, #28]
 80099be:	e841 2300 	strex	r3, r2, [r1]
 80099c2:	617b      	str	r3, [r7, #20]
   return(result);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1e5      	bne.n	8009996 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2220      	movs	r2, #32
 80099ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099da:	2303      	movs	r3, #3
 80099dc:	e012      	b.n	8009a04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2220      	movs	r2, #32
 80099ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3758      	adds	r7, #88	@ 0x58
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	603b      	str	r3, [r7, #0]
 8009a18:	4613      	mov	r3, r2
 8009a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a1c:	e04f      	b.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a24:	d04b      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a26:	f7f8 fdf5 	bl	8002614 <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	69ba      	ldr	r2, [r7, #24]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d302      	bcc.n	8009a3c <UART_WaitOnFlagUntilTimeout+0x30>
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d101      	bne.n	8009a40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e04e      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f003 0304 	and.w	r3, r3, #4
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d037      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b80      	cmp	r3, #128	@ 0x80
 8009a52:	d034      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	2b40      	cmp	r3, #64	@ 0x40
 8009a58:	d031      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	69db      	ldr	r3, [r3, #28]
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	2b08      	cmp	r3, #8
 8009a66:	d110      	bne.n	8009a8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2208      	movs	r2, #8
 8009a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a70:	68f8      	ldr	r0, [r7, #12]
 8009a72:	f000 f95b 	bl	8009d2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2208      	movs	r2, #8
 8009a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	e029      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	69db      	ldr	r3, [r3, #28]
 8009a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a98:	d111      	bne.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 f941 	bl	8009d2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009aba:	2303      	movs	r3, #3
 8009abc:	e00f      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	69da      	ldr	r2, [r3, #28]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	68ba      	ldr	r2, [r7, #8]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	bf0c      	ite	eq
 8009ace:	2301      	moveq	r3, #1
 8009ad0:	2300      	movne	r3, #0
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	79fb      	ldrb	r3, [r7, #7]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d0a0      	beq.n	8009a1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
	...

08009ae8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b0a3      	sub	sp, #140	@ 0x8c
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	4613      	mov	r3, r2
 8009af4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	68ba      	ldr	r2, [r7, #8]
 8009afa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	88fa      	ldrh	r2, [r7, #6]
 8009b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	88fa      	ldrh	r2, [r7, #6]
 8009b08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b1a:	d10e      	bne.n	8009b3a <UART_Start_Receive_IT+0x52>
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	691b      	ldr	r3, [r3, #16]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d105      	bne.n	8009b30 <UART_Start_Receive_IT+0x48>
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009b2a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b2e:	e02d      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	22ff      	movs	r2, #255	@ 0xff
 8009b34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b38:	e028      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d10d      	bne.n	8009b5e <UART_Start_Receive_IT+0x76>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d104      	bne.n	8009b54 <UART_Start_Receive_IT+0x6c>
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	22ff      	movs	r2, #255	@ 0xff
 8009b4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b52:	e01b      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	227f      	movs	r2, #127	@ 0x7f
 8009b58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b5c:	e016      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b66:	d10d      	bne.n	8009b84 <UART_Start_Receive_IT+0x9c>
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d104      	bne.n	8009b7a <UART_Start_Receive_IT+0x92>
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	227f      	movs	r2, #127	@ 0x7f
 8009b74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b78:	e008      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	223f      	movs	r2, #63	@ 0x3f
 8009b7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b82:	e003      	b.n	8009b8c <UART_Start_Receive_IT+0xa4>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2222      	movs	r2, #34	@ 0x22
 8009b98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	3308      	adds	r3, #8
 8009ba2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ba6:	e853 3f00 	ldrex	r3, [r3]
 8009baa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009bac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009bae:	f043 0301 	orr.w	r3, r3, #1
 8009bb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3308      	adds	r3, #8
 8009bbc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009bc0:	673a      	str	r2, [r7, #112]	@ 0x70
 8009bc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009bc6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009bc8:	e841 2300 	strex	r3, r2, [r1]
 8009bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009bce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1e3      	bne.n	8009b9c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bdc:	d14f      	bne.n	8009c7e <UART_Start_Receive_IT+0x196>
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009be4:	88fa      	ldrh	r2, [r7, #6]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d349      	bcc.n	8009c7e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bf2:	d107      	bne.n	8009c04 <UART_Start_Receive_IT+0x11c>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d103      	bne.n	8009c04 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	4a47      	ldr	r2, [pc, #284]	@ (8009d1c <UART_Start_Receive_IT+0x234>)
 8009c00:	675a      	str	r2, [r3, #116]	@ 0x74
 8009c02:	e002      	b.n	8009c0a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	4a46      	ldr	r2, [pc, #280]	@ (8009d20 <UART_Start_Receive_IT+0x238>)
 8009c08:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d01a      	beq.n	8009c48 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c1a:	e853 3f00 	ldrex	r3, [r3]
 8009c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c36:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c38:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009c3a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c3c:	e841 2300 	strex	r3, r2, [r1]
 8009c40:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1e4      	bne.n	8009c12 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3308      	adds	r3, #8
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c52:	e853 3f00 	ldrex	r3, [r3]
 8009c56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	3308      	adds	r3, #8
 8009c66:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009c68:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009c6a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009c6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c70:	e841 2300 	strex	r3, r2, [r1]
 8009c74:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d1e5      	bne.n	8009c48 <UART_Start_Receive_IT+0x160>
 8009c7c:	e046      	b.n	8009d0c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	689b      	ldr	r3, [r3, #8]
 8009c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c86:	d107      	bne.n	8009c98 <UART_Start_Receive_IT+0x1b0>
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	691b      	ldr	r3, [r3, #16]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d103      	bne.n	8009c98 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	4a24      	ldr	r2, [pc, #144]	@ (8009d24 <UART_Start_Receive_IT+0x23c>)
 8009c94:	675a      	str	r2, [r3, #116]	@ 0x74
 8009c96:	e002      	b.n	8009c9e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4a23      	ldr	r2, [pc, #140]	@ (8009d28 <UART_Start_Receive_IT+0x240>)
 8009c9c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d019      	beq.n	8009cda <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cae:	e853 3f00 	ldrex	r3, [r3]
 8009cb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009cba:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cc6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009cca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ccc:	e841 2300 	strex	r3, r2, [r1]
 8009cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d1e6      	bne.n	8009ca6 <UART_Start_Receive_IT+0x1be>
 8009cd8:	e018      	b.n	8009d0c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	e853 3f00 	ldrex	r3, [r3]
 8009ce6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	f043 0320 	orr.w	r3, r3, #32
 8009cee:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cf8:	623b      	str	r3, [r7, #32]
 8009cfa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfc:	69f9      	ldr	r1, [r7, #28]
 8009cfe:	6a3a      	ldr	r2, [r7, #32]
 8009d00:	e841 2300 	strex	r3, r2, [r1]
 8009d04:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d06:	69bb      	ldr	r3, [r7, #24]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1e6      	bne.n	8009cda <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	378c      	adds	r7, #140	@ 0x8c
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	0800a549 	.word	0x0800a549
 8009d20:	0800a1e5 	.word	0x0800a1e5
 8009d24:	0800a02d 	.word	0x0800a02d
 8009d28:	08009e75 	.word	0x08009e75

08009d2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b095      	sub	sp, #84	@ 0x54
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d3c:	e853 3f00 	ldrex	r3, [r3]
 8009d40:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d52:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d54:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d5a:	e841 2300 	strex	r3, r2, [r1]
 8009d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1e6      	bne.n	8009d34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6e:	6a3b      	ldr	r3, [r7, #32]
 8009d70:	e853 3f00 	ldrex	r3, [r3]
 8009d74:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d76:	69fa      	ldr	r2, [r7, #28]
 8009d78:	4b1e      	ldr	r3, [pc, #120]	@ (8009df4 <UART_EndRxTransfer+0xc8>)
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3308      	adds	r3, #8
 8009d84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d8e:	e841 2300 	strex	r3, r2, [r1]
 8009d92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d1e5      	bne.n	8009d66 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d118      	bne.n	8009dd4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	e853 3f00 	ldrex	r3, [r3]
 8009dae:	60bb      	str	r3, [r7, #8]
   return(result);
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	f023 0310 	bic.w	r3, r3, #16
 8009db6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dc0:	61bb      	str	r3, [r7, #24]
 8009dc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc4:	6979      	ldr	r1, [r7, #20]
 8009dc6:	69ba      	ldr	r2, [r7, #24]
 8009dc8:	e841 2300 	strex	r3, r2, [r1]
 8009dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d1e6      	bne.n	8009da2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009de8:	bf00      	nop
 8009dea:	3754      	adds	r7, #84	@ 0x54
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr
 8009df4:	effffffe 	.word	0xeffffffe

08009df8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f7fe ff32 	bl	8008c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e14:	bf00      	nop
 8009e16:	3710      	adds	r7, #16
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b088      	sub	sp, #32
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	e853 3f00 	ldrex	r3, [r3]
 8009e30:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e38:	61fb      	str	r3, [r7, #28]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	61bb      	str	r3, [r7, #24]
 8009e44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e46:	6979      	ldr	r1, [r7, #20]
 8009e48:	69ba      	ldr	r2, [r7, #24]
 8009e4a:	e841 2300 	strex	r3, r2, [r1]
 8009e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1e6      	bne.n	8009e24 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2220      	movs	r2, #32
 8009e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f7fe fefd 	bl	8008c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e6a:	bf00      	nop
 8009e6c:	3720      	adds	r7, #32
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
	...

08009e74 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b09c      	sub	sp, #112	@ 0x70
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009e82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e8c:	2b22      	cmp	r3, #34	@ 0x22
 8009e8e:	f040 80be 	bne.w	800a00e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e98:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009e9c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009ea0:	b2d9      	uxtb	r1, r3
 8009ea2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009ea6:	b2da      	uxtb	r2, r3
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eac:	400a      	ands	r2, r1
 8009eae:	b2d2      	uxtb	r2, r2
 8009eb0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eb6:	1c5a      	adds	r2, r3, #1
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f040 80a1 	bne.w	800a01e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ee4:	e853 3f00 	ldrex	r3, [r3]
 8009ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ef0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	461a      	mov	r2, r3
 8009ef8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009efa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009efc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009f00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009f02:	e841 2300 	strex	r3, r2, [r1]
 8009f06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009f08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d1e6      	bne.n	8009edc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	3308      	adds	r3, #8
 8009f14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f18:	e853 3f00 	ldrex	r3, [r3]
 8009f1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f20:	f023 0301 	bic.w	r3, r3, #1
 8009f24:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	3308      	adds	r3, #8
 8009f2c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009f2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f36:	e841 2300 	strex	r3, r2, [r1]
 8009f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d1e5      	bne.n	8009f0e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2220      	movs	r2, #32
 8009f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a33      	ldr	r2, [pc, #204]	@ (800a028 <UART_RxISR_8BIT+0x1b4>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d01f      	beq.n	8009fa0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d018      	beq.n	8009fa0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	e853 3f00 	ldrex	r3, [r3]
 8009f7a:	623b      	str	r3, [r7, #32]
   return(result);
 8009f7c:	6a3b      	ldr	r3, [r7, #32]
 8009f7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009f82:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	461a      	mov	r2, r3
 8009f8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f94:	e841 2300 	strex	r3, r2, [r1]
 8009f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e6      	bne.n	8009f6e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d12e      	bne.n	800a006 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	e853 3f00 	ldrex	r3, [r3]
 8009fba:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f023 0310 	bic.w	r3, r3, #16
 8009fc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	461a      	mov	r2, r3
 8009fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fcc:	61fb      	str	r3, [r7, #28]
 8009fce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd0:	69b9      	ldr	r1, [r7, #24]
 8009fd2:	69fa      	ldr	r2, [r7, #28]
 8009fd4:	e841 2300 	strex	r3, r2, [r1]
 8009fd8:	617b      	str	r3, [r7, #20]
   return(result);
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1e6      	bne.n	8009fae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	69db      	ldr	r3, [r3, #28]
 8009fe6:	f003 0310 	and.w	r3, r3, #16
 8009fea:	2b10      	cmp	r3, #16
 8009fec:	d103      	bne.n	8009ff6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2210      	movs	r2, #16
 8009ff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7fe fe44 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a004:	e00b      	b.n	800a01e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7f7 fef6 	bl	8001df8 <HAL_UART_RxCpltCallback>
}
 800a00c:	e007      	b.n	800a01e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	699a      	ldr	r2, [r3, #24]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f042 0208 	orr.w	r2, r2, #8
 800a01c:	619a      	str	r2, [r3, #24]
}
 800a01e:	bf00      	nop
 800a020:	3770      	adds	r7, #112	@ 0x70
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	58000c00 	.word	0x58000c00

0800a02c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b09c      	sub	sp, #112	@ 0x70
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a03a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a044:	2b22      	cmp	r3, #34	@ 0x22
 800a046:	f040 80be 	bne.w	800a1c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a050:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a058:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a05a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a05e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a062:	4013      	ands	r3, r2
 800a064:	b29a      	uxth	r2, r3
 800a066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a068:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a06e:	1c9a      	adds	r2, r3, #2
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	3b01      	subs	r3, #1
 800a07e:	b29a      	uxth	r2, r3
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f040 80a1 	bne.w	800a1d6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a09c:	e853 3f00 	ldrex	r3, [r3]
 800a0a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0a8:	667b      	str	r3, [r7, #100]	@ 0x64
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0b2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a0b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0ba:	e841 2300 	strex	r3, r2, [r1]
 800a0be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a0c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e6      	bne.n	800a094 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	3308      	adds	r3, #8
 800a0cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0d0:	e853 3f00 	ldrex	r3, [r3]
 800a0d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d8:	f023 0301 	bic.w	r3, r3, #1
 800a0dc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3308      	adds	r3, #8
 800a0e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a0e6:	643a      	str	r2, [r7, #64]	@ 0x40
 800a0e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0ee:	e841 2300 	strex	r3, r2, [r1]
 800a0f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1e5      	bne.n	800a0c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2220      	movs	r2, #32
 800a0fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a33      	ldr	r2, [pc, #204]	@ (800a1e0 <UART_RxISR_16BIT+0x1b4>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d01f      	beq.n	800a158 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d018      	beq.n	800a158 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a12c:	6a3b      	ldr	r3, [r7, #32]
 800a12e:	e853 3f00 	ldrex	r3, [r3]
 800a132:	61fb      	str	r3, [r7, #28]
   return(result);
 800a134:	69fb      	ldr	r3, [r7, #28]
 800a136:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a13a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	461a      	mov	r2, r3
 800a142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a146:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a148:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a14a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a14c:	e841 2300 	strex	r3, r2, [r1]
 800a150:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a154:	2b00      	cmp	r3, #0
 800a156:	d1e6      	bne.n	800a126 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d12e      	bne.n	800a1be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	e853 3f00 	ldrex	r3, [r3]
 800a172:	60bb      	str	r3, [r7, #8]
   return(result);
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	f023 0310 	bic.w	r3, r3, #16
 800a17a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	461a      	mov	r2, r3
 800a182:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a184:	61bb      	str	r3, [r7, #24]
 800a186:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a188:	6979      	ldr	r1, [r7, #20]
 800a18a:	69ba      	ldr	r2, [r7, #24]
 800a18c:	e841 2300 	strex	r3, r2, [r1]
 800a190:	613b      	str	r3, [r7, #16]
   return(result);
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1e6      	bne.n	800a166 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	69db      	ldr	r3, [r3, #28]
 800a19e:	f003 0310 	and.w	r3, r3, #16
 800a1a2:	2b10      	cmp	r3, #16
 800a1a4:	d103      	bne.n	800a1ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2210      	movs	r2, #16
 800a1ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f7fe fd68 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a1bc:	e00b      	b.n	800a1d6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f7f7 fe1a 	bl	8001df8 <HAL_UART_RxCpltCallback>
}
 800a1c4:	e007      	b.n	800a1d6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	699a      	ldr	r2, [r3, #24]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f042 0208 	orr.w	r2, r2, #8
 800a1d4:	619a      	str	r2, [r3, #24]
}
 800a1d6:	bf00      	nop
 800a1d8:	3770      	adds	r7, #112	@ 0x70
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	58000c00 	.word	0x58000c00

0800a1e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b0ac      	sub	sp, #176	@ 0xb0
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a1f2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	69db      	ldr	r3, [r3, #28]
 800a1fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	689b      	ldr	r3, [r3, #8]
 800a210:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a21a:	2b22      	cmp	r3, #34	@ 0x22
 800a21c:	f040 8181 	bne.w	800a522 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a226:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a22a:	e124      	b.n	800a476 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a232:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a236:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a23a:	b2d9      	uxtb	r1, r3
 800a23c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a240:	b2da      	uxtb	r2, r3
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a246:	400a      	ands	r2, r1
 800a248:	b2d2      	uxtb	r2, r2
 800a24a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a250:	1c5a      	adds	r2, r3, #1
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	3b01      	subs	r3, #1
 800a260:	b29a      	uxth	r2, r3
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a276:	f003 0307 	and.w	r3, r3, #7
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d053      	beq.n	800a326 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a27e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	2b00      	cmp	r3, #0
 800a288:	d011      	beq.n	800a2ae <UART_RxISR_8BIT_FIFOEN+0xca>
 800a28a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a28e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a292:	2b00      	cmp	r3, #0
 800a294:	d00b      	beq.n	800a2ae <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	2201      	movs	r2, #1
 800a29c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2a4:	f043 0201 	orr.w	r2, r3, #1
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2b2:	f003 0302 	and.w	r3, r3, #2
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d011      	beq.n	800a2de <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a2ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2be:	f003 0301 	and.w	r3, r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00b      	beq.n	800a2de <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	2202      	movs	r2, #2
 800a2cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2d4:	f043 0204 	orr.w	r2, r3, #4
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2e2:	f003 0304 	and.w	r3, r3, #4
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d011      	beq.n	800a30e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a2ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2ee:	f003 0301 	and.w	r3, r3, #1
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00b      	beq.n	800a30e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2204      	movs	r2, #4
 800a2fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a304:	f043 0202 	orr.w	r2, r3, #2
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a314:	2b00      	cmp	r3, #0
 800a316:	d006      	beq.n	800a326 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f7fe fcad 	bl	8008c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	2b00      	cmp	r3, #0
 800a330:	f040 80a1 	bne.w	800a476 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a33c:	e853 3f00 	ldrex	r3, [r3]
 800a340:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a342:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	461a      	mov	r2, r3
 800a352:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a356:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a358:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a35c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a35e:	e841 2300 	strex	r3, r2, [r1]
 800a362:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a364:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a366:	2b00      	cmp	r3, #0
 800a368:	d1e4      	bne.n	800a334 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	3308      	adds	r3, #8
 800a370:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a374:	e853 3f00 	ldrex	r3, [r3]
 800a378:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a37a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a37c:	4b6f      	ldr	r3, [pc, #444]	@ (800a53c <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a37e:	4013      	ands	r3, r2
 800a380:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	3308      	adds	r3, #8
 800a38a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a38e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a390:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a392:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a394:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a396:	e841 2300 	strex	r3, r2, [r1]
 800a39a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a39c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1e3      	bne.n	800a36a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2220      	movs	r2, #32
 800a3a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a61      	ldr	r2, [pc, #388]	@ (800a540 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d021      	beq.n	800a404 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d01a      	beq.n	800a404 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3d6:	e853 3f00 	ldrex	r3, [r3]
 800a3da:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a3dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a3e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a3f0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3f2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a3f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a3f8:	e841 2300 	strex	r3, r2, [r1]
 800a3fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a3fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a400:	2b00      	cmp	r3, #0
 800a402:	d1e4      	bne.n	800a3ce <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d130      	bne.n	800a46e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a41a:	e853 3f00 	ldrex	r3, [r3]
 800a41e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a422:	f023 0310 	bic.w	r3, r3, #16
 800a426:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	461a      	mov	r2, r3
 800a430:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a434:	643b      	str	r3, [r7, #64]	@ 0x40
 800a436:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a438:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a43a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a43c:	e841 2300 	strex	r3, r2, [r1]
 800a440:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a444:	2b00      	cmp	r3, #0
 800a446:	d1e4      	bne.n	800a412 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	69db      	ldr	r3, [r3, #28]
 800a44e:	f003 0310 	and.w	r3, r3, #16
 800a452:	2b10      	cmp	r3, #16
 800a454:	d103      	bne.n	800a45e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2210      	movs	r2, #16
 800a45c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a464:	4619      	mov	r1, r3
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f7fe fc10 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a46c:	e00e      	b.n	800a48c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7f7 fcc2 	bl	8001df8 <HAL_UART_RxCpltCallback>
        break;
 800a474:	e00a      	b.n	800a48c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a476:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d006      	beq.n	800a48c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800a47e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a482:	f003 0320 	and.w	r3, r3, #32
 800a486:	2b00      	cmp	r3, #0
 800a488:	f47f aed0 	bne.w	800a22c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a492:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a496:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d049      	beq.n	800a532 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4a4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d242      	bcs.n	800a532 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	3308      	adds	r3, #8
 800a4b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b4:	6a3b      	ldr	r3, [r7, #32]
 800a4b6:	e853 3f00 	ldrex	r3, [r3]
 800a4ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3308      	adds	r3, #8
 800a4cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a4d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a4d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a4d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4d8:	e841 2300 	strex	r3, r2, [r1]
 800a4dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1e3      	bne.n	800a4ac <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a17      	ldr	r2, [pc, #92]	@ (800a544 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a4e8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	e853 3f00 	ldrex	r3, [r3]
 800a4f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	f043 0320 	orr.w	r3, r3, #32
 800a4fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	461a      	mov	r2, r3
 800a508:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a50c:	61bb      	str	r3, [r7, #24]
 800a50e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a510:	6979      	ldr	r1, [r7, #20]
 800a512:	69ba      	ldr	r2, [r7, #24]
 800a514:	e841 2300 	strex	r3, r2, [r1]
 800a518:	613b      	str	r3, [r7, #16]
   return(result);
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d1e4      	bne.n	800a4ea <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a520:	e007      	b.n	800a532 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	699a      	ldr	r2, [r3, #24]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f042 0208 	orr.w	r2, r2, #8
 800a530:	619a      	str	r2, [r3, #24]
}
 800a532:	bf00      	nop
 800a534:	37b0      	adds	r7, #176	@ 0xb0
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	effffffe 	.word	0xeffffffe
 800a540:	58000c00 	.word	0x58000c00
 800a544:	08009e75 	.word	0x08009e75

0800a548 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b0ae      	sub	sp, #184	@ 0xb8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a556:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	69db      	ldr	r3, [r3, #28]
 800a560:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a57e:	2b22      	cmp	r3, #34	@ 0x22
 800a580:	f040 8185 	bne.w	800a88e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a58a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a58e:	e128      	b.n	800a7e2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a596:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a59e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a5a2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a5a6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	b29a      	uxth	r2, r3
 800a5ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a5b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5b8:	1c9a      	adds	r2, r3, #2
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	b29a      	uxth	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	69db      	ldr	r3, [r3, #28]
 800a5d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a5da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5de:	f003 0307 	and.w	r3, r3, #7
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d053      	beq.n	800a68e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a5e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5ea:	f003 0301 	and.w	r3, r3, #1
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d011      	beq.n	800a616 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a5f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d00b      	beq.n	800a616 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	2201      	movs	r2, #1
 800a604:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a60c:	f043 0201 	orr.w	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a61a:	f003 0302 	and.w	r3, r3, #2
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d011      	beq.n	800a646 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a626:	f003 0301 	and.w	r3, r3, #1
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00b      	beq.n	800a646 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	2202      	movs	r2, #2
 800a634:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a63c:	f043 0204 	orr.w	r2, r3, #4
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a646:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a64a:	f003 0304 	and.w	r3, r3, #4
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d011      	beq.n	800a676 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a652:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a656:	f003 0301 	and.w	r3, r3, #1
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00b      	beq.n	800a676 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2204      	movs	r2, #4
 800a664:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a66c:	f043 0202 	orr.w	r2, r3, #2
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d006      	beq.n	800a68e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7fe faf9 	bl	8008c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a694:	b29b      	uxth	r3, r3
 800a696:	2b00      	cmp	r3, #0
 800a698:	f040 80a3 	bne.w	800a7e2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a6a4:	e853 3f00 	ldrex	r3, [r3]
 800a6a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a6aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a6ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a6be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a6c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a6c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a6ca:	e841 2300 	strex	r3, r2, [r1]
 800a6ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a6d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1e2      	bne.n	800a69c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	3308      	adds	r3, #8
 800a6dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6e0:	e853 3f00 	ldrex	r3, [r3]
 800a6e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a6e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a6e8:	4b6f      	ldr	r3, [pc, #444]	@ (800a8a8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a6ea:	4013      	ands	r3, r2
 800a6ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	3308      	adds	r3, #8
 800a6f6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a6fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a700:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a702:	e841 2300 	strex	r3, r2, [r1]
 800a706:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a708:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d1e3      	bne.n	800a6d6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2220      	movs	r2, #32
 800a712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2200      	movs	r2, #0
 800a71a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a61      	ldr	r2, [pc, #388]	@ (800a8ac <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d021      	beq.n	800a770 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a736:	2b00      	cmp	r3, #0
 800a738:	d01a      	beq.n	800a770 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a742:	e853 3f00 	ldrex	r3, [r3]
 800a746:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a748:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a74a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a74e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	461a      	mov	r2, r3
 800a758:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a75c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a75e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a760:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a762:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a764:	e841 2300 	strex	r3, r2, [r1]
 800a768:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a76a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d1e4      	bne.n	800a73a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a774:	2b01      	cmp	r3, #1
 800a776:	d130      	bne.n	800a7da <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a786:	e853 3f00 	ldrex	r3, [r3]
 800a78a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a78e:	f023 0310 	bic.w	r3, r3, #16
 800a792:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	461a      	mov	r2, r3
 800a79c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a7a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7a8:	e841 2300 	strex	r3, r2, [r1]
 800a7ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d1e4      	bne.n	800a77e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	f003 0310 	and.w	r3, r3, #16
 800a7be:	2b10      	cmp	r3, #16
 800a7c0:	d103      	bne.n	800a7ca <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2210      	movs	r2, #16
 800a7c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f7fe fa5a 	bl	8008c8c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a7d8:	e00e      	b.n	800a7f8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f7f7 fb0c 	bl	8001df8 <HAL_UART_RxCpltCallback>
        break;
 800a7e0:	e00a      	b.n	800a7f8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a7e2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d006      	beq.n	800a7f8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800a7ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a7ee:	f003 0320 	and.w	r3, r3, #32
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f47f aecc 	bne.w	800a590 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a7fe:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a802:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a806:	2b00      	cmp	r3, #0
 800a808:	d049      	beq.n	800a89e <UART_RxISR_16BIT_FIFOEN+0x356>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a810:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a814:	429a      	cmp	r2, r3
 800a816:	d242      	bcs.n	800a89e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	3308      	adds	r3, #8
 800a81e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	e853 3f00 	ldrex	r3, [r3]
 800a826:	623b      	str	r3, [r7, #32]
   return(result);
 800a828:	6a3b      	ldr	r3, [r7, #32]
 800a82a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a82e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	3308      	adds	r3, #8
 800a838:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a83c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a83e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a840:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a842:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a844:	e841 2300 	strex	r3, r2, [r1]
 800a848:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d1e3      	bne.n	800a818 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	4a17      	ldr	r2, [pc, #92]	@ (800a8b0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a854:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	e853 3f00 	ldrex	r3, [r3]
 800a862:	60fb      	str	r3, [r7, #12]
   return(result);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f043 0320 	orr.w	r3, r3, #32
 800a86a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	461a      	mov	r2, r3
 800a874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a878:	61fb      	str	r3, [r7, #28]
 800a87a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a87c:	69b9      	ldr	r1, [r7, #24]
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	e841 2300 	strex	r3, r2, [r1]
 800a884:	617b      	str	r3, [r7, #20]
   return(result);
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1e4      	bne.n	800a856 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a88c:	e007      	b.n	800a89e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	699a      	ldr	r2, [r3, #24]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f042 0208 	orr.w	r2, r2, #8
 800a89c:	619a      	str	r2, [r3, #24]
}
 800a89e:	bf00      	nop
 800a8a0:	37b8      	adds	r7, #184	@ 0xb8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
 800a8a6:	bf00      	nop
 800a8a8:	effffffe 	.word	0xeffffffe
 800a8ac:	58000c00 	.word	0x58000c00
 800a8b0:	0800a02d 	.word	0x0800a02d

0800a8b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a8bc:	bf00      	nop
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a8d0:	bf00      	nop
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a8e4:	bf00      	nop
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr

0800a8f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b085      	sub	sp, #20
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d101      	bne.n	800a906 <HAL_UARTEx_DisableFifoMode+0x16>
 800a902:	2302      	movs	r3, #2
 800a904:	e027      	b.n	800a956 <HAL_UARTEx_DisableFifoMode+0x66>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2201      	movs	r2, #1
 800a90a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2224      	movs	r2, #36	@ 0x24
 800a912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f022 0201 	bic.w	r2, r2, #1
 800a92c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a934:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2220      	movs	r2, #32
 800a948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2200      	movs	r2, #0
 800a950:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr

0800a962 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b084      	sub	sp, #16
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
 800a96a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a972:	2b01      	cmp	r3, #1
 800a974:	d101      	bne.n	800a97a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a976:	2302      	movs	r3, #2
 800a978:	e02d      	b.n	800a9d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2201      	movs	r2, #1
 800a97e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2224      	movs	r2, #36	@ 0x24
 800a986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 0201 	bic.w	r2, r2, #1
 800a9a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	689b      	ldr	r3, [r3, #8]
 800a9a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	683a      	ldr	r2, [r7, #0]
 800a9b2:	430a      	orrs	r2, r1
 800a9b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 f850 	bl	800aa5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2220      	movs	r2, #32
 800a9c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}

0800a9de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9de:	b580      	push	{r7, lr}
 800a9e0:	b084      	sub	sp, #16
 800a9e2:	af00      	add	r7, sp, #0
 800a9e4:	6078      	str	r0, [r7, #4]
 800a9e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d101      	bne.n	800a9f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9f2:	2302      	movs	r3, #2
 800a9f4:	e02d      	b.n	800aa52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2224      	movs	r2, #36	@ 0x24
 800aa02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f022 0201 	bic.w	r2, r2, #1
 800aa1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	689b      	ldr	r3, [r3, #8]
 800aa24:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	683a      	ldr	r2, [r7, #0]
 800aa2e:	430a      	orrs	r2, r1
 800aa30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f812 	bl	800aa5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68fa      	ldr	r2, [r7, #12]
 800aa3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2220      	movs	r2, #32
 800aa44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3710      	adds	r7, #16
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
	...

0800aa5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	b085      	sub	sp, #20
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d108      	bne.n	800aa7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2201      	movs	r2, #1
 800aa78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa7c:	e031      	b.n	800aae2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa7e:	2310      	movs	r3, #16
 800aa80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa82:	2310      	movs	r3, #16
 800aa84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	0e5b      	lsrs	r3, r3, #25
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	f003 0307 	and.w	r3, r3, #7
 800aa94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	0f5b      	lsrs	r3, r3, #29
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	f003 0307 	and.w	r3, r3, #7
 800aaa4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aaa6:	7bbb      	ldrb	r3, [r7, #14]
 800aaa8:	7b3a      	ldrb	r2, [r7, #12]
 800aaaa:	4911      	ldr	r1, [pc, #68]	@ (800aaf0 <UARTEx_SetNbDataToProcess+0x94>)
 800aaac:	5c8a      	ldrb	r2, [r1, r2]
 800aaae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aab2:	7b3a      	ldrb	r2, [r7, #12]
 800aab4:	490f      	ldr	r1, [pc, #60]	@ (800aaf4 <UARTEx_SetNbDataToProcess+0x98>)
 800aab6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aab8:	fb93 f3f2 	sdiv	r3, r3, r2
 800aabc:	b29a      	uxth	r2, r3
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
 800aac6:	7b7a      	ldrb	r2, [r7, #13]
 800aac8:	4909      	ldr	r1, [pc, #36]	@ (800aaf0 <UARTEx_SetNbDataToProcess+0x94>)
 800aaca:	5c8a      	ldrb	r2, [r1, r2]
 800aacc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aad0:	7b7a      	ldrb	r2, [r7, #13]
 800aad2:	4908      	ldr	r1, [pc, #32]	@ (800aaf4 <UARTEx_SetNbDataToProcess+0x98>)
 800aad4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aad6:	fb93 f3f2 	sdiv	r3, r3, r2
 800aada:	b29a      	uxth	r2, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aae2:	bf00      	nop
 800aae4:	3714      	adds	r7, #20
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr
 800aaee:	bf00      	nop
 800aaf0:	0800d6d0 	.word	0x0800d6d0
 800aaf4:	0800d6d8 	.word	0x0800d6d8

0800aaf8 <__cvt>:
 800aaf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aafa:	ed2d 8b02 	vpush	{d8}
 800aafe:	eeb0 8b40 	vmov.f64	d8, d0
 800ab02:	b085      	sub	sp, #20
 800ab04:	4617      	mov	r7, r2
 800ab06:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ab08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab0a:	ee18 2a90 	vmov	r2, s17
 800ab0e:	f025 0520 	bic.w	r5, r5, #32
 800ab12:	2a00      	cmp	r2, #0
 800ab14:	bfb6      	itet	lt
 800ab16:	222d      	movlt	r2, #45	@ 0x2d
 800ab18:	2200      	movge	r2, #0
 800ab1a:	eeb1 8b40 	vneglt.f64	d8, d0
 800ab1e:	2d46      	cmp	r5, #70	@ 0x46
 800ab20:	460c      	mov	r4, r1
 800ab22:	701a      	strb	r2, [r3, #0]
 800ab24:	d004      	beq.n	800ab30 <__cvt+0x38>
 800ab26:	2d45      	cmp	r5, #69	@ 0x45
 800ab28:	d100      	bne.n	800ab2c <__cvt+0x34>
 800ab2a:	3401      	adds	r4, #1
 800ab2c:	2102      	movs	r1, #2
 800ab2e:	e000      	b.n	800ab32 <__cvt+0x3a>
 800ab30:	2103      	movs	r1, #3
 800ab32:	ab03      	add	r3, sp, #12
 800ab34:	9301      	str	r3, [sp, #4]
 800ab36:	ab02      	add	r3, sp, #8
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	4622      	mov	r2, r4
 800ab3c:	4633      	mov	r3, r6
 800ab3e:	eeb0 0b48 	vmov.f64	d0, d8
 800ab42:	f000 fe41 	bl	800b7c8 <_dtoa_r>
 800ab46:	2d47      	cmp	r5, #71	@ 0x47
 800ab48:	d114      	bne.n	800ab74 <__cvt+0x7c>
 800ab4a:	07fb      	lsls	r3, r7, #31
 800ab4c:	d50a      	bpl.n	800ab64 <__cvt+0x6c>
 800ab4e:	1902      	adds	r2, r0, r4
 800ab50:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ab54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab58:	bf08      	it	eq
 800ab5a:	9203      	streq	r2, [sp, #12]
 800ab5c:	2130      	movs	r1, #48	@ 0x30
 800ab5e:	9b03      	ldr	r3, [sp, #12]
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d319      	bcc.n	800ab98 <__cvt+0xa0>
 800ab64:	9b03      	ldr	r3, [sp, #12]
 800ab66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab68:	1a1b      	subs	r3, r3, r0
 800ab6a:	6013      	str	r3, [r2, #0]
 800ab6c:	b005      	add	sp, #20
 800ab6e:	ecbd 8b02 	vpop	{d8}
 800ab72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab74:	2d46      	cmp	r5, #70	@ 0x46
 800ab76:	eb00 0204 	add.w	r2, r0, r4
 800ab7a:	d1e9      	bne.n	800ab50 <__cvt+0x58>
 800ab7c:	7803      	ldrb	r3, [r0, #0]
 800ab7e:	2b30      	cmp	r3, #48	@ 0x30
 800ab80:	d107      	bne.n	800ab92 <__cvt+0x9a>
 800ab82:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ab86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab8a:	bf1c      	itt	ne
 800ab8c:	f1c4 0401 	rsbne	r4, r4, #1
 800ab90:	6034      	strne	r4, [r6, #0]
 800ab92:	6833      	ldr	r3, [r6, #0]
 800ab94:	441a      	add	r2, r3
 800ab96:	e7db      	b.n	800ab50 <__cvt+0x58>
 800ab98:	1c5c      	adds	r4, r3, #1
 800ab9a:	9403      	str	r4, [sp, #12]
 800ab9c:	7019      	strb	r1, [r3, #0]
 800ab9e:	e7de      	b.n	800ab5e <__cvt+0x66>

0800aba0 <__exponent>:
 800aba0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aba2:	2900      	cmp	r1, #0
 800aba4:	bfba      	itte	lt
 800aba6:	4249      	neglt	r1, r1
 800aba8:	232d      	movlt	r3, #45	@ 0x2d
 800abaa:	232b      	movge	r3, #43	@ 0x2b
 800abac:	2909      	cmp	r1, #9
 800abae:	7002      	strb	r2, [r0, #0]
 800abb0:	7043      	strb	r3, [r0, #1]
 800abb2:	dd29      	ble.n	800ac08 <__exponent+0x68>
 800abb4:	f10d 0307 	add.w	r3, sp, #7
 800abb8:	461d      	mov	r5, r3
 800abba:	270a      	movs	r7, #10
 800abbc:	461a      	mov	r2, r3
 800abbe:	fbb1 f6f7 	udiv	r6, r1, r7
 800abc2:	fb07 1416 	mls	r4, r7, r6, r1
 800abc6:	3430      	adds	r4, #48	@ 0x30
 800abc8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800abcc:	460c      	mov	r4, r1
 800abce:	2c63      	cmp	r4, #99	@ 0x63
 800abd0:	f103 33ff 	add.w	r3, r3, #4294967295
 800abd4:	4631      	mov	r1, r6
 800abd6:	dcf1      	bgt.n	800abbc <__exponent+0x1c>
 800abd8:	3130      	adds	r1, #48	@ 0x30
 800abda:	1e94      	subs	r4, r2, #2
 800abdc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800abe0:	1c41      	adds	r1, r0, #1
 800abe2:	4623      	mov	r3, r4
 800abe4:	42ab      	cmp	r3, r5
 800abe6:	d30a      	bcc.n	800abfe <__exponent+0x5e>
 800abe8:	f10d 0309 	add.w	r3, sp, #9
 800abec:	1a9b      	subs	r3, r3, r2
 800abee:	42ac      	cmp	r4, r5
 800abf0:	bf88      	it	hi
 800abf2:	2300      	movhi	r3, #0
 800abf4:	3302      	adds	r3, #2
 800abf6:	4403      	add	r3, r0
 800abf8:	1a18      	subs	r0, r3, r0
 800abfa:	b003      	add	sp, #12
 800abfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abfe:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac02:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac06:	e7ed      	b.n	800abe4 <__exponent+0x44>
 800ac08:	2330      	movs	r3, #48	@ 0x30
 800ac0a:	3130      	adds	r1, #48	@ 0x30
 800ac0c:	7083      	strb	r3, [r0, #2]
 800ac0e:	70c1      	strb	r1, [r0, #3]
 800ac10:	1d03      	adds	r3, r0, #4
 800ac12:	e7f1      	b.n	800abf8 <__exponent+0x58>
 800ac14:	0000      	movs	r0, r0
	...

0800ac18 <_printf_float>:
 800ac18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1c:	b08d      	sub	sp, #52	@ 0x34
 800ac1e:	460c      	mov	r4, r1
 800ac20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac24:	4616      	mov	r6, r2
 800ac26:	461f      	mov	r7, r3
 800ac28:	4605      	mov	r5, r0
 800ac2a:	f000 fccb 	bl	800b5c4 <_localeconv_r>
 800ac2e:	f8d0 b000 	ldr.w	fp, [r0]
 800ac32:	4658      	mov	r0, fp
 800ac34:	f7f5 fba4 	bl	8000380 <strlen>
 800ac38:	2300      	movs	r3, #0
 800ac3a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac3c:	f8d8 3000 	ldr.w	r3, [r8]
 800ac40:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ac44:	6822      	ldr	r2, [r4, #0]
 800ac46:	9005      	str	r0, [sp, #20]
 800ac48:	3307      	adds	r3, #7
 800ac4a:	f023 0307 	bic.w	r3, r3, #7
 800ac4e:	f103 0108 	add.w	r1, r3, #8
 800ac52:	f8c8 1000 	str.w	r1, [r8]
 800ac56:	ed93 0b00 	vldr	d0, [r3]
 800ac5a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800aeb8 <_printf_float+0x2a0>
 800ac5e:	eeb0 7bc0 	vabs.f64	d7, d0
 800ac62:	eeb4 7b46 	vcmp.f64	d7, d6
 800ac66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac6a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800ac6e:	dd24      	ble.n	800acba <_printf_float+0xa2>
 800ac70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ac74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac78:	d502      	bpl.n	800ac80 <_printf_float+0x68>
 800ac7a:	232d      	movs	r3, #45	@ 0x2d
 800ac7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac80:	498f      	ldr	r1, [pc, #572]	@ (800aec0 <_printf_float+0x2a8>)
 800ac82:	4b90      	ldr	r3, [pc, #576]	@ (800aec4 <_printf_float+0x2ac>)
 800ac84:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800ac88:	bf8c      	ite	hi
 800ac8a:	4688      	movhi	r8, r1
 800ac8c:	4698      	movls	r8, r3
 800ac8e:	f022 0204 	bic.w	r2, r2, #4
 800ac92:	2303      	movs	r3, #3
 800ac94:	6123      	str	r3, [r4, #16]
 800ac96:	6022      	str	r2, [r4, #0]
 800ac98:	f04f 0a00 	mov.w	sl, #0
 800ac9c:	9700      	str	r7, [sp, #0]
 800ac9e:	4633      	mov	r3, r6
 800aca0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800aca2:	4621      	mov	r1, r4
 800aca4:	4628      	mov	r0, r5
 800aca6:	f000 f9d1 	bl	800b04c <_printf_common>
 800acaa:	3001      	adds	r0, #1
 800acac:	f040 8089 	bne.w	800adc2 <_printf_float+0x1aa>
 800acb0:	f04f 30ff 	mov.w	r0, #4294967295
 800acb4:	b00d      	add	sp, #52	@ 0x34
 800acb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acba:	eeb4 0b40 	vcmp.f64	d0, d0
 800acbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acc2:	d709      	bvc.n	800acd8 <_printf_float+0xc0>
 800acc4:	ee10 3a90 	vmov	r3, s1
 800acc8:	2b00      	cmp	r3, #0
 800acca:	bfbc      	itt	lt
 800accc:	232d      	movlt	r3, #45	@ 0x2d
 800acce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800acd2:	497d      	ldr	r1, [pc, #500]	@ (800aec8 <_printf_float+0x2b0>)
 800acd4:	4b7d      	ldr	r3, [pc, #500]	@ (800aecc <_printf_float+0x2b4>)
 800acd6:	e7d5      	b.n	800ac84 <_printf_float+0x6c>
 800acd8:	6863      	ldr	r3, [r4, #4]
 800acda:	1c59      	adds	r1, r3, #1
 800acdc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ace0:	d139      	bne.n	800ad56 <_printf_float+0x13e>
 800ace2:	2306      	movs	r3, #6
 800ace4:	6063      	str	r3, [r4, #4]
 800ace6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800acea:	2300      	movs	r3, #0
 800acec:	6022      	str	r2, [r4, #0]
 800acee:	9303      	str	r3, [sp, #12]
 800acf0:	ab0a      	add	r3, sp, #40	@ 0x28
 800acf2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800acf6:	ab09      	add	r3, sp, #36	@ 0x24
 800acf8:	9300      	str	r3, [sp, #0]
 800acfa:	6861      	ldr	r1, [r4, #4]
 800acfc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad00:	4628      	mov	r0, r5
 800ad02:	f7ff fef9 	bl	800aaf8 <__cvt>
 800ad06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad0c:	4680      	mov	r8, r0
 800ad0e:	d129      	bne.n	800ad64 <_printf_float+0x14c>
 800ad10:	1cc8      	adds	r0, r1, #3
 800ad12:	db02      	blt.n	800ad1a <_printf_float+0x102>
 800ad14:	6863      	ldr	r3, [r4, #4]
 800ad16:	4299      	cmp	r1, r3
 800ad18:	dd41      	ble.n	800ad9e <_printf_float+0x186>
 800ad1a:	f1a9 0902 	sub.w	r9, r9, #2
 800ad1e:	fa5f f989 	uxtb.w	r9, r9
 800ad22:	3901      	subs	r1, #1
 800ad24:	464a      	mov	r2, r9
 800ad26:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad2a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad2c:	f7ff ff38 	bl	800aba0 <__exponent>
 800ad30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad32:	1813      	adds	r3, r2, r0
 800ad34:	2a01      	cmp	r2, #1
 800ad36:	4682      	mov	sl, r0
 800ad38:	6123      	str	r3, [r4, #16]
 800ad3a:	dc02      	bgt.n	800ad42 <_printf_float+0x12a>
 800ad3c:	6822      	ldr	r2, [r4, #0]
 800ad3e:	07d2      	lsls	r2, r2, #31
 800ad40:	d501      	bpl.n	800ad46 <_printf_float+0x12e>
 800ad42:	3301      	adds	r3, #1
 800ad44:	6123      	str	r3, [r4, #16]
 800ad46:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d0a6      	beq.n	800ac9c <_printf_float+0x84>
 800ad4e:	232d      	movs	r3, #45	@ 0x2d
 800ad50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad54:	e7a2      	b.n	800ac9c <_printf_float+0x84>
 800ad56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad5a:	d1c4      	bne.n	800ace6 <_printf_float+0xce>
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1c2      	bne.n	800ace6 <_printf_float+0xce>
 800ad60:	2301      	movs	r3, #1
 800ad62:	e7bf      	b.n	800ace4 <_printf_float+0xcc>
 800ad64:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ad68:	d9db      	bls.n	800ad22 <_printf_float+0x10a>
 800ad6a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ad6e:	d118      	bne.n	800ada2 <_printf_float+0x18a>
 800ad70:	2900      	cmp	r1, #0
 800ad72:	6863      	ldr	r3, [r4, #4]
 800ad74:	dd0b      	ble.n	800ad8e <_printf_float+0x176>
 800ad76:	6121      	str	r1, [r4, #16]
 800ad78:	b913      	cbnz	r3, 800ad80 <_printf_float+0x168>
 800ad7a:	6822      	ldr	r2, [r4, #0]
 800ad7c:	07d0      	lsls	r0, r2, #31
 800ad7e:	d502      	bpl.n	800ad86 <_printf_float+0x16e>
 800ad80:	3301      	adds	r3, #1
 800ad82:	440b      	add	r3, r1
 800ad84:	6123      	str	r3, [r4, #16]
 800ad86:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad88:	f04f 0a00 	mov.w	sl, #0
 800ad8c:	e7db      	b.n	800ad46 <_printf_float+0x12e>
 800ad8e:	b913      	cbnz	r3, 800ad96 <_printf_float+0x17e>
 800ad90:	6822      	ldr	r2, [r4, #0]
 800ad92:	07d2      	lsls	r2, r2, #31
 800ad94:	d501      	bpl.n	800ad9a <_printf_float+0x182>
 800ad96:	3302      	adds	r3, #2
 800ad98:	e7f4      	b.n	800ad84 <_printf_float+0x16c>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e7f2      	b.n	800ad84 <_printf_float+0x16c>
 800ad9e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ada2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ada4:	4299      	cmp	r1, r3
 800ada6:	db05      	blt.n	800adb4 <_printf_float+0x19c>
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	6121      	str	r1, [r4, #16]
 800adac:	07d8      	lsls	r0, r3, #31
 800adae:	d5ea      	bpl.n	800ad86 <_printf_float+0x16e>
 800adb0:	1c4b      	adds	r3, r1, #1
 800adb2:	e7e7      	b.n	800ad84 <_printf_float+0x16c>
 800adb4:	2900      	cmp	r1, #0
 800adb6:	bfd4      	ite	le
 800adb8:	f1c1 0202 	rsble	r2, r1, #2
 800adbc:	2201      	movgt	r2, #1
 800adbe:	4413      	add	r3, r2
 800adc0:	e7e0      	b.n	800ad84 <_printf_float+0x16c>
 800adc2:	6823      	ldr	r3, [r4, #0]
 800adc4:	055a      	lsls	r2, r3, #21
 800adc6:	d407      	bmi.n	800add8 <_printf_float+0x1c0>
 800adc8:	6923      	ldr	r3, [r4, #16]
 800adca:	4642      	mov	r2, r8
 800adcc:	4631      	mov	r1, r6
 800adce:	4628      	mov	r0, r5
 800add0:	47b8      	blx	r7
 800add2:	3001      	adds	r0, #1
 800add4:	d12a      	bne.n	800ae2c <_printf_float+0x214>
 800add6:	e76b      	b.n	800acb0 <_printf_float+0x98>
 800add8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800addc:	f240 80e0 	bls.w	800afa0 <_printf_float+0x388>
 800ade0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ade4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ade8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adec:	d133      	bne.n	800ae56 <_printf_float+0x23e>
 800adee:	4a38      	ldr	r2, [pc, #224]	@ (800aed0 <_printf_float+0x2b8>)
 800adf0:	2301      	movs	r3, #1
 800adf2:	4631      	mov	r1, r6
 800adf4:	4628      	mov	r0, r5
 800adf6:	47b8      	blx	r7
 800adf8:	3001      	adds	r0, #1
 800adfa:	f43f af59 	beq.w	800acb0 <_printf_float+0x98>
 800adfe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae02:	4543      	cmp	r3, r8
 800ae04:	db02      	blt.n	800ae0c <_printf_float+0x1f4>
 800ae06:	6823      	ldr	r3, [r4, #0]
 800ae08:	07d8      	lsls	r0, r3, #31
 800ae0a:	d50f      	bpl.n	800ae2c <_printf_float+0x214>
 800ae0c:	9b05      	ldr	r3, [sp, #20]
 800ae0e:	465a      	mov	r2, fp
 800ae10:	4631      	mov	r1, r6
 800ae12:	4628      	mov	r0, r5
 800ae14:	47b8      	blx	r7
 800ae16:	3001      	adds	r0, #1
 800ae18:	f43f af4a 	beq.w	800acb0 <_printf_float+0x98>
 800ae1c:	f04f 0900 	mov.w	r9, #0
 800ae20:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae24:	f104 0a1a 	add.w	sl, r4, #26
 800ae28:	45c8      	cmp	r8, r9
 800ae2a:	dc09      	bgt.n	800ae40 <_printf_float+0x228>
 800ae2c:	6823      	ldr	r3, [r4, #0]
 800ae2e:	079b      	lsls	r3, r3, #30
 800ae30:	f100 8107 	bmi.w	800b042 <_printf_float+0x42a>
 800ae34:	68e0      	ldr	r0, [r4, #12]
 800ae36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae38:	4298      	cmp	r0, r3
 800ae3a:	bfb8      	it	lt
 800ae3c:	4618      	movlt	r0, r3
 800ae3e:	e739      	b.n	800acb4 <_printf_float+0x9c>
 800ae40:	2301      	movs	r3, #1
 800ae42:	4652      	mov	r2, sl
 800ae44:	4631      	mov	r1, r6
 800ae46:	4628      	mov	r0, r5
 800ae48:	47b8      	blx	r7
 800ae4a:	3001      	adds	r0, #1
 800ae4c:	f43f af30 	beq.w	800acb0 <_printf_float+0x98>
 800ae50:	f109 0901 	add.w	r9, r9, #1
 800ae54:	e7e8      	b.n	800ae28 <_printf_float+0x210>
 800ae56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	dc3b      	bgt.n	800aed4 <_printf_float+0x2bc>
 800ae5c:	4a1c      	ldr	r2, [pc, #112]	@ (800aed0 <_printf_float+0x2b8>)
 800ae5e:	2301      	movs	r3, #1
 800ae60:	4631      	mov	r1, r6
 800ae62:	4628      	mov	r0, r5
 800ae64:	47b8      	blx	r7
 800ae66:	3001      	adds	r0, #1
 800ae68:	f43f af22 	beq.w	800acb0 <_printf_float+0x98>
 800ae6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ae70:	ea59 0303 	orrs.w	r3, r9, r3
 800ae74:	d102      	bne.n	800ae7c <_printf_float+0x264>
 800ae76:	6823      	ldr	r3, [r4, #0]
 800ae78:	07d9      	lsls	r1, r3, #31
 800ae7a:	d5d7      	bpl.n	800ae2c <_printf_float+0x214>
 800ae7c:	9b05      	ldr	r3, [sp, #20]
 800ae7e:	465a      	mov	r2, fp
 800ae80:	4631      	mov	r1, r6
 800ae82:	4628      	mov	r0, r5
 800ae84:	47b8      	blx	r7
 800ae86:	3001      	adds	r0, #1
 800ae88:	f43f af12 	beq.w	800acb0 <_printf_float+0x98>
 800ae8c:	f04f 0a00 	mov.w	sl, #0
 800ae90:	f104 0b1a 	add.w	fp, r4, #26
 800ae94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae96:	425b      	negs	r3, r3
 800ae98:	4553      	cmp	r3, sl
 800ae9a:	dc01      	bgt.n	800aea0 <_printf_float+0x288>
 800ae9c:	464b      	mov	r3, r9
 800ae9e:	e794      	b.n	800adca <_printf_float+0x1b2>
 800aea0:	2301      	movs	r3, #1
 800aea2:	465a      	mov	r2, fp
 800aea4:	4631      	mov	r1, r6
 800aea6:	4628      	mov	r0, r5
 800aea8:	47b8      	blx	r7
 800aeaa:	3001      	adds	r0, #1
 800aeac:	f43f af00 	beq.w	800acb0 <_printf_float+0x98>
 800aeb0:	f10a 0a01 	add.w	sl, sl, #1
 800aeb4:	e7ee      	b.n	800ae94 <_printf_float+0x27c>
 800aeb6:	bf00      	nop
 800aeb8:	ffffffff 	.word	0xffffffff
 800aebc:	7fefffff 	.word	0x7fefffff
 800aec0:	0800d6e4 	.word	0x0800d6e4
 800aec4:	0800d6e0 	.word	0x0800d6e0
 800aec8:	0800d6ec 	.word	0x0800d6ec
 800aecc:	0800d6e8 	.word	0x0800d6e8
 800aed0:	0800d6f0 	.word	0x0800d6f0
 800aed4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aed6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aeda:	4553      	cmp	r3, sl
 800aedc:	bfa8      	it	ge
 800aede:	4653      	movge	r3, sl
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	4699      	mov	r9, r3
 800aee4:	dc37      	bgt.n	800af56 <_printf_float+0x33e>
 800aee6:	2300      	movs	r3, #0
 800aee8:	9307      	str	r3, [sp, #28]
 800aeea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aeee:	f104 021a 	add.w	r2, r4, #26
 800aef2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aef4:	9907      	ldr	r1, [sp, #28]
 800aef6:	9306      	str	r3, [sp, #24]
 800aef8:	eba3 0309 	sub.w	r3, r3, r9
 800aefc:	428b      	cmp	r3, r1
 800aefe:	dc31      	bgt.n	800af64 <_printf_float+0x34c>
 800af00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af02:	459a      	cmp	sl, r3
 800af04:	dc3b      	bgt.n	800af7e <_printf_float+0x366>
 800af06:	6823      	ldr	r3, [r4, #0]
 800af08:	07da      	lsls	r2, r3, #31
 800af0a:	d438      	bmi.n	800af7e <_printf_float+0x366>
 800af0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af0e:	ebaa 0903 	sub.w	r9, sl, r3
 800af12:	9b06      	ldr	r3, [sp, #24]
 800af14:	ebaa 0303 	sub.w	r3, sl, r3
 800af18:	4599      	cmp	r9, r3
 800af1a:	bfa8      	it	ge
 800af1c:	4699      	movge	r9, r3
 800af1e:	f1b9 0f00 	cmp.w	r9, #0
 800af22:	dc34      	bgt.n	800af8e <_printf_float+0x376>
 800af24:	f04f 0800 	mov.w	r8, #0
 800af28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af2c:	f104 0b1a 	add.w	fp, r4, #26
 800af30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af32:	ebaa 0303 	sub.w	r3, sl, r3
 800af36:	eba3 0309 	sub.w	r3, r3, r9
 800af3a:	4543      	cmp	r3, r8
 800af3c:	f77f af76 	ble.w	800ae2c <_printf_float+0x214>
 800af40:	2301      	movs	r3, #1
 800af42:	465a      	mov	r2, fp
 800af44:	4631      	mov	r1, r6
 800af46:	4628      	mov	r0, r5
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	f43f aeb0 	beq.w	800acb0 <_printf_float+0x98>
 800af50:	f108 0801 	add.w	r8, r8, #1
 800af54:	e7ec      	b.n	800af30 <_printf_float+0x318>
 800af56:	4642      	mov	r2, r8
 800af58:	4631      	mov	r1, r6
 800af5a:	4628      	mov	r0, r5
 800af5c:	47b8      	blx	r7
 800af5e:	3001      	adds	r0, #1
 800af60:	d1c1      	bne.n	800aee6 <_printf_float+0x2ce>
 800af62:	e6a5      	b.n	800acb0 <_printf_float+0x98>
 800af64:	2301      	movs	r3, #1
 800af66:	4631      	mov	r1, r6
 800af68:	4628      	mov	r0, r5
 800af6a:	9206      	str	r2, [sp, #24]
 800af6c:	47b8      	blx	r7
 800af6e:	3001      	adds	r0, #1
 800af70:	f43f ae9e 	beq.w	800acb0 <_printf_float+0x98>
 800af74:	9b07      	ldr	r3, [sp, #28]
 800af76:	9a06      	ldr	r2, [sp, #24]
 800af78:	3301      	adds	r3, #1
 800af7a:	9307      	str	r3, [sp, #28]
 800af7c:	e7b9      	b.n	800aef2 <_printf_float+0x2da>
 800af7e:	9b05      	ldr	r3, [sp, #20]
 800af80:	465a      	mov	r2, fp
 800af82:	4631      	mov	r1, r6
 800af84:	4628      	mov	r0, r5
 800af86:	47b8      	blx	r7
 800af88:	3001      	adds	r0, #1
 800af8a:	d1bf      	bne.n	800af0c <_printf_float+0x2f4>
 800af8c:	e690      	b.n	800acb0 <_printf_float+0x98>
 800af8e:	9a06      	ldr	r2, [sp, #24]
 800af90:	464b      	mov	r3, r9
 800af92:	4442      	add	r2, r8
 800af94:	4631      	mov	r1, r6
 800af96:	4628      	mov	r0, r5
 800af98:	47b8      	blx	r7
 800af9a:	3001      	adds	r0, #1
 800af9c:	d1c2      	bne.n	800af24 <_printf_float+0x30c>
 800af9e:	e687      	b.n	800acb0 <_printf_float+0x98>
 800afa0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800afa4:	f1b9 0f01 	cmp.w	r9, #1
 800afa8:	dc01      	bgt.n	800afae <_printf_float+0x396>
 800afaa:	07db      	lsls	r3, r3, #31
 800afac:	d536      	bpl.n	800b01c <_printf_float+0x404>
 800afae:	2301      	movs	r3, #1
 800afb0:	4642      	mov	r2, r8
 800afb2:	4631      	mov	r1, r6
 800afb4:	4628      	mov	r0, r5
 800afb6:	47b8      	blx	r7
 800afb8:	3001      	adds	r0, #1
 800afba:	f43f ae79 	beq.w	800acb0 <_printf_float+0x98>
 800afbe:	9b05      	ldr	r3, [sp, #20]
 800afc0:	465a      	mov	r2, fp
 800afc2:	4631      	mov	r1, r6
 800afc4:	4628      	mov	r0, r5
 800afc6:	47b8      	blx	r7
 800afc8:	3001      	adds	r0, #1
 800afca:	f43f ae71 	beq.w	800acb0 <_printf_float+0x98>
 800afce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800afd2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800afd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afda:	f109 39ff 	add.w	r9, r9, #4294967295
 800afde:	d018      	beq.n	800b012 <_printf_float+0x3fa>
 800afe0:	464b      	mov	r3, r9
 800afe2:	f108 0201 	add.w	r2, r8, #1
 800afe6:	4631      	mov	r1, r6
 800afe8:	4628      	mov	r0, r5
 800afea:	47b8      	blx	r7
 800afec:	3001      	adds	r0, #1
 800afee:	d10c      	bne.n	800b00a <_printf_float+0x3f2>
 800aff0:	e65e      	b.n	800acb0 <_printf_float+0x98>
 800aff2:	2301      	movs	r3, #1
 800aff4:	465a      	mov	r2, fp
 800aff6:	4631      	mov	r1, r6
 800aff8:	4628      	mov	r0, r5
 800affa:	47b8      	blx	r7
 800affc:	3001      	adds	r0, #1
 800affe:	f43f ae57 	beq.w	800acb0 <_printf_float+0x98>
 800b002:	f108 0801 	add.w	r8, r8, #1
 800b006:	45c8      	cmp	r8, r9
 800b008:	dbf3      	blt.n	800aff2 <_printf_float+0x3da>
 800b00a:	4653      	mov	r3, sl
 800b00c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b010:	e6dc      	b.n	800adcc <_printf_float+0x1b4>
 800b012:	f04f 0800 	mov.w	r8, #0
 800b016:	f104 0b1a 	add.w	fp, r4, #26
 800b01a:	e7f4      	b.n	800b006 <_printf_float+0x3ee>
 800b01c:	2301      	movs	r3, #1
 800b01e:	4642      	mov	r2, r8
 800b020:	e7e1      	b.n	800afe6 <_printf_float+0x3ce>
 800b022:	2301      	movs	r3, #1
 800b024:	464a      	mov	r2, r9
 800b026:	4631      	mov	r1, r6
 800b028:	4628      	mov	r0, r5
 800b02a:	47b8      	blx	r7
 800b02c:	3001      	adds	r0, #1
 800b02e:	f43f ae3f 	beq.w	800acb0 <_printf_float+0x98>
 800b032:	f108 0801 	add.w	r8, r8, #1
 800b036:	68e3      	ldr	r3, [r4, #12]
 800b038:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b03a:	1a5b      	subs	r3, r3, r1
 800b03c:	4543      	cmp	r3, r8
 800b03e:	dcf0      	bgt.n	800b022 <_printf_float+0x40a>
 800b040:	e6f8      	b.n	800ae34 <_printf_float+0x21c>
 800b042:	f04f 0800 	mov.w	r8, #0
 800b046:	f104 0919 	add.w	r9, r4, #25
 800b04a:	e7f4      	b.n	800b036 <_printf_float+0x41e>

0800b04c <_printf_common>:
 800b04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b050:	4616      	mov	r6, r2
 800b052:	4698      	mov	r8, r3
 800b054:	688a      	ldr	r2, [r1, #8]
 800b056:	690b      	ldr	r3, [r1, #16]
 800b058:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b05c:	4293      	cmp	r3, r2
 800b05e:	bfb8      	it	lt
 800b060:	4613      	movlt	r3, r2
 800b062:	6033      	str	r3, [r6, #0]
 800b064:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b068:	4607      	mov	r7, r0
 800b06a:	460c      	mov	r4, r1
 800b06c:	b10a      	cbz	r2, 800b072 <_printf_common+0x26>
 800b06e:	3301      	adds	r3, #1
 800b070:	6033      	str	r3, [r6, #0]
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	0699      	lsls	r1, r3, #26
 800b076:	bf42      	ittt	mi
 800b078:	6833      	ldrmi	r3, [r6, #0]
 800b07a:	3302      	addmi	r3, #2
 800b07c:	6033      	strmi	r3, [r6, #0]
 800b07e:	6825      	ldr	r5, [r4, #0]
 800b080:	f015 0506 	ands.w	r5, r5, #6
 800b084:	d106      	bne.n	800b094 <_printf_common+0x48>
 800b086:	f104 0a19 	add.w	sl, r4, #25
 800b08a:	68e3      	ldr	r3, [r4, #12]
 800b08c:	6832      	ldr	r2, [r6, #0]
 800b08e:	1a9b      	subs	r3, r3, r2
 800b090:	42ab      	cmp	r3, r5
 800b092:	dc26      	bgt.n	800b0e2 <_printf_common+0x96>
 800b094:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b098:	6822      	ldr	r2, [r4, #0]
 800b09a:	3b00      	subs	r3, #0
 800b09c:	bf18      	it	ne
 800b09e:	2301      	movne	r3, #1
 800b0a0:	0692      	lsls	r2, r2, #26
 800b0a2:	d42b      	bmi.n	800b0fc <_printf_common+0xb0>
 800b0a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b0a8:	4641      	mov	r1, r8
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	47c8      	blx	r9
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	d01e      	beq.n	800b0f0 <_printf_common+0xa4>
 800b0b2:	6823      	ldr	r3, [r4, #0]
 800b0b4:	6922      	ldr	r2, [r4, #16]
 800b0b6:	f003 0306 	and.w	r3, r3, #6
 800b0ba:	2b04      	cmp	r3, #4
 800b0bc:	bf02      	ittt	eq
 800b0be:	68e5      	ldreq	r5, [r4, #12]
 800b0c0:	6833      	ldreq	r3, [r6, #0]
 800b0c2:	1aed      	subeq	r5, r5, r3
 800b0c4:	68a3      	ldr	r3, [r4, #8]
 800b0c6:	bf0c      	ite	eq
 800b0c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0cc:	2500      	movne	r5, #0
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	bfc4      	itt	gt
 800b0d2:	1a9b      	subgt	r3, r3, r2
 800b0d4:	18ed      	addgt	r5, r5, r3
 800b0d6:	2600      	movs	r6, #0
 800b0d8:	341a      	adds	r4, #26
 800b0da:	42b5      	cmp	r5, r6
 800b0dc:	d11a      	bne.n	800b114 <_printf_common+0xc8>
 800b0de:	2000      	movs	r0, #0
 800b0e0:	e008      	b.n	800b0f4 <_printf_common+0xa8>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	4652      	mov	r2, sl
 800b0e6:	4641      	mov	r1, r8
 800b0e8:	4638      	mov	r0, r7
 800b0ea:	47c8      	blx	r9
 800b0ec:	3001      	adds	r0, #1
 800b0ee:	d103      	bne.n	800b0f8 <_printf_common+0xac>
 800b0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0f8:	3501      	adds	r5, #1
 800b0fa:	e7c6      	b.n	800b08a <_printf_common+0x3e>
 800b0fc:	18e1      	adds	r1, r4, r3
 800b0fe:	1c5a      	adds	r2, r3, #1
 800b100:	2030      	movs	r0, #48	@ 0x30
 800b102:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b106:	4422      	add	r2, r4
 800b108:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b10c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b110:	3302      	adds	r3, #2
 800b112:	e7c7      	b.n	800b0a4 <_printf_common+0x58>
 800b114:	2301      	movs	r3, #1
 800b116:	4622      	mov	r2, r4
 800b118:	4641      	mov	r1, r8
 800b11a:	4638      	mov	r0, r7
 800b11c:	47c8      	blx	r9
 800b11e:	3001      	adds	r0, #1
 800b120:	d0e6      	beq.n	800b0f0 <_printf_common+0xa4>
 800b122:	3601      	adds	r6, #1
 800b124:	e7d9      	b.n	800b0da <_printf_common+0x8e>
	...

0800b128 <_printf_i>:
 800b128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b12c:	7e0f      	ldrb	r7, [r1, #24]
 800b12e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b130:	2f78      	cmp	r7, #120	@ 0x78
 800b132:	4691      	mov	r9, r2
 800b134:	4680      	mov	r8, r0
 800b136:	460c      	mov	r4, r1
 800b138:	469a      	mov	sl, r3
 800b13a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b13e:	d807      	bhi.n	800b150 <_printf_i+0x28>
 800b140:	2f62      	cmp	r7, #98	@ 0x62
 800b142:	d80a      	bhi.n	800b15a <_printf_i+0x32>
 800b144:	2f00      	cmp	r7, #0
 800b146:	f000 80d1 	beq.w	800b2ec <_printf_i+0x1c4>
 800b14a:	2f58      	cmp	r7, #88	@ 0x58
 800b14c:	f000 80b8 	beq.w	800b2c0 <_printf_i+0x198>
 800b150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b154:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b158:	e03a      	b.n	800b1d0 <_printf_i+0xa8>
 800b15a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b15e:	2b15      	cmp	r3, #21
 800b160:	d8f6      	bhi.n	800b150 <_printf_i+0x28>
 800b162:	a101      	add	r1, pc, #4	@ (adr r1, 800b168 <_printf_i+0x40>)
 800b164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b168:	0800b1c1 	.word	0x0800b1c1
 800b16c:	0800b1d5 	.word	0x0800b1d5
 800b170:	0800b151 	.word	0x0800b151
 800b174:	0800b151 	.word	0x0800b151
 800b178:	0800b151 	.word	0x0800b151
 800b17c:	0800b151 	.word	0x0800b151
 800b180:	0800b1d5 	.word	0x0800b1d5
 800b184:	0800b151 	.word	0x0800b151
 800b188:	0800b151 	.word	0x0800b151
 800b18c:	0800b151 	.word	0x0800b151
 800b190:	0800b151 	.word	0x0800b151
 800b194:	0800b2d3 	.word	0x0800b2d3
 800b198:	0800b1ff 	.word	0x0800b1ff
 800b19c:	0800b28d 	.word	0x0800b28d
 800b1a0:	0800b151 	.word	0x0800b151
 800b1a4:	0800b151 	.word	0x0800b151
 800b1a8:	0800b2f5 	.word	0x0800b2f5
 800b1ac:	0800b151 	.word	0x0800b151
 800b1b0:	0800b1ff 	.word	0x0800b1ff
 800b1b4:	0800b151 	.word	0x0800b151
 800b1b8:	0800b151 	.word	0x0800b151
 800b1bc:	0800b295 	.word	0x0800b295
 800b1c0:	6833      	ldr	r3, [r6, #0]
 800b1c2:	1d1a      	adds	r2, r3, #4
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	6032      	str	r2, [r6, #0]
 800b1c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	e09c      	b.n	800b30e <_printf_i+0x1e6>
 800b1d4:	6833      	ldr	r3, [r6, #0]
 800b1d6:	6820      	ldr	r0, [r4, #0]
 800b1d8:	1d19      	adds	r1, r3, #4
 800b1da:	6031      	str	r1, [r6, #0]
 800b1dc:	0606      	lsls	r6, r0, #24
 800b1de:	d501      	bpl.n	800b1e4 <_printf_i+0xbc>
 800b1e0:	681d      	ldr	r5, [r3, #0]
 800b1e2:	e003      	b.n	800b1ec <_printf_i+0xc4>
 800b1e4:	0645      	lsls	r5, r0, #25
 800b1e6:	d5fb      	bpl.n	800b1e0 <_printf_i+0xb8>
 800b1e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b1ec:	2d00      	cmp	r5, #0
 800b1ee:	da03      	bge.n	800b1f8 <_printf_i+0xd0>
 800b1f0:	232d      	movs	r3, #45	@ 0x2d
 800b1f2:	426d      	negs	r5, r5
 800b1f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1f8:	4858      	ldr	r0, [pc, #352]	@ (800b35c <_printf_i+0x234>)
 800b1fa:	230a      	movs	r3, #10
 800b1fc:	e011      	b.n	800b222 <_printf_i+0xfa>
 800b1fe:	6821      	ldr	r1, [r4, #0]
 800b200:	6833      	ldr	r3, [r6, #0]
 800b202:	0608      	lsls	r0, r1, #24
 800b204:	f853 5b04 	ldr.w	r5, [r3], #4
 800b208:	d402      	bmi.n	800b210 <_printf_i+0xe8>
 800b20a:	0649      	lsls	r1, r1, #25
 800b20c:	bf48      	it	mi
 800b20e:	b2ad      	uxthmi	r5, r5
 800b210:	2f6f      	cmp	r7, #111	@ 0x6f
 800b212:	4852      	ldr	r0, [pc, #328]	@ (800b35c <_printf_i+0x234>)
 800b214:	6033      	str	r3, [r6, #0]
 800b216:	bf14      	ite	ne
 800b218:	230a      	movne	r3, #10
 800b21a:	2308      	moveq	r3, #8
 800b21c:	2100      	movs	r1, #0
 800b21e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b222:	6866      	ldr	r6, [r4, #4]
 800b224:	60a6      	str	r6, [r4, #8]
 800b226:	2e00      	cmp	r6, #0
 800b228:	db05      	blt.n	800b236 <_printf_i+0x10e>
 800b22a:	6821      	ldr	r1, [r4, #0]
 800b22c:	432e      	orrs	r6, r5
 800b22e:	f021 0104 	bic.w	r1, r1, #4
 800b232:	6021      	str	r1, [r4, #0]
 800b234:	d04b      	beq.n	800b2ce <_printf_i+0x1a6>
 800b236:	4616      	mov	r6, r2
 800b238:	fbb5 f1f3 	udiv	r1, r5, r3
 800b23c:	fb03 5711 	mls	r7, r3, r1, r5
 800b240:	5dc7      	ldrb	r7, [r0, r7]
 800b242:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b246:	462f      	mov	r7, r5
 800b248:	42bb      	cmp	r3, r7
 800b24a:	460d      	mov	r5, r1
 800b24c:	d9f4      	bls.n	800b238 <_printf_i+0x110>
 800b24e:	2b08      	cmp	r3, #8
 800b250:	d10b      	bne.n	800b26a <_printf_i+0x142>
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	07df      	lsls	r7, r3, #31
 800b256:	d508      	bpl.n	800b26a <_printf_i+0x142>
 800b258:	6923      	ldr	r3, [r4, #16]
 800b25a:	6861      	ldr	r1, [r4, #4]
 800b25c:	4299      	cmp	r1, r3
 800b25e:	bfde      	ittt	le
 800b260:	2330      	movle	r3, #48	@ 0x30
 800b262:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b266:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b26a:	1b92      	subs	r2, r2, r6
 800b26c:	6122      	str	r2, [r4, #16]
 800b26e:	f8cd a000 	str.w	sl, [sp]
 800b272:	464b      	mov	r3, r9
 800b274:	aa03      	add	r2, sp, #12
 800b276:	4621      	mov	r1, r4
 800b278:	4640      	mov	r0, r8
 800b27a:	f7ff fee7 	bl	800b04c <_printf_common>
 800b27e:	3001      	adds	r0, #1
 800b280:	d14a      	bne.n	800b318 <_printf_i+0x1f0>
 800b282:	f04f 30ff 	mov.w	r0, #4294967295
 800b286:	b004      	add	sp, #16
 800b288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b28c:	6823      	ldr	r3, [r4, #0]
 800b28e:	f043 0320 	orr.w	r3, r3, #32
 800b292:	6023      	str	r3, [r4, #0]
 800b294:	4832      	ldr	r0, [pc, #200]	@ (800b360 <_printf_i+0x238>)
 800b296:	2778      	movs	r7, #120	@ 0x78
 800b298:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	6831      	ldr	r1, [r6, #0]
 800b2a0:	061f      	lsls	r7, r3, #24
 800b2a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b2a6:	d402      	bmi.n	800b2ae <_printf_i+0x186>
 800b2a8:	065f      	lsls	r7, r3, #25
 800b2aa:	bf48      	it	mi
 800b2ac:	b2ad      	uxthmi	r5, r5
 800b2ae:	6031      	str	r1, [r6, #0]
 800b2b0:	07d9      	lsls	r1, r3, #31
 800b2b2:	bf44      	itt	mi
 800b2b4:	f043 0320 	orrmi.w	r3, r3, #32
 800b2b8:	6023      	strmi	r3, [r4, #0]
 800b2ba:	b11d      	cbz	r5, 800b2c4 <_printf_i+0x19c>
 800b2bc:	2310      	movs	r3, #16
 800b2be:	e7ad      	b.n	800b21c <_printf_i+0xf4>
 800b2c0:	4826      	ldr	r0, [pc, #152]	@ (800b35c <_printf_i+0x234>)
 800b2c2:	e7e9      	b.n	800b298 <_printf_i+0x170>
 800b2c4:	6823      	ldr	r3, [r4, #0]
 800b2c6:	f023 0320 	bic.w	r3, r3, #32
 800b2ca:	6023      	str	r3, [r4, #0]
 800b2cc:	e7f6      	b.n	800b2bc <_printf_i+0x194>
 800b2ce:	4616      	mov	r6, r2
 800b2d0:	e7bd      	b.n	800b24e <_printf_i+0x126>
 800b2d2:	6833      	ldr	r3, [r6, #0]
 800b2d4:	6825      	ldr	r5, [r4, #0]
 800b2d6:	6961      	ldr	r1, [r4, #20]
 800b2d8:	1d18      	adds	r0, r3, #4
 800b2da:	6030      	str	r0, [r6, #0]
 800b2dc:	062e      	lsls	r6, r5, #24
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	d501      	bpl.n	800b2e6 <_printf_i+0x1be>
 800b2e2:	6019      	str	r1, [r3, #0]
 800b2e4:	e002      	b.n	800b2ec <_printf_i+0x1c4>
 800b2e6:	0668      	lsls	r0, r5, #25
 800b2e8:	d5fb      	bpl.n	800b2e2 <_printf_i+0x1ba>
 800b2ea:	8019      	strh	r1, [r3, #0]
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	6123      	str	r3, [r4, #16]
 800b2f0:	4616      	mov	r6, r2
 800b2f2:	e7bc      	b.n	800b26e <_printf_i+0x146>
 800b2f4:	6833      	ldr	r3, [r6, #0]
 800b2f6:	1d1a      	adds	r2, r3, #4
 800b2f8:	6032      	str	r2, [r6, #0]
 800b2fa:	681e      	ldr	r6, [r3, #0]
 800b2fc:	6862      	ldr	r2, [r4, #4]
 800b2fe:	2100      	movs	r1, #0
 800b300:	4630      	mov	r0, r6
 800b302:	f7f4 ffed 	bl	80002e0 <memchr>
 800b306:	b108      	cbz	r0, 800b30c <_printf_i+0x1e4>
 800b308:	1b80      	subs	r0, r0, r6
 800b30a:	6060      	str	r0, [r4, #4]
 800b30c:	6863      	ldr	r3, [r4, #4]
 800b30e:	6123      	str	r3, [r4, #16]
 800b310:	2300      	movs	r3, #0
 800b312:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b316:	e7aa      	b.n	800b26e <_printf_i+0x146>
 800b318:	6923      	ldr	r3, [r4, #16]
 800b31a:	4632      	mov	r2, r6
 800b31c:	4649      	mov	r1, r9
 800b31e:	4640      	mov	r0, r8
 800b320:	47d0      	blx	sl
 800b322:	3001      	adds	r0, #1
 800b324:	d0ad      	beq.n	800b282 <_printf_i+0x15a>
 800b326:	6823      	ldr	r3, [r4, #0]
 800b328:	079b      	lsls	r3, r3, #30
 800b32a:	d413      	bmi.n	800b354 <_printf_i+0x22c>
 800b32c:	68e0      	ldr	r0, [r4, #12]
 800b32e:	9b03      	ldr	r3, [sp, #12]
 800b330:	4298      	cmp	r0, r3
 800b332:	bfb8      	it	lt
 800b334:	4618      	movlt	r0, r3
 800b336:	e7a6      	b.n	800b286 <_printf_i+0x15e>
 800b338:	2301      	movs	r3, #1
 800b33a:	4632      	mov	r2, r6
 800b33c:	4649      	mov	r1, r9
 800b33e:	4640      	mov	r0, r8
 800b340:	47d0      	blx	sl
 800b342:	3001      	adds	r0, #1
 800b344:	d09d      	beq.n	800b282 <_printf_i+0x15a>
 800b346:	3501      	adds	r5, #1
 800b348:	68e3      	ldr	r3, [r4, #12]
 800b34a:	9903      	ldr	r1, [sp, #12]
 800b34c:	1a5b      	subs	r3, r3, r1
 800b34e:	42ab      	cmp	r3, r5
 800b350:	dcf2      	bgt.n	800b338 <_printf_i+0x210>
 800b352:	e7eb      	b.n	800b32c <_printf_i+0x204>
 800b354:	2500      	movs	r5, #0
 800b356:	f104 0619 	add.w	r6, r4, #25
 800b35a:	e7f5      	b.n	800b348 <_printf_i+0x220>
 800b35c:	0800d6f2 	.word	0x0800d6f2
 800b360:	0800d703 	.word	0x0800d703

0800b364 <std>:
 800b364:	2300      	movs	r3, #0
 800b366:	b510      	push	{r4, lr}
 800b368:	4604      	mov	r4, r0
 800b36a:	e9c0 3300 	strd	r3, r3, [r0]
 800b36e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b372:	6083      	str	r3, [r0, #8]
 800b374:	8181      	strh	r1, [r0, #12]
 800b376:	6643      	str	r3, [r0, #100]	@ 0x64
 800b378:	81c2      	strh	r2, [r0, #14]
 800b37a:	6183      	str	r3, [r0, #24]
 800b37c:	4619      	mov	r1, r3
 800b37e:	2208      	movs	r2, #8
 800b380:	305c      	adds	r0, #92	@ 0x5c
 800b382:	f000 f916 	bl	800b5b2 <memset>
 800b386:	4b0d      	ldr	r3, [pc, #52]	@ (800b3bc <std+0x58>)
 800b388:	6263      	str	r3, [r4, #36]	@ 0x24
 800b38a:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c0 <std+0x5c>)
 800b38c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b38e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c4 <std+0x60>)
 800b390:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b392:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c8 <std+0x64>)
 800b394:	6323      	str	r3, [r4, #48]	@ 0x30
 800b396:	4b0d      	ldr	r3, [pc, #52]	@ (800b3cc <std+0x68>)
 800b398:	6224      	str	r4, [r4, #32]
 800b39a:	429c      	cmp	r4, r3
 800b39c:	d006      	beq.n	800b3ac <std+0x48>
 800b39e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b3a2:	4294      	cmp	r4, r2
 800b3a4:	d002      	beq.n	800b3ac <std+0x48>
 800b3a6:	33d0      	adds	r3, #208	@ 0xd0
 800b3a8:	429c      	cmp	r4, r3
 800b3aa:	d105      	bne.n	800b3b8 <std+0x54>
 800b3ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b3b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3b4:	f000 b97a 	b.w	800b6ac <__retarget_lock_init_recursive>
 800b3b8:	bd10      	pop	{r4, pc}
 800b3ba:	bf00      	nop
 800b3bc:	0800b52d 	.word	0x0800b52d
 800b3c0:	0800b54f 	.word	0x0800b54f
 800b3c4:	0800b587 	.word	0x0800b587
 800b3c8:	0800b5ab 	.word	0x0800b5ab
 800b3cc:	24000430 	.word	0x24000430

0800b3d0 <stdio_exit_handler>:
 800b3d0:	4a02      	ldr	r2, [pc, #8]	@ (800b3dc <stdio_exit_handler+0xc>)
 800b3d2:	4903      	ldr	r1, [pc, #12]	@ (800b3e0 <stdio_exit_handler+0x10>)
 800b3d4:	4803      	ldr	r0, [pc, #12]	@ (800b3e4 <stdio_exit_handler+0x14>)
 800b3d6:	f000 b869 	b.w	800b4ac <_fwalk_sglue>
 800b3da:	bf00      	nop
 800b3dc:	24000028 	.word	0x24000028
 800b3e0:	0800cf31 	.word	0x0800cf31
 800b3e4:	24000038 	.word	0x24000038

0800b3e8 <cleanup_stdio>:
 800b3e8:	6841      	ldr	r1, [r0, #4]
 800b3ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b41c <cleanup_stdio+0x34>)
 800b3ec:	4299      	cmp	r1, r3
 800b3ee:	b510      	push	{r4, lr}
 800b3f0:	4604      	mov	r4, r0
 800b3f2:	d001      	beq.n	800b3f8 <cleanup_stdio+0x10>
 800b3f4:	f001 fd9c 	bl	800cf30 <_fflush_r>
 800b3f8:	68a1      	ldr	r1, [r4, #8]
 800b3fa:	4b09      	ldr	r3, [pc, #36]	@ (800b420 <cleanup_stdio+0x38>)
 800b3fc:	4299      	cmp	r1, r3
 800b3fe:	d002      	beq.n	800b406 <cleanup_stdio+0x1e>
 800b400:	4620      	mov	r0, r4
 800b402:	f001 fd95 	bl	800cf30 <_fflush_r>
 800b406:	68e1      	ldr	r1, [r4, #12]
 800b408:	4b06      	ldr	r3, [pc, #24]	@ (800b424 <cleanup_stdio+0x3c>)
 800b40a:	4299      	cmp	r1, r3
 800b40c:	d004      	beq.n	800b418 <cleanup_stdio+0x30>
 800b40e:	4620      	mov	r0, r4
 800b410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b414:	f001 bd8c 	b.w	800cf30 <_fflush_r>
 800b418:	bd10      	pop	{r4, pc}
 800b41a:	bf00      	nop
 800b41c:	24000430 	.word	0x24000430
 800b420:	24000498 	.word	0x24000498
 800b424:	24000500 	.word	0x24000500

0800b428 <global_stdio_init.part.0>:
 800b428:	b510      	push	{r4, lr}
 800b42a:	4b0b      	ldr	r3, [pc, #44]	@ (800b458 <global_stdio_init.part.0+0x30>)
 800b42c:	4c0b      	ldr	r4, [pc, #44]	@ (800b45c <global_stdio_init.part.0+0x34>)
 800b42e:	4a0c      	ldr	r2, [pc, #48]	@ (800b460 <global_stdio_init.part.0+0x38>)
 800b430:	601a      	str	r2, [r3, #0]
 800b432:	4620      	mov	r0, r4
 800b434:	2200      	movs	r2, #0
 800b436:	2104      	movs	r1, #4
 800b438:	f7ff ff94 	bl	800b364 <std>
 800b43c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b440:	2201      	movs	r2, #1
 800b442:	2109      	movs	r1, #9
 800b444:	f7ff ff8e 	bl	800b364 <std>
 800b448:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b44c:	2202      	movs	r2, #2
 800b44e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b452:	2112      	movs	r1, #18
 800b454:	f7ff bf86 	b.w	800b364 <std>
 800b458:	24000568 	.word	0x24000568
 800b45c:	24000430 	.word	0x24000430
 800b460:	0800b3d1 	.word	0x0800b3d1

0800b464 <__sfp_lock_acquire>:
 800b464:	4801      	ldr	r0, [pc, #4]	@ (800b46c <__sfp_lock_acquire+0x8>)
 800b466:	f000 b922 	b.w	800b6ae <__retarget_lock_acquire_recursive>
 800b46a:	bf00      	nop
 800b46c:	24000571 	.word	0x24000571

0800b470 <__sfp_lock_release>:
 800b470:	4801      	ldr	r0, [pc, #4]	@ (800b478 <__sfp_lock_release+0x8>)
 800b472:	f000 b91d 	b.w	800b6b0 <__retarget_lock_release_recursive>
 800b476:	bf00      	nop
 800b478:	24000571 	.word	0x24000571

0800b47c <__sinit>:
 800b47c:	b510      	push	{r4, lr}
 800b47e:	4604      	mov	r4, r0
 800b480:	f7ff fff0 	bl	800b464 <__sfp_lock_acquire>
 800b484:	6a23      	ldr	r3, [r4, #32]
 800b486:	b11b      	cbz	r3, 800b490 <__sinit+0x14>
 800b488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b48c:	f7ff bff0 	b.w	800b470 <__sfp_lock_release>
 800b490:	4b04      	ldr	r3, [pc, #16]	@ (800b4a4 <__sinit+0x28>)
 800b492:	6223      	str	r3, [r4, #32]
 800b494:	4b04      	ldr	r3, [pc, #16]	@ (800b4a8 <__sinit+0x2c>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d1f5      	bne.n	800b488 <__sinit+0xc>
 800b49c:	f7ff ffc4 	bl	800b428 <global_stdio_init.part.0>
 800b4a0:	e7f2      	b.n	800b488 <__sinit+0xc>
 800b4a2:	bf00      	nop
 800b4a4:	0800b3e9 	.word	0x0800b3e9
 800b4a8:	24000568 	.word	0x24000568

0800b4ac <_fwalk_sglue>:
 800b4ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4b0:	4607      	mov	r7, r0
 800b4b2:	4688      	mov	r8, r1
 800b4b4:	4614      	mov	r4, r2
 800b4b6:	2600      	movs	r6, #0
 800b4b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4bc:	f1b9 0901 	subs.w	r9, r9, #1
 800b4c0:	d505      	bpl.n	800b4ce <_fwalk_sglue+0x22>
 800b4c2:	6824      	ldr	r4, [r4, #0]
 800b4c4:	2c00      	cmp	r4, #0
 800b4c6:	d1f7      	bne.n	800b4b8 <_fwalk_sglue+0xc>
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ce:	89ab      	ldrh	r3, [r5, #12]
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d907      	bls.n	800b4e4 <_fwalk_sglue+0x38>
 800b4d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	d003      	beq.n	800b4e4 <_fwalk_sglue+0x38>
 800b4dc:	4629      	mov	r1, r5
 800b4de:	4638      	mov	r0, r7
 800b4e0:	47c0      	blx	r8
 800b4e2:	4306      	orrs	r6, r0
 800b4e4:	3568      	adds	r5, #104	@ 0x68
 800b4e6:	e7e9      	b.n	800b4bc <_fwalk_sglue+0x10>

0800b4e8 <siprintf>:
 800b4e8:	b40e      	push	{r1, r2, r3}
 800b4ea:	b510      	push	{r4, lr}
 800b4ec:	b09d      	sub	sp, #116	@ 0x74
 800b4ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b4f0:	9002      	str	r0, [sp, #8]
 800b4f2:	9006      	str	r0, [sp, #24]
 800b4f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b4f8:	480a      	ldr	r0, [pc, #40]	@ (800b524 <siprintf+0x3c>)
 800b4fa:	9107      	str	r1, [sp, #28]
 800b4fc:	9104      	str	r1, [sp, #16]
 800b4fe:	490a      	ldr	r1, [pc, #40]	@ (800b528 <siprintf+0x40>)
 800b500:	f853 2b04 	ldr.w	r2, [r3], #4
 800b504:	9105      	str	r1, [sp, #20]
 800b506:	2400      	movs	r4, #0
 800b508:	a902      	add	r1, sp, #8
 800b50a:	6800      	ldr	r0, [r0, #0]
 800b50c:	9301      	str	r3, [sp, #4]
 800b50e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b510:	f001 fb8e 	bl	800cc30 <_svfiprintf_r>
 800b514:	9b02      	ldr	r3, [sp, #8]
 800b516:	701c      	strb	r4, [r3, #0]
 800b518:	b01d      	add	sp, #116	@ 0x74
 800b51a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b51e:	b003      	add	sp, #12
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	24000034 	.word	0x24000034
 800b528:	ffff0208 	.word	0xffff0208

0800b52c <__sread>:
 800b52c:	b510      	push	{r4, lr}
 800b52e:	460c      	mov	r4, r1
 800b530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b534:	f000 f86c 	bl	800b610 <_read_r>
 800b538:	2800      	cmp	r0, #0
 800b53a:	bfab      	itete	ge
 800b53c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b53e:	89a3      	ldrhlt	r3, [r4, #12]
 800b540:	181b      	addge	r3, r3, r0
 800b542:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b546:	bfac      	ite	ge
 800b548:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b54a:	81a3      	strhlt	r3, [r4, #12]
 800b54c:	bd10      	pop	{r4, pc}

0800b54e <__swrite>:
 800b54e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b552:	461f      	mov	r7, r3
 800b554:	898b      	ldrh	r3, [r1, #12]
 800b556:	05db      	lsls	r3, r3, #23
 800b558:	4605      	mov	r5, r0
 800b55a:	460c      	mov	r4, r1
 800b55c:	4616      	mov	r6, r2
 800b55e:	d505      	bpl.n	800b56c <__swrite+0x1e>
 800b560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b564:	2302      	movs	r3, #2
 800b566:	2200      	movs	r2, #0
 800b568:	f000 f840 	bl	800b5ec <_lseek_r>
 800b56c:	89a3      	ldrh	r3, [r4, #12]
 800b56e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b572:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b576:	81a3      	strh	r3, [r4, #12]
 800b578:	4632      	mov	r2, r6
 800b57a:	463b      	mov	r3, r7
 800b57c:	4628      	mov	r0, r5
 800b57e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b582:	f000 b857 	b.w	800b634 <_write_r>

0800b586 <__sseek>:
 800b586:	b510      	push	{r4, lr}
 800b588:	460c      	mov	r4, r1
 800b58a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b58e:	f000 f82d 	bl	800b5ec <_lseek_r>
 800b592:	1c43      	adds	r3, r0, #1
 800b594:	89a3      	ldrh	r3, [r4, #12]
 800b596:	bf15      	itete	ne
 800b598:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b59a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b59e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5a2:	81a3      	strheq	r3, [r4, #12]
 800b5a4:	bf18      	it	ne
 800b5a6:	81a3      	strhne	r3, [r4, #12]
 800b5a8:	bd10      	pop	{r4, pc}

0800b5aa <__sclose>:
 800b5aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ae:	f000 b80d 	b.w	800b5cc <_close_r>

0800b5b2 <memset>:
 800b5b2:	4402      	add	r2, r0
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d100      	bne.n	800b5bc <memset+0xa>
 800b5ba:	4770      	bx	lr
 800b5bc:	f803 1b01 	strb.w	r1, [r3], #1
 800b5c0:	e7f9      	b.n	800b5b6 <memset+0x4>
	...

0800b5c4 <_localeconv_r>:
 800b5c4:	4800      	ldr	r0, [pc, #0]	@ (800b5c8 <_localeconv_r+0x4>)
 800b5c6:	4770      	bx	lr
 800b5c8:	24000174 	.word	0x24000174

0800b5cc <_close_r>:
 800b5cc:	b538      	push	{r3, r4, r5, lr}
 800b5ce:	4d06      	ldr	r5, [pc, #24]	@ (800b5e8 <_close_r+0x1c>)
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	4604      	mov	r4, r0
 800b5d4:	4608      	mov	r0, r1
 800b5d6:	602b      	str	r3, [r5, #0]
 800b5d8:	f7f6 ff00 	bl	80023dc <_close>
 800b5dc:	1c43      	adds	r3, r0, #1
 800b5de:	d102      	bne.n	800b5e6 <_close_r+0x1a>
 800b5e0:	682b      	ldr	r3, [r5, #0]
 800b5e2:	b103      	cbz	r3, 800b5e6 <_close_r+0x1a>
 800b5e4:	6023      	str	r3, [r4, #0]
 800b5e6:	bd38      	pop	{r3, r4, r5, pc}
 800b5e8:	2400056c 	.word	0x2400056c

0800b5ec <_lseek_r>:
 800b5ec:	b538      	push	{r3, r4, r5, lr}
 800b5ee:	4d07      	ldr	r5, [pc, #28]	@ (800b60c <_lseek_r+0x20>)
 800b5f0:	4604      	mov	r4, r0
 800b5f2:	4608      	mov	r0, r1
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	602a      	str	r2, [r5, #0]
 800b5fa:	461a      	mov	r2, r3
 800b5fc:	f7f6 ff15 	bl	800242a <_lseek>
 800b600:	1c43      	adds	r3, r0, #1
 800b602:	d102      	bne.n	800b60a <_lseek_r+0x1e>
 800b604:	682b      	ldr	r3, [r5, #0]
 800b606:	b103      	cbz	r3, 800b60a <_lseek_r+0x1e>
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	bd38      	pop	{r3, r4, r5, pc}
 800b60c:	2400056c 	.word	0x2400056c

0800b610 <_read_r>:
 800b610:	b538      	push	{r3, r4, r5, lr}
 800b612:	4d07      	ldr	r5, [pc, #28]	@ (800b630 <_read_r+0x20>)
 800b614:	4604      	mov	r4, r0
 800b616:	4608      	mov	r0, r1
 800b618:	4611      	mov	r1, r2
 800b61a:	2200      	movs	r2, #0
 800b61c:	602a      	str	r2, [r5, #0]
 800b61e:	461a      	mov	r2, r3
 800b620:	f7f6 fea3 	bl	800236a <_read>
 800b624:	1c43      	adds	r3, r0, #1
 800b626:	d102      	bne.n	800b62e <_read_r+0x1e>
 800b628:	682b      	ldr	r3, [r5, #0]
 800b62a:	b103      	cbz	r3, 800b62e <_read_r+0x1e>
 800b62c:	6023      	str	r3, [r4, #0]
 800b62e:	bd38      	pop	{r3, r4, r5, pc}
 800b630:	2400056c 	.word	0x2400056c

0800b634 <_write_r>:
 800b634:	b538      	push	{r3, r4, r5, lr}
 800b636:	4d07      	ldr	r5, [pc, #28]	@ (800b654 <_write_r+0x20>)
 800b638:	4604      	mov	r4, r0
 800b63a:	4608      	mov	r0, r1
 800b63c:	4611      	mov	r1, r2
 800b63e:	2200      	movs	r2, #0
 800b640:	602a      	str	r2, [r5, #0]
 800b642:	461a      	mov	r2, r3
 800b644:	f7f6 feae 	bl	80023a4 <_write>
 800b648:	1c43      	adds	r3, r0, #1
 800b64a:	d102      	bne.n	800b652 <_write_r+0x1e>
 800b64c:	682b      	ldr	r3, [r5, #0]
 800b64e:	b103      	cbz	r3, 800b652 <_write_r+0x1e>
 800b650:	6023      	str	r3, [r4, #0]
 800b652:	bd38      	pop	{r3, r4, r5, pc}
 800b654:	2400056c 	.word	0x2400056c

0800b658 <__errno>:
 800b658:	4b01      	ldr	r3, [pc, #4]	@ (800b660 <__errno+0x8>)
 800b65a:	6818      	ldr	r0, [r3, #0]
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	24000034 	.word	0x24000034

0800b664 <__libc_init_array>:
 800b664:	b570      	push	{r4, r5, r6, lr}
 800b666:	4d0d      	ldr	r5, [pc, #52]	@ (800b69c <__libc_init_array+0x38>)
 800b668:	4c0d      	ldr	r4, [pc, #52]	@ (800b6a0 <__libc_init_array+0x3c>)
 800b66a:	1b64      	subs	r4, r4, r5
 800b66c:	10a4      	asrs	r4, r4, #2
 800b66e:	2600      	movs	r6, #0
 800b670:	42a6      	cmp	r6, r4
 800b672:	d109      	bne.n	800b688 <__libc_init_array+0x24>
 800b674:	4d0b      	ldr	r5, [pc, #44]	@ (800b6a4 <__libc_init_array+0x40>)
 800b676:	4c0c      	ldr	r4, [pc, #48]	@ (800b6a8 <__libc_init_array+0x44>)
 800b678:	f001 fff8 	bl	800d66c <_init>
 800b67c:	1b64      	subs	r4, r4, r5
 800b67e:	10a4      	asrs	r4, r4, #2
 800b680:	2600      	movs	r6, #0
 800b682:	42a6      	cmp	r6, r4
 800b684:	d105      	bne.n	800b692 <__libc_init_array+0x2e>
 800b686:	bd70      	pop	{r4, r5, r6, pc}
 800b688:	f855 3b04 	ldr.w	r3, [r5], #4
 800b68c:	4798      	blx	r3
 800b68e:	3601      	adds	r6, #1
 800b690:	e7ee      	b.n	800b670 <__libc_init_array+0xc>
 800b692:	f855 3b04 	ldr.w	r3, [r5], #4
 800b696:	4798      	blx	r3
 800b698:	3601      	adds	r6, #1
 800b69a:	e7f2      	b.n	800b682 <__libc_init_array+0x1e>
 800b69c:	0800da5c 	.word	0x0800da5c
 800b6a0:	0800da5c 	.word	0x0800da5c
 800b6a4:	0800da5c 	.word	0x0800da5c
 800b6a8:	0800da60 	.word	0x0800da60

0800b6ac <__retarget_lock_init_recursive>:
 800b6ac:	4770      	bx	lr

0800b6ae <__retarget_lock_acquire_recursive>:
 800b6ae:	4770      	bx	lr

0800b6b0 <__retarget_lock_release_recursive>:
 800b6b0:	4770      	bx	lr

0800b6b2 <quorem>:
 800b6b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b6:	6903      	ldr	r3, [r0, #16]
 800b6b8:	690c      	ldr	r4, [r1, #16]
 800b6ba:	42a3      	cmp	r3, r4
 800b6bc:	4607      	mov	r7, r0
 800b6be:	db7e      	blt.n	800b7be <quorem+0x10c>
 800b6c0:	3c01      	subs	r4, #1
 800b6c2:	f101 0814 	add.w	r8, r1, #20
 800b6c6:	00a3      	lsls	r3, r4, #2
 800b6c8:	f100 0514 	add.w	r5, r0, #20
 800b6cc:	9300      	str	r3, [sp, #0]
 800b6ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6d2:	9301      	str	r3, [sp, #4]
 800b6d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b6d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6dc:	3301      	adds	r3, #1
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b6e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b6e8:	d32e      	bcc.n	800b748 <quorem+0x96>
 800b6ea:	f04f 0a00 	mov.w	sl, #0
 800b6ee:	46c4      	mov	ip, r8
 800b6f0:	46ae      	mov	lr, r5
 800b6f2:	46d3      	mov	fp, sl
 800b6f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b6f8:	b298      	uxth	r0, r3
 800b6fa:	fb06 a000 	mla	r0, r6, r0, sl
 800b6fe:	0c02      	lsrs	r2, r0, #16
 800b700:	0c1b      	lsrs	r3, r3, #16
 800b702:	fb06 2303 	mla	r3, r6, r3, r2
 800b706:	f8de 2000 	ldr.w	r2, [lr]
 800b70a:	b280      	uxth	r0, r0
 800b70c:	b292      	uxth	r2, r2
 800b70e:	1a12      	subs	r2, r2, r0
 800b710:	445a      	add	r2, fp
 800b712:	f8de 0000 	ldr.w	r0, [lr]
 800b716:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b720:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b724:	b292      	uxth	r2, r2
 800b726:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b72a:	45e1      	cmp	r9, ip
 800b72c:	f84e 2b04 	str.w	r2, [lr], #4
 800b730:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b734:	d2de      	bcs.n	800b6f4 <quorem+0x42>
 800b736:	9b00      	ldr	r3, [sp, #0]
 800b738:	58eb      	ldr	r3, [r5, r3]
 800b73a:	b92b      	cbnz	r3, 800b748 <quorem+0x96>
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	3b04      	subs	r3, #4
 800b740:	429d      	cmp	r5, r3
 800b742:	461a      	mov	r2, r3
 800b744:	d32f      	bcc.n	800b7a6 <quorem+0xf4>
 800b746:	613c      	str	r4, [r7, #16]
 800b748:	4638      	mov	r0, r7
 800b74a:	f001 f90d 	bl	800c968 <__mcmp>
 800b74e:	2800      	cmp	r0, #0
 800b750:	db25      	blt.n	800b79e <quorem+0xec>
 800b752:	4629      	mov	r1, r5
 800b754:	2000      	movs	r0, #0
 800b756:	f858 2b04 	ldr.w	r2, [r8], #4
 800b75a:	f8d1 c000 	ldr.w	ip, [r1]
 800b75e:	fa1f fe82 	uxth.w	lr, r2
 800b762:	fa1f f38c 	uxth.w	r3, ip
 800b766:	eba3 030e 	sub.w	r3, r3, lr
 800b76a:	4403      	add	r3, r0
 800b76c:	0c12      	lsrs	r2, r2, #16
 800b76e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b772:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b776:	b29b      	uxth	r3, r3
 800b778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b77c:	45c1      	cmp	r9, r8
 800b77e:	f841 3b04 	str.w	r3, [r1], #4
 800b782:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b786:	d2e6      	bcs.n	800b756 <quorem+0xa4>
 800b788:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b78c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b790:	b922      	cbnz	r2, 800b79c <quorem+0xea>
 800b792:	3b04      	subs	r3, #4
 800b794:	429d      	cmp	r5, r3
 800b796:	461a      	mov	r2, r3
 800b798:	d30b      	bcc.n	800b7b2 <quorem+0x100>
 800b79a:	613c      	str	r4, [r7, #16]
 800b79c:	3601      	adds	r6, #1
 800b79e:	4630      	mov	r0, r6
 800b7a0:	b003      	add	sp, #12
 800b7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a6:	6812      	ldr	r2, [r2, #0]
 800b7a8:	3b04      	subs	r3, #4
 800b7aa:	2a00      	cmp	r2, #0
 800b7ac:	d1cb      	bne.n	800b746 <quorem+0x94>
 800b7ae:	3c01      	subs	r4, #1
 800b7b0:	e7c6      	b.n	800b740 <quorem+0x8e>
 800b7b2:	6812      	ldr	r2, [r2, #0]
 800b7b4:	3b04      	subs	r3, #4
 800b7b6:	2a00      	cmp	r2, #0
 800b7b8:	d1ef      	bne.n	800b79a <quorem+0xe8>
 800b7ba:	3c01      	subs	r4, #1
 800b7bc:	e7ea      	b.n	800b794 <quorem+0xe2>
 800b7be:	2000      	movs	r0, #0
 800b7c0:	e7ee      	b.n	800b7a0 <quorem+0xee>
 800b7c2:	0000      	movs	r0, r0
 800b7c4:	0000      	movs	r0, r0
	...

0800b7c8 <_dtoa_r>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	ed2d 8b02 	vpush	{d8}
 800b7d0:	69c7      	ldr	r7, [r0, #28]
 800b7d2:	b091      	sub	sp, #68	@ 0x44
 800b7d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b7d8:	ec55 4b10 	vmov	r4, r5, d0
 800b7dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b7de:	9107      	str	r1, [sp, #28]
 800b7e0:	4681      	mov	r9, r0
 800b7e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b7e4:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7e6:	b97f      	cbnz	r7, 800b808 <_dtoa_r+0x40>
 800b7e8:	2010      	movs	r0, #16
 800b7ea:	f000 fd95 	bl	800c318 <malloc>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	f8c9 001c 	str.w	r0, [r9, #28]
 800b7f4:	b920      	cbnz	r0, 800b800 <_dtoa_r+0x38>
 800b7f6:	4ba0      	ldr	r3, [pc, #640]	@ (800ba78 <_dtoa_r+0x2b0>)
 800b7f8:	21ef      	movs	r1, #239	@ 0xef
 800b7fa:	48a0      	ldr	r0, [pc, #640]	@ (800ba7c <_dtoa_r+0x2b4>)
 800b7fc:	f001 fbf8 	bl	800cff0 <__assert_func>
 800b800:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b804:	6007      	str	r7, [r0, #0]
 800b806:	60c7      	str	r7, [r0, #12]
 800b808:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b80c:	6819      	ldr	r1, [r3, #0]
 800b80e:	b159      	cbz	r1, 800b828 <_dtoa_r+0x60>
 800b810:	685a      	ldr	r2, [r3, #4]
 800b812:	604a      	str	r2, [r1, #4]
 800b814:	2301      	movs	r3, #1
 800b816:	4093      	lsls	r3, r2
 800b818:	608b      	str	r3, [r1, #8]
 800b81a:	4648      	mov	r0, r9
 800b81c:	f000 fe72 	bl	800c504 <_Bfree>
 800b820:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b824:	2200      	movs	r2, #0
 800b826:	601a      	str	r2, [r3, #0]
 800b828:	1e2b      	subs	r3, r5, #0
 800b82a:	bfbb      	ittet	lt
 800b82c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b830:	9303      	strlt	r3, [sp, #12]
 800b832:	2300      	movge	r3, #0
 800b834:	2201      	movlt	r2, #1
 800b836:	bfac      	ite	ge
 800b838:	6033      	strge	r3, [r6, #0]
 800b83a:	6032      	strlt	r2, [r6, #0]
 800b83c:	4b90      	ldr	r3, [pc, #576]	@ (800ba80 <_dtoa_r+0x2b8>)
 800b83e:	9e03      	ldr	r6, [sp, #12]
 800b840:	43b3      	bics	r3, r6
 800b842:	d110      	bne.n	800b866 <_dtoa_r+0x9e>
 800b844:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b846:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b84a:	6013      	str	r3, [r2, #0]
 800b84c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b850:	4323      	orrs	r3, r4
 800b852:	f000 84e6 	beq.w	800c222 <_dtoa_r+0xa5a>
 800b856:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b858:	4f8a      	ldr	r7, [pc, #552]	@ (800ba84 <_dtoa_r+0x2bc>)
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f000 84e8 	beq.w	800c230 <_dtoa_r+0xa68>
 800b860:	1cfb      	adds	r3, r7, #3
 800b862:	f000 bce3 	b.w	800c22c <_dtoa_r+0xa64>
 800b866:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b86a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b872:	d10a      	bne.n	800b88a <_dtoa_r+0xc2>
 800b874:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b876:	2301      	movs	r3, #1
 800b878:	6013      	str	r3, [r2, #0]
 800b87a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b87c:	b113      	cbz	r3, 800b884 <_dtoa_r+0xbc>
 800b87e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b880:	4b81      	ldr	r3, [pc, #516]	@ (800ba88 <_dtoa_r+0x2c0>)
 800b882:	6013      	str	r3, [r2, #0]
 800b884:	4f81      	ldr	r7, [pc, #516]	@ (800ba8c <_dtoa_r+0x2c4>)
 800b886:	f000 bcd3 	b.w	800c230 <_dtoa_r+0xa68>
 800b88a:	aa0e      	add	r2, sp, #56	@ 0x38
 800b88c:	a90f      	add	r1, sp, #60	@ 0x3c
 800b88e:	4648      	mov	r0, r9
 800b890:	eeb0 0b48 	vmov.f64	d0, d8
 800b894:	f001 f918 	bl	800cac8 <__d2b>
 800b898:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b89c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b89e:	9001      	str	r0, [sp, #4]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d045      	beq.n	800b930 <_dtoa_r+0x168>
 800b8a4:	eeb0 7b48 	vmov.f64	d7, d8
 800b8a8:	ee18 1a90 	vmov	r1, s17
 800b8ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b8b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b8b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b8b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b8bc:	2500      	movs	r5, #0
 800b8be:	ee07 1a90 	vmov	s15, r1
 800b8c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b8c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ba60 <_dtoa_r+0x298>
 800b8ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b8ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ba68 <_dtoa_r+0x2a0>
 800b8d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b8d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ba70 <_dtoa_r+0x2a8>
 800b8da:	ee07 3a90 	vmov	s15, r3
 800b8de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b8e2:	eeb0 7b46 	vmov.f64	d7, d6
 800b8e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b8ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b8ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f6:	ee16 8a90 	vmov	r8, s13
 800b8fa:	d508      	bpl.n	800b90e <_dtoa_r+0x146>
 800b8fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b900:	eeb4 6b47 	vcmp.f64	d6, d7
 800b904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b908:	bf18      	it	ne
 800b90a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b90e:	f1b8 0f16 	cmp.w	r8, #22
 800b912:	d82b      	bhi.n	800b96c <_dtoa_r+0x1a4>
 800b914:	495e      	ldr	r1, [pc, #376]	@ (800ba90 <_dtoa_r+0x2c8>)
 800b916:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b91a:	ed91 7b00 	vldr	d7, [r1]
 800b91e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b926:	d501      	bpl.n	800b92c <_dtoa_r+0x164>
 800b928:	f108 38ff 	add.w	r8, r8, #4294967295
 800b92c:	2100      	movs	r1, #0
 800b92e:	e01e      	b.n	800b96e <_dtoa_r+0x1a6>
 800b930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b932:	4413      	add	r3, r2
 800b934:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b938:	2920      	cmp	r1, #32
 800b93a:	bfc1      	itttt	gt
 800b93c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b940:	408e      	lslgt	r6, r1
 800b942:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b946:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b94a:	bfd6      	itet	le
 800b94c:	f1c1 0120 	rsble	r1, r1, #32
 800b950:	4331      	orrgt	r1, r6
 800b952:	fa04 f101 	lslle.w	r1, r4, r1
 800b956:	ee07 1a90 	vmov	s15, r1
 800b95a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b95e:	3b01      	subs	r3, #1
 800b960:	ee17 1a90 	vmov	r1, s15
 800b964:	2501      	movs	r5, #1
 800b966:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b96a:	e7a8      	b.n	800b8be <_dtoa_r+0xf6>
 800b96c:	2101      	movs	r1, #1
 800b96e:	1ad2      	subs	r2, r2, r3
 800b970:	1e53      	subs	r3, r2, #1
 800b972:	9306      	str	r3, [sp, #24]
 800b974:	bf45      	ittet	mi
 800b976:	f1c2 0301 	rsbmi	r3, r2, #1
 800b97a:	9304      	strmi	r3, [sp, #16]
 800b97c:	2300      	movpl	r3, #0
 800b97e:	2300      	movmi	r3, #0
 800b980:	bf4c      	ite	mi
 800b982:	9306      	strmi	r3, [sp, #24]
 800b984:	9304      	strpl	r3, [sp, #16]
 800b986:	f1b8 0f00 	cmp.w	r8, #0
 800b98a:	910c      	str	r1, [sp, #48]	@ 0x30
 800b98c:	db18      	blt.n	800b9c0 <_dtoa_r+0x1f8>
 800b98e:	9b06      	ldr	r3, [sp, #24]
 800b990:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b994:	4443      	add	r3, r8
 800b996:	9306      	str	r3, [sp, #24]
 800b998:	2300      	movs	r3, #0
 800b99a:	9a07      	ldr	r2, [sp, #28]
 800b99c:	2a09      	cmp	r2, #9
 800b99e:	d845      	bhi.n	800ba2c <_dtoa_r+0x264>
 800b9a0:	2a05      	cmp	r2, #5
 800b9a2:	bfc4      	itt	gt
 800b9a4:	3a04      	subgt	r2, #4
 800b9a6:	9207      	strgt	r2, [sp, #28]
 800b9a8:	9a07      	ldr	r2, [sp, #28]
 800b9aa:	f1a2 0202 	sub.w	r2, r2, #2
 800b9ae:	bfcc      	ite	gt
 800b9b0:	2400      	movgt	r4, #0
 800b9b2:	2401      	movle	r4, #1
 800b9b4:	2a03      	cmp	r2, #3
 800b9b6:	d844      	bhi.n	800ba42 <_dtoa_r+0x27a>
 800b9b8:	e8df f002 	tbb	[pc, r2]
 800b9bc:	0b173634 	.word	0x0b173634
 800b9c0:	9b04      	ldr	r3, [sp, #16]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	eba3 0308 	sub.w	r3, r3, r8
 800b9c8:	9304      	str	r3, [sp, #16]
 800b9ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800b9cc:	f1c8 0300 	rsb	r3, r8, #0
 800b9d0:	e7e3      	b.n	800b99a <_dtoa_r+0x1d2>
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	9208      	str	r2, [sp, #32]
 800b9d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9d8:	eb08 0b02 	add.w	fp, r8, r2
 800b9dc:	f10b 0a01 	add.w	sl, fp, #1
 800b9e0:	4652      	mov	r2, sl
 800b9e2:	2a01      	cmp	r2, #1
 800b9e4:	bfb8      	it	lt
 800b9e6:	2201      	movlt	r2, #1
 800b9e8:	e006      	b.n	800b9f8 <_dtoa_r+0x230>
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	9208      	str	r2, [sp, #32]
 800b9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9f0:	2a00      	cmp	r2, #0
 800b9f2:	dd29      	ble.n	800ba48 <_dtoa_r+0x280>
 800b9f4:	4693      	mov	fp, r2
 800b9f6:	4692      	mov	sl, r2
 800b9f8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	2004      	movs	r0, #4
 800ba00:	f100 0614 	add.w	r6, r0, #20
 800ba04:	4296      	cmp	r6, r2
 800ba06:	d926      	bls.n	800ba56 <_dtoa_r+0x28e>
 800ba08:	6079      	str	r1, [r7, #4]
 800ba0a:	4648      	mov	r0, r9
 800ba0c:	9305      	str	r3, [sp, #20]
 800ba0e:	f000 fd39 	bl	800c484 <_Balloc>
 800ba12:	9b05      	ldr	r3, [sp, #20]
 800ba14:	4607      	mov	r7, r0
 800ba16:	2800      	cmp	r0, #0
 800ba18:	d13e      	bne.n	800ba98 <_dtoa_r+0x2d0>
 800ba1a:	4b1e      	ldr	r3, [pc, #120]	@ (800ba94 <_dtoa_r+0x2cc>)
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ba22:	e6ea      	b.n	800b7fa <_dtoa_r+0x32>
 800ba24:	2200      	movs	r2, #0
 800ba26:	e7e1      	b.n	800b9ec <_dtoa_r+0x224>
 800ba28:	2200      	movs	r2, #0
 800ba2a:	e7d3      	b.n	800b9d4 <_dtoa_r+0x20c>
 800ba2c:	2401      	movs	r4, #1
 800ba2e:	2200      	movs	r2, #0
 800ba30:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ba34:	f04f 3bff 	mov.w	fp, #4294967295
 800ba38:	2100      	movs	r1, #0
 800ba3a:	46da      	mov	sl, fp
 800ba3c:	2212      	movs	r2, #18
 800ba3e:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba40:	e7da      	b.n	800b9f8 <_dtoa_r+0x230>
 800ba42:	2201      	movs	r2, #1
 800ba44:	9208      	str	r2, [sp, #32]
 800ba46:	e7f5      	b.n	800ba34 <_dtoa_r+0x26c>
 800ba48:	f04f 0b01 	mov.w	fp, #1
 800ba4c:	46da      	mov	sl, fp
 800ba4e:	465a      	mov	r2, fp
 800ba50:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ba54:	e7d0      	b.n	800b9f8 <_dtoa_r+0x230>
 800ba56:	3101      	adds	r1, #1
 800ba58:	0040      	lsls	r0, r0, #1
 800ba5a:	e7d1      	b.n	800ba00 <_dtoa_r+0x238>
 800ba5c:	f3af 8000 	nop.w
 800ba60:	636f4361 	.word	0x636f4361
 800ba64:	3fd287a7 	.word	0x3fd287a7
 800ba68:	8b60c8b3 	.word	0x8b60c8b3
 800ba6c:	3fc68a28 	.word	0x3fc68a28
 800ba70:	509f79fb 	.word	0x509f79fb
 800ba74:	3fd34413 	.word	0x3fd34413
 800ba78:	0800d721 	.word	0x0800d721
 800ba7c:	0800d738 	.word	0x0800d738
 800ba80:	7ff00000 	.word	0x7ff00000
 800ba84:	0800d71d 	.word	0x0800d71d
 800ba88:	0800d6f1 	.word	0x0800d6f1
 800ba8c:	0800d6f0 	.word	0x0800d6f0
 800ba90:	0800d888 	.word	0x0800d888
 800ba94:	0800d790 	.word	0x0800d790
 800ba98:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ba9c:	f1ba 0f0e 	cmp.w	sl, #14
 800baa0:	6010      	str	r0, [r2, #0]
 800baa2:	d86e      	bhi.n	800bb82 <_dtoa_r+0x3ba>
 800baa4:	2c00      	cmp	r4, #0
 800baa6:	d06c      	beq.n	800bb82 <_dtoa_r+0x3ba>
 800baa8:	f1b8 0f00 	cmp.w	r8, #0
 800baac:	f340 80b4 	ble.w	800bc18 <_dtoa_r+0x450>
 800bab0:	4ac8      	ldr	r2, [pc, #800]	@ (800bdd4 <_dtoa_r+0x60c>)
 800bab2:	f008 010f 	and.w	r1, r8, #15
 800bab6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800baba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800babe:	ed92 7b00 	vldr	d7, [r2]
 800bac2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800bac6:	f000 809b 	beq.w	800bc00 <_dtoa_r+0x438>
 800baca:	4ac3      	ldr	r2, [pc, #780]	@ (800bdd8 <_dtoa_r+0x610>)
 800bacc:	ed92 6b08 	vldr	d6, [r2, #32]
 800bad0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800bad4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800bad8:	f001 010f 	and.w	r1, r1, #15
 800badc:	2203      	movs	r2, #3
 800bade:	48be      	ldr	r0, [pc, #760]	@ (800bdd8 <_dtoa_r+0x610>)
 800bae0:	2900      	cmp	r1, #0
 800bae2:	f040 808f 	bne.w	800bc04 <_dtoa_r+0x43c>
 800bae6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800baea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800baee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800baf2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800baf4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800baf8:	2900      	cmp	r1, #0
 800bafa:	f000 80b3 	beq.w	800bc64 <_dtoa_r+0x49c>
 800bafe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800bb02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bb06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb0a:	f140 80ab 	bpl.w	800bc64 <_dtoa_r+0x49c>
 800bb0e:	f1ba 0f00 	cmp.w	sl, #0
 800bb12:	f000 80a7 	beq.w	800bc64 <_dtoa_r+0x49c>
 800bb16:	f1bb 0f00 	cmp.w	fp, #0
 800bb1a:	dd30      	ble.n	800bb7e <_dtoa_r+0x3b6>
 800bb1c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800bb20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bb24:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bb28:	f108 31ff 	add.w	r1, r8, #4294967295
 800bb2c:	9105      	str	r1, [sp, #20]
 800bb2e:	3201      	adds	r2, #1
 800bb30:	465c      	mov	r4, fp
 800bb32:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bb36:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800bb3a:	ee07 2a90 	vmov	s15, r2
 800bb3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bb42:	eea7 5b06 	vfma.f64	d5, d7, d6
 800bb46:	ee15 2a90 	vmov	r2, s11
 800bb4a:	ec51 0b15 	vmov	r0, r1, d5
 800bb4e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800bb52:	2c00      	cmp	r4, #0
 800bb54:	f040 808a 	bne.w	800bc6c <_dtoa_r+0x4a4>
 800bb58:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800bb5c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800bb60:	ec41 0b17 	vmov	d7, r0, r1
 800bb64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb6c:	f300 826a 	bgt.w	800c044 <_dtoa_r+0x87c>
 800bb70:	eeb1 7b47 	vneg.f64	d7, d7
 800bb74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bb78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb7c:	d423      	bmi.n	800bbc6 <_dtoa_r+0x3fe>
 800bb7e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bb82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	f2c0 8129 	blt.w	800bddc <_dtoa_r+0x614>
 800bb8a:	f1b8 0f0e 	cmp.w	r8, #14
 800bb8e:	f300 8125 	bgt.w	800bddc <_dtoa_r+0x614>
 800bb92:	4b90      	ldr	r3, [pc, #576]	@ (800bdd4 <_dtoa_r+0x60c>)
 800bb94:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bb98:	ed93 6b00 	vldr	d6, [r3]
 800bb9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	f280 80c8 	bge.w	800bd34 <_dtoa_r+0x56c>
 800bba4:	f1ba 0f00 	cmp.w	sl, #0
 800bba8:	f300 80c4 	bgt.w	800bd34 <_dtoa_r+0x56c>
 800bbac:	d10b      	bne.n	800bbc6 <_dtoa_r+0x3fe>
 800bbae:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800bbb2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bbb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bbba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbc2:	f2c0 823c 	blt.w	800c03e <_dtoa_r+0x876>
 800bbc6:	2400      	movs	r4, #0
 800bbc8:	4625      	mov	r5, r4
 800bbca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbcc:	43db      	mvns	r3, r3
 800bbce:	9305      	str	r3, [sp, #20]
 800bbd0:	463e      	mov	r6, r7
 800bbd2:	f04f 0800 	mov.w	r8, #0
 800bbd6:	4621      	mov	r1, r4
 800bbd8:	4648      	mov	r0, r9
 800bbda:	f000 fc93 	bl	800c504 <_Bfree>
 800bbde:	2d00      	cmp	r5, #0
 800bbe0:	f000 80a2 	beq.w	800bd28 <_dtoa_r+0x560>
 800bbe4:	f1b8 0f00 	cmp.w	r8, #0
 800bbe8:	d005      	beq.n	800bbf6 <_dtoa_r+0x42e>
 800bbea:	45a8      	cmp	r8, r5
 800bbec:	d003      	beq.n	800bbf6 <_dtoa_r+0x42e>
 800bbee:	4641      	mov	r1, r8
 800bbf0:	4648      	mov	r0, r9
 800bbf2:	f000 fc87 	bl	800c504 <_Bfree>
 800bbf6:	4629      	mov	r1, r5
 800bbf8:	4648      	mov	r0, r9
 800bbfa:	f000 fc83 	bl	800c504 <_Bfree>
 800bbfe:	e093      	b.n	800bd28 <_dtoa_r+0x560>
 800bc00:	2202      	movs	r2, #2
 800bc02:	e76c      	b.n	800bade <_dtoa_r+0x316>
 800bc04:	07cc      	lsls	r4, r1, #31
 800bc06:	d504      	bpl.n	800bc12 <_dtoa_r+0x44a>
 800bc08:	ed90 6b00 	vldr	d6, [r0]
 800bc0c:	3201      	adds	r2, #1
 800bc0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bc12:	1049      	asrs	r1, r1, #1
 800bc14:	3008      	adds	r0, #8
 800bc16:	e763      	b.n	800bae0 <_dtoa_r+0x318>
 800bc18:	d022      	beq.n	800bc60 <_dtoa_r+0x498>
 800bc1a:	f1c8 0100 	rsb	r1, r8, #0
 800bc1e:	4a6d      	ldr	r2, [pc, #436]	@ (800bdd4 <_dtoa_r+0x60c>)
 800bc20:	f001 000f 	and.w	r0, r1, #15
 800bc24:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800bc28:	ed92 7b00 	vldr	d7, [r2]
 800bc2c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800bc30:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bc34:	4868      	ldr	r0, [pc, #416]	@ (800bdd8 <_dtoa_r+0x610>)
 800bc36:	1109      	asrs	r1, r1, #4
 800bc38:	2400      	movs	r4, #0
 800bc3a:	2202      	movs	r2, #2
 800bc3c:	b929      	cbnz	r1, 800bc4a <_dtoa_r+0x482>
 800bc3e:	2c00      	cmp	r4, #0
 800bc40:	f43f af57 	beq.w	800baf2 <_dtoa_r+0x32a>
 800bc44:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bc48:	e753      	b.n	800baf2 <_dtoa_r+0x32a>
 800bc4a:	07ce      	lsls	r6, r1, #31
 800bc4c:	d505      	bpl.n	800bc5a <_dtoa_r+0x492>
 800bc4e:	ed90 6b00 	vldr	d6, [r0]
 800bc52:	3201      	adds	r2, #1
 800bc54:	2401      	movs	r4, #1
 800bc56:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bc5a:	1049      	asrs	r1, r1, #1
 800bc5c:	3008      	adds	r0, #8
 800bc5e:	e7ed      	b.n	800bc3c <_dtoa_r+0x474>
 800bc60:	2202      	movs	r2, #2
 800bc62:	e746      	b.n	800baf2 <_dtoa_r+0x32a>
 800bc64:	f8cd 8014 	str.w	r8, [sp, #20]
 800bc68:	4654      	mov	r4, sl
 800bc6a:	e762      	b.n	800bb32 <_dtoa_r+0x36a>
 800bc6c:	4a59      	ldr	r2, [pc, #356]	@ (800bdd4 <_dtoa_r+0x60c>)
 800bc6e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800bc72:	ed12 4b02 	vldr	d4, [r2, #-8]
 800bc76:	9a08      	ldr	r2, [sp, #32]
 800bc78:	ec41 0b17 	vmov	d7, r0, r1
 800bc7c:	443c      	add	r4, r7
 800bc7e:	b34a      	cbz	r2, 800bcd4 <_dtoa_r+0x50c>
 800bc80:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800bc84:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800bc88:	463e      	mov	r6, r7
 800bc8a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800bc8e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800bc92:	ee35 7b47 	vsub.f64	d7, d5, d7
 800bc96:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800bc9a:	ee14 2a90 	vmov	r2, s9
 800bc9e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800bca2:	3230      	adds	r2, #48	@ 0x30
 800bca4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800bca8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bcac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcb0:	f806 2b01 	strb.w	r2, [r6], #1
 800bcb4:	d438      	bmi.n	800bd28 <_dtoa_r+0x560>
 800bcb6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800bcba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800bcbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcc2:	d46e      	bmi.n	800bda2 <_dtoa_r+0x5da>
 800bcc4:	42a6      	cmp	r6, r4
 800bcc6:	f43f af5a 	beq.w	800bb7e <_dtoa_r+0x3b6>
 800bcca:	ee27 7b03 	vmul.f64	d7, d7, d3
 800bcce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800bcd2:	e7e0      	b.n	800bc96 <_dtoa_r+0x4ce>
 800bcd4:	4621      	mov	r1, r4
 800bcd6:	463e      	mov	r6, r7
 800bcd8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800bcdc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800bce0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800bce4:	ee14 2a90 	vmov	r2, s9
 800bce8:	3230      	adds	r2, #48	@ 0x30
 800bcea:	f806 2b01 	strb.w	r2, [r6], #1
 800bcee:	42a6      	cmp	r6, r4
 800bcf0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800bcf4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800bcf8:	d119      	bne.n	800bd2e <_dtoa_r+0x566>
 800bcfa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800bcfe:	ee37 4b05 	vadd.f64	d4, d7, d5
 800bd02:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800bd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd0a:	dc4a      	bgt.n	800bda2 <_dtoa_r+0x5da>
 800bd0c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800bd10:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800bd14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd18:	f57f af31 	bpl.w	800bb7e <_dtoa_r+0x3b6>
 800bd1c:	460e      	mov	r6, r1
 800bd1e:	3901      	subs	r1, #1
 800bd20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd24:	2b30      	cmp	r3, #48	@ 0x30
 800bd26:	d0f9      	beq.n	800bd1c <_dtoa_r+0x554>
 800bd28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800bd2c:	e027      	b.n	800bd7e <_dtoa_r+0x5b6>
 800bd2e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800bd32:	e7d5      	b.n	800bce0 <_dtoa_r+0x518>
 800bd34:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd38:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800bd3c:	463e      	mov	r6, r7
 800bd3e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800bd42:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800bd46:	ee15 3a10 	vmov	r3, s10
 800bd4a:	3330      	adds	r3, #48	@ 0x30
 800bd4c:	f806 3b01 	strb.w	r3, [r6], #1
 800bd50:	1bf3      	subs	r3, r6, r7
 800bd52:	459a      	cmp	sl, r3
 800bd54:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800bd58:	eea3 7b46 	vfms.f64	d7, d3, d6
 800bd5c:	d132      	bne.n	800bdc4 <_dtoa_r+0x5fc>
 800bd5e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800bd62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bd66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd6a:	dc18      	bgt.n	800bd9e <_dtoa_r+0x5d6>
 800bd6c:	eeb4 7b46 	vcmp.f64	d7, d6
 800bd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd74:	d103      	bne.n	800bd7e <_dtoa_r+0x5b6>
 800bd76:	ee15 3a10 	vmov	r3, s10
 800bd7a:	07db      	lsls	r3, r3, #31
 800bd7c:	d40f      	bmi.n	800bd9e <_dtoa_r+0x5d6>
 800bd7e:	9901      	ldr	r1, [sp, #4]
 800bd80:	4648      	mov	r0, r9
 800bd82:	f000 fbbf 	bl	800c504 <_Bfree>
 800bd86:	2300      	movs	r3, #0
 800bd88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd8a:	7033      	strb	r3, [r6, #0]
 800bd8c:	f108 0301 	add.w	r3, r8, #1
 800bd90:	6013      	str	r3, [r2, #0]
 800bd92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	f000 824b 	beq.w	800c230 <_dtoa_r+0xa68>
 800bd9a:	601e      	str	r6, [r3, #0]
 800bd9c:	e248      	b.n	800c230 <_dtoa_r+0xa68>
 800bd9e:	f8cd 8014 	str.w	r8, [sp, #20]
 800bda2:	4633      	mov	r3, r6
 800bda4:	461e      	mov	r6, r3
 800bda6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdaa:	2a39      	cmp	r2, #57	@ 0x39
 800bdac:	d106      	bne.n	800bdbc <_dtoa_r+0x5f4>
 800bdae:	429f      	cmp	r7, r3
 800bdb0:	d1f8      	bne.n	800bda4 <_dtoa_r+0x5dc>
 800bdb2:	9a05      	ldr	r2, [sp, #20]
 800bdb4:	3201      	adds	r2, #1
 800bdb6:	9205      	str	r2, [sp, #20]
 800bdb8:	2230      	movs	r2, #48	@ 0x30
 800bdba:	703a      	strb	r2, [r7, #0]
 800bdbc:	781a      	ldrb	r2, [r3, #0]
 800bdbe:	3201      	adds	r2, #1
 800bdc0:	701a      	strb	r2, [r3, #0]
 800bdc2:	e7b1      	b.n	800bd28 <_dtoa_r+0x560>
 800bdc4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800bdc8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bdcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdd0:	d1b5      	bne.n	800bd3e <_dtoa_r+0x576>
 800bdd2:	e7d4      	b.n	800bd7e <_dtoa_r+0x5b6>
 800bdd4:	0800d888 	.word	0x0800d888
 800bdd8:	0800d860 	.word	0x0800d860
 800bddc:	9908      	ldr	r1, [sp, #32]
 800bdde:	2900      	cmp	r1, #0
 800bde0:	f000 80e9 	beq.w	800bfb6 <_dtoa_r+0x7ee>
 800bde4:	9907      	ldr	r1, [sp, #28]
 800bde6:	2901      	cmp	r1, #1
 800bde8:	f300 80cb 	bgt.w	800bf82 <_dtoa_r+0x7ba>
 800bdec:	2d00      	cmp	r5, #0
 800bdee:	f000 80c4 	beq.w	800bf7a <_dtoa_r+0x7b2>
 800bdf2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bdf6:	9e04      	ldr	r6, [sp, #16]
 800bdf8:	461c      	mov	r4, r3
 800bdfa:	9305      	str	r3, [sp, #20]
 800bdfc:	9b04      	ldr	r3, [sp, #16]
 800bdfe:	4413      	add	r3, r2
 800be00:	9304      	str	r3, [sp, #16]
 800be02:	9b06      	ldr	r3, [sp, #24]
 800be04:	2101      	movs	r1, #1
 800be06:	4413      	add	r3, r2
 800be08:	4648      	mov	r0, r9
 800be0a:	9306      	str	r3, [sp, #24]
 800be0c:	f000 fc2e 	bl	800c66c <__i2b>
 800be10:	9b05      	ldr	r3, [sp, #20]
 800be12:	4605      	mov	r5, r0
 800be14:	b166      	cbz	r6, 800be30 <_dtoa_r+0x668>
 800be16:	9a06      	ldr	r2, [sp, #24]
 800be18:	2a00      	cmp	r2, #0
 800be1a:	dd09      	ble.n	800be30 <_dtoa_r+0x668>
 800be1c:	42b2      	cmp	r2, r6
 800be1e:	9904      	ldr	r1, [sp, #16]
 800be20:	bfa8      	it	ge
 800be22:	4632      	movge	r2, r6
 800be24:	1a89      	subs	r1, r1, r2
 800be26:	9104      	str	r1, [sp, #16]
 800be28:	9906      	ldr	r1, [sp, #24]
 800be2a:	1ab6      	subs	r6, r6, r2
 800be2c:	1a8a      	subs	r2, r1, r2
 800be2e:	9206      	str	r2, [sp, #24]
 800be30:	b30b      	cbz	r3, 800be76 <_dtoa_r+0x6ae>
 800be32:	9a08      	ldr	r2, [sp, #32]
 800be34:	2a00      	cmp	r2, #0
 800be36:	f000 80c5 	beq.w	800bfc4 <_dtoa_r+0x7fc>
 800be3a:	2c00      	cmp	r4, #0
 800be3c:	f000 80bf 	beq.w	800bfbe <_dtoa_r+0x7f6>
 800be40:	4629      	mov	r1, r5
 800be42:	4622      	mov	r2, r4
 800be44:	4648      	mov	r0, r9
 800be46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be48:	f000 fcc8 	bl	800c7dc <__pow5mult>
 800be4c:	9a01      	ldr	r2, [sp, #4]
 800be4e:	4601      	mov	r1, r0
 800be50:	4605      	mov	r5, r0
 800be52:	4648      	mov	r0, r9
 800be54:	f000 fc20 	bl	800c698 <__multiply>
 800be58:	9901      	ldr	r1, [sp, #4]
 800be5a:	9005      	str	r0, [sp, #20]
 800be5c:	4648      	mov	r0, r9
 800be5e:	f000 fb51 	bl	800c504 <_Bfree>
 800be62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be64:	1b1b      	subs	r3, r3, r4
 800be66:	f000 80b0 	beq.w	800bfca <_dtoa_r+0x802>
 800be6a:	9905      	ldr	r1, [sp, #20]
 800be6c:	461a      	mov	r2, r3
 800be6e:	4648      	mov	r0, r9
 800be70:	f000 fcb4 	bl	800c7dc <__pow5mult>
 800be74:	9001      	str	r0, [sp, #4]
 800be76:	2101      	movs	r1, #1
 800be78:	4648      	mov	r0, r9
 800be7a:	f000 fbf7 	bl	800c66c <__i2b>
 800be7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be80:	4604      	mov	r4, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	f000 81da 	beq.w	800c23c <_dtoa_r+0xa74>
 800be88:	461a      	mov	r2, r3
 800be8a:	4601      	mov	r1, r0
 800be8c:	4648      	mov	r0, r9
 800be8e:	f000 fca5 	bl	800c7dc <__pow5mult>
 800be92:	9b07      	ldr	r3, [sp, #28]
 800be94:	2b01      	cmp	r3, #1
 800be96:	4604      	mov	r4, r0
 800be98:	f300 80a0 	bgt.w	800bfdc <_dtoa_r+0x814>
 800be9c:	9b02      	ldr	r3, [sp, #8]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	f040 8096 	bne.w	800bfd0 <_dtoa_r+0x808>
 800bea4:	9b03      	ldr	r3, [sp, #12]
 800bea6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800beaa:	2a00      	cmp	r2, #0
 800beac:	f040 8092 	bne.w	800bfd4 <_dtoa_r+0x80c>
 800beb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800beb4:	0d12      	lsrs	r2, r2, #20
 800beb6:	0512      	lsls	r2, r2, #20
 800beb8:	2a00      	cmp	r2, #0
 800beba:	f000 808d 	beq.w	800bfd8 <_dtoa_r+0x810>
 800bebe:	9b04      	ldr	r3, [sp, #16]
 800bec0:	3301      	adds	r3, #1
 800bec2:	9304      	str	r3, [sp, #16]
 800bec4:	9b06      	ldr	r3, [sp, #24]
 800bec6:	3301      	adds	r3, #1
 800bec8:	9306      	str	r3, [sp, #24]
 800beca:	2301      	movs	r3, #1
 800becc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	f000 81b9 	beq.w	800c248 <_dtoa_r+0xa80>
 800bed6:	6922      	ldr	r2, [r4, #16]
 800bed8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bedc:	6910      	ldr	r0, [r2, #16]
 800bede:	f000 fb79 	bl	800c5d4 <__hi0bits>
 800bee2:	f1c0 0020 	rsb	r0, r0, #32
 800bee6:	9b06      	ldr	r3, [sp, #24]
 800bee8:	4418      	add	r0, r3
 800beea:	f010 001f 	ands.w	r0, r0, #31
 800beee:	f000 8081 	beq.w	800bff4 <_dtoa_r+0x82c>
 800bef2:	f1c0 0220 	rsb	r2, r0, #32
 800bef6:	2a04      	cmp	r2, #4
 800bef8:	dd73      	ble.n	800bfe2 <_dtoa_r+0x81a>
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	f1c0 001c 	rsb	r0, r0, #28
 800bf00:	4403      	add	r3, r0
 800bf02:	9304      	str	r3, [sp, #16]
 800bf04:	9b06      	ldr	r3, [sp, #24]
 800bf06:	4406      	add	r6, r0
 800bf08:	4403      	add	r3, r0
 800bf0a:	9306      	str	r3, [sp, #24]
 800bf0c:	9b04      	ldr	r3, [sp, #16]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	dd05      	ble.n	800bf1e <_dtoa_r+0x756>
 800bf12:	9901      	ldr	r1, [sp, #4]
 800bf14:	461a      	mov	r2, r3
 800bf16:	4648      	mov	r0, r9
 800bf18:	f000 fcba 	bl	800c890 <__lshift>
 800bf1c:	9001      	str	r0, [sp, #4]
 800bf1e:	9b06      	ldr	r3, [sp, #24]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	dd05      	ble.n	800bf30 <_dtoa_r+0x768>
 800bf24:	4621      	mov	r1, r4
 800bf26:	461a      	mov	r2, r3
 800bf28:	4648      	mov	r0, r9
 800bf2a:	f000 fcb1 	bl	800c890 <__lshift>
 800bf2e:	4604      	mov	r4, r0
 800bf30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d060      	beq.n	800bff8 <_dtoa_r+0x830>
 800bf36:	9801      	ldr	r0, [sp, #4]
 800bf38:	4621      	mov	r1, r4
 800bf3a:	f000 fd15 	bl	800c968 <__mcmp>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	da5a      	bge.n	800bff8 <_dtoa_r+0x830>
 800bf42:	f108 33ff 	add.w	r3, r8, #4294967295
 800bf46:	9305      	str	r3, [sp, #20]
 800bf48:	9901      	ldr	r1, [sp, #4]
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	220a      	movs	r2, #10
 800bf4e:	4648      	mov	r0, r9
 800bf50:	f000 fafa 	bl	800c548 <__multadd>
 800bf54:	9b08      	ldr	r3, [sp, #32]
 800bf56:	9001      	str	r0, [sp, #4]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f000 8177 	beq.w	800c24c <_dtoa_r+0xa84>
 800bf5e:	4629      	mov	r1, r5
 800bf60:	2300      	movs	r3, #0
 800bf62:	220a      	movs	r2, #10
 800bf64:	4648      	mov	r0, r9
 800bf66:	f000 faef 	bl	800c548 <__multadd>
 800bf6a:	f1bb 0f00 	cmp.w	fp, #0
 800bf6e:	4605      	mov	r5, r0
 800bf70:	dc6e      	bgt.n	800c050 <_dtoa_r+0x888>
 800bf72:	9b07      	ldr	r3, [sp, #28]
 800bf74:	2b02      	cmp	r3, #2
 800bf76:	dc48      	bgt.n	800c00a <_dtoa_r+0x842>
 800bf78:	e06a      	b.n	800c050 <_dtoa_r+0x888>
 800bf7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bf80:	e739      	b.n	800bdf6 <_dtoa_r+0x62e>
 800bf82:	f10a 34ff 	add.w	r4, sl, #4294967295
 800bf86:	42a3      	cmp	r3, r4
 800bf88:	db07      	blt.n	800bf9a <_dtoa_r+0x7d2>
 800bf8a:	f1ba 0f00 	cmp.w	sl, #0
 800bf8e:	eba3 0404 	sub.w	r4, r3, r4
 800bf92:	db0b      	blt.n	800bfac <_dtoa_r+0x7e4>
 800bf94:	9e04      	ldr	r6, [sp, #16]
 800bf96:	4652      	mov	r2, sl
 800bf98:	e72f      	b.n	800bdfa <_dtoa_r+0x632>
 800bf9a:	1ae2      	subs	r2, r4, r3
 800bf9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf9e:	9e04      	ldr	r6, [sp, #16]
 800bfa0:	4413      	add	r3, r2
 800bfa2:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfa4:	4652      	mov	r2, sl
 800bfa6:	4623      	mov	r3, r4
 800bfa8:	2400      	movs	r4, #0
 800bfaa:	e726      	b.n	800bdfa <_dtoa_r+0x632>
 800bfac:	9a04      	ldr	r2, [sp, #16]
 800bfae:	eba2 060a 	sub.w	r6, r2, sl
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	e721      	b.n	800bdfa <_dtoa_r+0x632>
 800bfb6:	9e04      	ldr	r6, [sp, #16]
 800bfb8:	9d08      	ldr	r5, [sp, #32]
 800bfba:	461c      	mov	r4, r3
 800bfbc:	e72a      	b.n	800be14 <_dtoa_r+0x64c>
 800bfbe:	9a01      	ldr	r2, [sp, #4]
 800bfc0:	9205      	str	r2, [sp, #20]
 800bfc2:	e752      	b.n	800be6a <_dtoa_r+0x6a2>
 800bfc4:	9901      	ldr	r1, [sp, #4]
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	e751      	b.n	800be6e <_dtoa_r+0x6a6>
 800bfca:	9b05      	ldr	r3, [sp, #20]
 800bfcc:	9301      	str	r3, [sp, #4]
 800bfce:	e752      	b.n	800be76 <_dtoa_r+0x6ae>
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	e77b      	b.n	800becc <_dtoa_r+0x704>
 800bfd4:	9b02      	ldr	r3, [sp, #8]
 800bfd6:	e779      	b.n	800becc <_dtoa_r+0x704>
 800bfd8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bfda:	e778      	b.n	800bece <_dtoa_r+0x706>
 800bfdc:	2300      	movs	r3, #0
 800bfde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfe0:	e779      	b.n	800bed6 <_dtoa_r+0x70e>
 800bfe2:	d093      	beq.n	800bf0c <_dtoa_r+0x744>
 800bfe4:	9b04      	ldr	r3, [sp, #16]
 800bfe6:	321c      	adds	r2, #28
 800bfe8:	4413      	add	r3, r2
 800bfea:	9304      	str	r3, [sp, #16]
 800bfec:	9b06      	ldr	r3, [sp, #24]
 800bfee:	4416      	add	r6, r2
 800bff0:	4413      	add	r3, r2
 800bff2:	e78a      	b.n	800bf0a <_dtoa_r+0x742>
 800bff4:	4602      	mov	r2, r0
 800bff6:	e7f5      	b.n	800bfe4 <_dtoa_r+0x81c>
 800bff8:	f1ba 0f00 	cmp.w	sl, #0
 800bffc:	f8cd 8014 	str.w	r8, [sp, #20]
 800c000:	46d3      	mov	fp, sl
 800c002:	dc21      	bgt.n	800c048 <_dtoa_r+0x880>
 800c004:	9b07      	ldr	r3, [sp, #28]
 800c006:	2b02      	cmp	r3, #2
 800c008:	dd1e      	ble.n	800c048 <_dtoa_r+0x880>
 800c00a:	f1bb 0f00 	cmp.w	fp, #0
 800c00e:	f47f addc 	bne.w	800bbca <_dtoa_r+0x402>
 800c012:	4621      	mov	r1, r4
 800c014:	465b      	mov	r3, fp
 800c016:	2205      	movs	r2, #5
 800c018:	4648      	mov	r0, r9
 800c01a:	f000 fa95 	bl	800c548 <__multadd>
 800c01e:	4601      	mov	r1, r0
 800c020:	4604      	mov	r4, r0
 800c022:	9801      	ldr	r0, [sp, #4]
 800c024:	f000 fca0 	bl	800c968 <__mcmp>
 800c028:	2800      	cmp	r0, #0
 800c02a:	f77f adce 	ble.w	800bbca <_dtoa_r+0x402>
 800c02e:	463e      	mov	r6, r7
 800c030:	2331      	movs	r3, #49	@ 0x31
 800c032:	f806 3b01 	strb.w	r3, [r6], #1
 800c036:	9b05      	ldr	r3, [sp, #20]
 800c038:	3301      	adds	r3, #1
 800c03a:	9305      	str	r3, [sp, #20]
 800c03c:	e5c9      	b.n	800bbd2 <_dtoa_r+0x40a>
 800c03e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c042:	4654      	mov	r4, sl
 800c044:	4625      	mov	r5, r4
 800c046:	e7f2      	b.n	800c02e <_dtoa_r+0x866>
 800c048:	9b08      	ldr	r3, [sp, #32]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	f000 8102 	beq.w	800c254 <_dtoa_r+0xa8c>
 800c050:	2e00      	cmp	r6, #0
 800c052:	dd05      	ble.n	800c060 <_dtoa_r+0x898>
 800c054:	4629      	mov	r1, r5
 800c056:	4632      	mov	r2, r6
 800c058:	4648      	mov	r0, r9
 800c05a:	f000 fc19 	bl	800c890 <__lshift>
 800c05e:	4605      	mov	r5, r0
 800c060:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c062:	2b00      	cmp	r3, #0
 800c064:	d058      	beq.n	800c118 <_dtoa_r+0x950>
 800c066:	6869      	ldr	r1, [r5, #4]
 800c068:	4648      	mov	r0, r9
 800c06a:	f000 fa0b 	bl	800c484 <_Balloc>
 800c06e:	4606      	mov	r6, r0
 800c070:	b928      	cbnz	r0, 800c07e <_dtoa_r+0x8b6>
 800c072:	4b82      	ldr	r3, [pc, #520]	@ (800c27c <_dtoa_r+0xab4>)
 800c074:	4602      	mov	r2, r0
 800c076:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c07a:	f7ff bbbe 	b.w	800b7fa <_dtoa_r+0x32>
 800c07e:	692a      	ldr	r2, [r5, #16]
 800c080:	3202      	adds	r2, #2
 800c082:	0092      	lsls	r2, r2, #2
 800c084:	f105 010c 	add.w	r1, r5, #12
 800c088:	300c      	adds	r0, #12
 800c08a:	f000 ffa3 	bl	800cfd4 <memcpy>
 800c08e:	2201      	movs	r2, #1
 800c090:	4631      	mov	r1, r6
 800c092:	4648      	mov	r0, r9
 800c094:	f000 fbfc 	bl	800c890 <__lshift>
 800c098:	1c7b      	adds	r3, r7, #1
 800c09a:	9304      	str	r3, [sp, #16]
 800c09c:	eb07 030b 	add.w	r3, r7, fp
 800c0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0a2:	9b02      	ldr	r3, [sp, #8]
 800c0a4:	f003 0301 	and.w	r3, r3, #1
 800c0a8:	46a8      	mov	r8, r5
 800c0aa:	9308      	str	r3, [sp, #32]
 800c0ac:	4605      	mov	r5, r0
 800c0ae:	9b04      	ldr	r3, [sp, #16]
 800c0b0:	9801      	ldr	r0, [sp, #4]
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	f103 3bff 	add.w	fp, r3, #4294967295
 800c0b8:	f7ff fafb 	bl	800b6b2 <quorem>
 800c0bc:	4641      	mov	r1, r8
 800c0be:	9002      	str	r0, [sp, #8]
 800c0c0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c0c4:	9801      	ldr	r0, [sp, #4]
 800c0c6:	f000 fc4f 	bl	800c968 <__mcmp>
 800c0ca:	462a      	mov	r2, r5
 800c0cc:	9006      	str	r0, [sp, #24]
 800c0ce:	4621      	mov	r1, r4
 800c0d0:	4648      	mov	r0, r9
 800c0d2:	f000 fc65 	bl	800c9a0 <__mdiff>
 800c0d6:	68c2      	ldr	r2, [r0, #12]
 800c0d8:	4606      	mov	r6, r0
 800c0da:	b9fa      	cbnz	r2, 800c11c <_dtoa_r+0x954>
 800c0dc:	4601      	mov	r1, r0
 800c0de:	9801      	ldr	r0, [sp, #4]
 800c0e0:	f000 fc42 	bl	800c968 <__mcmp>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	4631      	mov	r1, r6
 800c0e8:	4648      	mov	r0, r9
 800c0ea:	920a      	str	r2, [sp, #40]	@ 0x28
 800c0ec:	f000 fa0a 	bl	800c504 <_Bfree>
 800c0f0:	9b07      	ldr	r3, [sp, #28]
 800c0f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0f4:	9e04      	ldr	r6, [sp, #16]
 800c0f6:	ea42 0103 	orr.w	r1, r2, r3
 800c0fa:	9b08      	ldr	r3, [sp, #32]
 800c0fc:	4319      	orrs	r1, r3
 800c0fe:	d10f      	bne.n	800c120 <_dtoa_r+0x958>
 800c100:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c104:	d028      	beq.n	800c158 <_dtoa_r+0x990>
 800c106:	9b06      	ldr	r3, [sp, #24]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	dd02      	ble.n	800c112 <_dtoa_r+0x94a>
 800c10c:	9b02      	ldr	r3, [sp, #8]
 800c10e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c112:	f88b a000 	strb.w	sl, [fp]
 800c116:	e55e      	b.n	800bbd6 <_dtoa_r+0x40e>
 800c118:	4628      	mov	r0, r5
 800c11a:	e7bd      	b.n	800c098 <_dtoa_r+0x8d0>
 800c11c:	2201      	movs	r2, #1
 800c11e:	e7e2      	b.n	800c0e6 <_dtoa_r+0x91e>
 800c120:	9b06      	ldr	r3, [sp, #24]
 800c122:	2b00      	cmp	r3, #0
 800c124:	db04      	blt.n	800c130 <_dtoa_r+0x968>
 800c126:	9907      	ldr	r1, [sp, #28]
 800c128:	430b      	orrs	r3, r1
 800c12a:	9908      	ldr	r1, [sp, #32]
 800c12c:	430b      	orrs	r3, r1
 800c12e:	d120      	bne.n	800c172 <_dtoa_r+0x9aa>
 800c130:	2a00      	cmp	r2, #0
 800c132:	ddee      	ble.n	800c112 <_dtoa_r+0x94a>
 800c134:	9901      	ldr	r1, [sp, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	4648      	mov	r0, r9
 800c13a:	f000 fba9 	bl	800c890 <__lshift>
 800c13e:	4621      	mov	r1, r4
 800c140:	9001      	str	r0, [sp, #4]
 800c142:	f000 fc11 	bl	800c968 <__mcmp>
 800c146:	2800      	cmp	r0, #0
 800c148:	dc03      	bgt.n	800c152 <_dtoa_r+0x98a>
 800c14a:	d1e2      	bne.n	800c112 <_dtoa_r+0x94a>
 800c14c:	f01a 0f01 	tst.w	sl, #1
 800c150:	d0df      	beq.n	800c112 <_dtoa_r+0x94a>
 800c152:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c156:	d1d9      	bne.n	800c10c <_dtoa_r+0x944>
 800c158:	2339      	movs	r3, #57	@ 0x39
 800c15a:	f88b 3000 	strb.w	r3, [fp]
 800c15e:	4633      	mov	r3, r6
 800c160:	461e      	mov	r6, r3
 800c162:	3b01      	subs	r3, #1
 800c164:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c168:	2a39      	cmp	r2, #57	@ 0x39
 800c16a:	d052      	beq.n	800c212 <_dtoa_r+0xa4a>
 800c16c:	3201      	adds	r2, #1
 800c16e:	701a      	strb	r2, [r3, #0]
 800c170:	e531      	b.n	800bbd6 <_dtoa_r+0x40e>
 800c172:	2a00      	cmp	r2, #0
 800c174:	dd07      	ble.n	800c186 <_dtoa_r+0x9be>
 800c176:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c17a:	d0ed      	beq.n	800c158 <_dtoa_r+0x990>
 800c17c:	f10a 0301 	add.w	r3, sl, #1
 800c180:	f88b 3000 	strb.w	r3, [fp]
 800c184:	e527      	b.n	800bbd6 <_dtoa_r+0x40e>
 800c186:	9b04      	ldr	r3, [sp, #16]
 800c188:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c18a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c18e:	4293      	cmp	r3, r2
 800c190:	d029      	beq.n	800c1e6 <_dtoa_r+0xa1e>
 800c192:	9901      	ldr	r1, [sp, #4]
 800c194:	2300      	movs	r3, #0
 800c196:	220a      	movs	r2, #10
 800c198:	4648      	mov	r0, r9
 800c19a:	f000 f9d5 	bl	800c548 <__multadd>
 800c19e:	45a8      	cmp	r8, r5
 800c1a0:	9001      	str	r0, [sp, #4]
 800c1a2:	f04f 0300 	mov.w	r3, #0
 800c1a6:	f04f 020a 	mov.w	r2, #10
 800c1aa:	4641      	mov	r1, r8
 800c1ac:	4648      	mov	r0, r9
 800c1ae:	d107      	bne.n	800c1c0 <_dtoa_r+0x9f8>
 800c1b0:	f000 f9ca 	bl	800c548 <__multadd>
 800c1b4:	4680      	mov	r8, r0
 800c1b6:	4605      	mov	r5, r0
 800c1b8:	9b04      	ldr	r3, [sp, #16]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	9304      	str	r3, [sp, #16]
 800c1be:	e776      	b.n	800c0ae <_dtoa_r+0x8e6>
 800c1c0:	f000 f9c2 	bl	800c548 <__multadd>
 800c1c4:	4629      	mov	r1, r5
 800c1c6:	4680      	mov	r8, r0
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	220a      	movs	r2, #10
 800c1cc:	4648      	mov	r0, r9
 800c1ce:	f000 f9bb 	bl	800c548 <__multadd>
 800c1d2:	4605      	mov	r5, r0
 800c1d4:	e7f0      	b.n	800c1b8 <_dtoa_r+0x9f0>
 800c1d6:	f1bb 0f00 	cmp.w	fp, #0
 800c1da:	bfcc      	ite	gt
 800c1dc:	465e      	movgt	r6, fp
 800c1de:	2601      	movle	r6, #1
 800c1e0:	443e      	add	r6, r7
 800c1e2:	f04f 0800 	mov.w	r8, #0
 800c1e6:	9901      	ldr	r1, [sp, #4]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	4648      	mov	r0, r9
 800c1ec:	f000 fb50 	bl	800c890 <__lshift>
 800c1f0:	4621      	mov	r1, r4
 800c1f2:	9001      	str	r0, [sp, #4]
 800c1f4:	f000 fbb8 	bl	800c968 <__mcmp>
 800c1f8:	2800      	cmp	r0, #0
 800c1fa:	dcb0      	bgt.n	800c15e <_dtoa_r+0x996>
 800c1fc:	d102      	bne.n	800c204 <_dtoa_r+0xa3c>
 800c1fe:	f01a 0f01 	tst.w	sl, #1
 800c202:	d1ac      	bne.n	800c15e <_dtoa_r+0x996>
 800c204:	4633      	mov	r3, r6
 800c206:	461e      	mov	r6, r3
 800c208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c20c:	2a30      	cmp	r2, #48	@ 0x30
 800c20e:	d0fa      	beq.n	800c206 <_dtoa_r+0xa3e>
 800c210:	e4e1      	b.n	800bbd6 <_dtoa_r+0x40e>
 800c212:	429f      	cmp	r7, r3
 800c214:	d1a4      	bne.n	800c160 <_dtoa_r+0x998>
 800c216:	9b05      	ldr	r3, [sp, #20]
 800c218:	3301      	adds	r3, #1
 800c21a:	9305      	str	r3, [sp, #20]
 800c21c:	2331      	movs	r3, #49	@ 0x31
 800c21e:	703b      	strb	r3, [r7, #0]
 800c220:	e4d9      	b.n	800bbd6 <_dtoa_r+0x40e>
 800c222:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c224:	4f16      	ldr	r7, [pc, #88]	@ (800c280 <_dtoa_r+0xab8>)
 800c226:	b11b      	cbz	r3, 800c230 <_dtoa_r+0xa68>
 800c228:	f107 0308 	add.w	r3, r7, #8
 800c22c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c22e:	6013      	str	r3, [r2, #0]
 800c230:	4638      	mov	r0, r7
 800c232:	b011      	add	sp, #68	@ 0x44
 800c234:	ecbd 8b02 	vpop	{d8}
 800c238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c23c:	9b07      	ldr	r3, [sp, #28]
 800c23e:	2b01      	cmp	r3, #1
 800c240:	f77f ae2c 	ble.w	800be9c <_dtoa_r+0x6d4>
 800c244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c246:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c248:	2001      	movs	r0, #1
 800c24a:	e64c      	b.n	800bee6 <_dtoa_r+0x71e>
 800c24c:	f1bb 0f00 	cmp.w	fp, #0
 800c250:	f77f aed8 	ble.w	800c004 <_dtoa_r+0x83c>
 800c254:	463e      	mov	r6, r7
 800c256:	9801      	ldr	r0, [sp, #4]
 800c258:	4621      	mov	r1, r4
 800c25a:	f7ff fa2a 	bl	800b6b2 <quorem>
 800c25e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c262:	f806 ab01 	strb.w	sl, [r6], #1
 800c266:	1bf2      	subs	r2, r6, r7
 800c268:	4593      	cmp	fp, r2
 800c26a:	ddb4      	ble.n	800c1d6 <_dtoa_r+0xa0e>
 800c26c:	9901      	ldr	r1, [sp, #4]
 800c26e:	2300      	movs	r3, #0
 800c270:	220a      	movs	r2, #10
 800c272:	4648      	mov	r0, r9
 800c274:	f000 f968 	bl	800c548 <__multadd>
 800c278:	9001      	str	r0, [sp, #4]
 800c27a:	e7ec      	b.n	800c256 <_dtoa_r+0xa8e>
 800c27c:	0800d790 	.word	0x0800d790
 800c280:	0800d714 	.word	0x0800d714

0800c284 <_free_r>:
 800c284:	b538      	push	{r3, r4, r5, lr}
 800c286:	4605      	mov	r5, r0
 800c288:	2900      	cmp	r1, #0
 800c28a:	d041      	beq.n	800c310 <_free_r+0x8c>
 800c28c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c290:	1f0c      	subs	r4, r1, #4
 800c292:	2b00      	cmp	r3, #0
 800c294:	bfb8      	it	lt
 800c296:	18e4      	addlt	r4, r4, r3
 800c298:	f000 f8e8 	bl	800c46c <__malloc_lock>
 800c29c:	4a1d      	ldr	r2, [pc, #116]	@ (800c314 <_free_r+0x90>)
 800c29e:	6813      	ldr	r3, [r2, #0]
 800c2a0:	b933      	cbnz	r3, 800c2b0 <_free_r+0x2c>
 800c2a2:	6063      	str	r3, [r4, #4]
 800c2a4:	6014      	str	r4, [r2, #0]
 800c2a6:	4628      	mov	r0, r5
 800c2a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2ac:	f000 b8e4 	b.w	800c478 <__malloc_unlock>
 800c2b0:	42a3      	cmp	r3, r4
 800c2b2:	d908      	bls.n	800c2c6 <_free_r+0x42>
 800c2b4:	6820      	ldr	r0, [r4, #0]
 800c2b6:	1821      	adds	r1, r4, r0
 800c2b8:	428b      	cmp	r3, r1
 800c2ba:	bf01      	itttt	eq
 800c2bc:	6819      	ldreq	r1, [r3, #0]
 800c2be:	685b      	ldreq	r3, [r3, #4]
 800c2c0:	1809      	addeq	r1, r1, r0
 800c2c2:	6021      	streq	r1, [r4, #0]
 800c2c4:	e7ed      	b.n	800c2a2 <_free_r+0x1e>
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	b10b      	cbz	r3, 800c2d0 <_free_r+0x4c>
 800c2cc:	42a3      	cmp	r3, r4
 800c2ce:	d9fa      	bls.n	800c2c6 <_free_r+0x42>
 800c2d0:	6811      	ldr	r1, [r2, #0]
 800c2d2:	1850      	adds	r0, r2, r1
 800c2d4:	42a0      	cmp	r0, r4
 800c2d6:	d10b      	bne.n	800c2f0 <_free_r+0x6c>
 800c2d8:	6820      	ldr	r0, [r4, #0]
 800c2da:	4401      	add	r1, r0
 800c2dc:	1850      	adds	r0, r2, r1
 800c2de:	4283      	cmp	r3, r0
 800c2e0:	6011      	str	r1, [r2, #0]
 800c2e2:	d1e0      	bne.n	800c2a6 <_free_r+0x22>
 800c2e4:	6818      	ldr	r0, [r3, #0]
 800c2e6:	685b      	ldr	r3, [r3, #4]
 800c2e8:	6053      	str	r3, [r2, #4]
 800c2ea:	4408      	add	r0, r1
 800c2ec:	6010      	str	r0, [r2, #0]
 800c2ee:	e7da      	b.n	800c2a6 <_free_r+0x22>
 800c2f0:	d902      	bls.n	800c2f8 <_free_r+0x74>
 800c2f2:	230c      	movs	r3, #12
 800c2f4:	602b      	str	r3, [r5, #0]
 800c2f6:	e7d6      	b.n	800c2a6 <_free_r+0x22>
 800c2f8:	6820      	ldr	r0, [r4, #0]
 800c2fa:	1821      	adds	r1, r4, r0
 800c2fc:	428b      	cmp	r3, r1
 800c2fe:	bf04      	itt	eq
 800c300:	6819      	ldreq	r1, [r3, #0]
 800c302:	685b      	ldreq	r3, [r3, #4]
 800c304:	6063      	str	r3, [r4, #4]
 800c306:	bf04      	itt	eq
 800c308:	1809      	addeq	r1, r1, r0
 800c30a:	6021      	streq	r1, [r4, #0]
 800c30c:	6054      	str	r4, [r2, #4]
 800c30e:	e7ca      	b.n	800c2a6 <_free_r+0x22>
 800c310:	bd38      	pop	{r3, r4, r5, pc}
 800c312:	bf00      	nop
 800c314:	24000578 	.word	0x24000578

0800c318 <malloc>:
 800c318:	4b02      	ldr	r3, [pc, #8]	@ (800c324 <malloc+0xc>)
 800c31a:	4601      	mov	r1, r0
 800c31c:	6818      	ldr	r0, [r3, #0]
 800c31e:	f000 b825 	b.w	800c36c <_malloc_r>
 800c322:	bf00      	nop
 800c324:	24000034 	.word	0x24000034

0800c328 <sbrk_aligned>:
 800c328:	b570      	push	{r4, r5, r6, lr}
 800c32a:	4e0f      	ldr	r6, [pc, #60]	@ (800c368 <sbrk_aligned+0x40>)
 800c32c:	460c      	mov	r4, r1
 800c32e:	6831      	ldr	r1, [r6, #0]
 800c330:	4605      	mov	r5, r0
 800c332:	b911      	cbnz	r1, 800c33a <sbrk_aligned+0x12>
 800c334:	f000 fe3e 	bl	800cfb4 <_sbrk_r>
 800c338:	6030      	str	r0, [r6, #0]
 800c33a:	4621      	mov	r1, r4
 800c33c:	4628      	mov	r0, r5
 800c33e:	f000 fe39 	bl	800cfb4 <_sbrk_r>
 800c342:	1c43      	adds	r3, r0, #1
 800c344:	d103      	bne.n	800c34e <sbrk_aligned+0x26>
 800c346:	f04f 34ff 	mov.w	r4, #4294967295
 800c34a:	4620      	mov	r0, r4
 800c34c:	bd70      	pop	{r4, r5, r6, pc}
 800c34e:	1cc4      	adds	r4, r0, #3
 800c350:	f024 0403 	bic.w	r4, r4, #3
 800c354:	42a0      	cmp	r0, r4
 800c356:	d0f8      	beq.n	800c34a <sbrk_aligned+0x22>
 800c358:	1a21      	subs	r1, r4, r0
 800c35a:	4628      	mov	r0, r5
 800c35c:	f000 fe2a 	bl	800cfb4 <_sbrk_r>
 800c360:	3001      	adds	r0, #1
 800c362:	d1f2      	bne.n	800c34a <sbrk_aligned+0x22>
 800c364:	e7ef      	b.n	800c346 <sbrk_aligned+0x1e>
 800c366:	bf00      	nop
 800c368:	24000574 	.word	0x24000574

0800c36c <_malloc_r>:
 800c36c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c370:	1ccd      	adds	r5, r1, #3
 800c372:	f025 0503 	bic.w	r5, r5, #3
 800c376:	3508      	adds	r5, #8
 800c378:	2d0c      	cmp	r5, #12
 800c37a:	bf38      	it	cc
 800c37c:	250c      	movcc	r5, #12
 800c37e:	2d00      	cmp	r5, #0
 800c380:	4606      	mov	r6, r0
 800c382:	db01      	blt.n	800c388 <_malloc_r+0x1c>
 800c384:	42a9      	cmp	r1, r5
 800c386:	d904      	bls.n	800c392 <_malloc_r+0x26>
 800c388:	230c      	movs	r3, #12
 800c38a:	6033      	str	r3, [r6, #0]
 800c38c:	2000      	movs	r0, #0
 800c38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c392:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c468 <_malloc_r+0xfc>
 800c396:	f000 f869 	bl	800c46c <__malloc_lock>
 800c39a:	f8d8 3000 	ldr.w	r3, [r8]
 800c39e:	461c      	mov	r4, r3
 800c3a0:	bb44      	cbnz	r4, 800c3f4 <_malloc_r+0x88>
 800c3a2:	4629      	mov	r1, r5
 800c3a4:	4630      	mov	r0, r6
 800c3a6:	f7ff ffbf 	bl	800c328 <sbrk_aligned>
 800c3aa:	1c43      	adds	r3, r0, #1
 800c3ac:	4604      	mov	r4, r0
 800c3ae:	d158      	bne.n	800c462 <_malloc_r+0xf6>
 800c3b0:	f8d8 4000 	ldr.w	r4, [r8]
 800c3b4:	4627      	mov	r7, r4
 800c3b6:	2f00      	cmp	r7, #0
 800c3b8:	d143      	bne.n	800c442 <_malloc_r+0xd6>
 800c3ba:	2c00      	cmp	r4, #0
 800c3bc:	d04b      	beq.n	800c456 <_malloc_r+0xea>
 800c3be:	6823      	ldr	r3, [r4, #0]
 800c3c0:	4639      	mov	r1, r7
 800c3c2:	4630      	mov	r0, r6
 800c3c4:	eb04 0903 	add.w	r9, r4, r3
 800c3c8:	f000 fdf4 	bl	800cfb4 <_sbrk_r>
 800c3cc:	4581      	cmp	r9, r0
 800c3ce:	d142      	bne.n	800c456 <_malloc_r+0xea>
 800c3d0:	6821      	ldr	r1, [r4, #0]
 800c3d2:	1a6d      	subs	r5, r5, r1
 800c3d4:	4629      	mov	r1, r5
 800c3d6:	4630      	mov	r0, r6
 800c3d8:	f7ff ffa6 	bl	800c328 <sbrk_aligned>
 800c3dc:	3001      	adds	r0, #1
 800c3de:	d03a      	beq.n	800c456 <_malloc_r+0xea>
 800c3e0:	6823      	ldr	r3, [r4, #0]
 800c3e2:	442b      	add	r3, r5
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	f8d8 3000 	ldr.w	r3, [r8]
 800c3ea:	685a      	ldr	r2, [r3, #4]
 800c3ec:	bb62      	cbnz	r2, 800c448 <_malloc_r+0xdc>
 800c3ee:	f8c8 7000 	str.w	r7, [r8]
 800c3f2:	e00f      	b.n	800c414 <_malloc_r+0xa8>
 800c3f4:	6822      	ldr	r2, [r4, #0]
 800c3f6:	1b52      	subs	r2, r2, r5
 800c3f8:	d420      	bmi.n	800c43c <_malloc_r+0xd0>
 800c3fa:	2a0b      	cmp	r2, #11
 800c3fc:	d917      	bls.n	800c42e <_malloc_r+0xc2>
 800c3fe:	1961      	adds	r1, r4, r5
 800c400:	42a3      	cmp	r3, r4
 800c402:	6025      	str	r5, [r4, #0]
 800c404:	bf18      	it	ne
 800c406:	6059      	strne	r1, [r3, #4]
 800c408:	6863      	ldr	r3, [r4, #4]
 800c40a:	bf08      	it	eq
 800c40c:	f8c8 1000 	streq.w	r1, [r8]
 800c410:	5162      	str	r2, [r4, r5]
 800c412:	604b      	str	r3, [r1, #4]
 800c414:	4630      	mov	r0, r6
 800c416:	f000 f82f 	bl	800c478 <__malloc_unlock>
 800c41a:	f104 000b 	add.w	r0, r4, #11
 800c41e:	1d23      	adds	r3, r4, #4
 800c420:	f020 0007 	bic.w	r0, r0, #7
 800c424:	1ac2      	subs	r2, r0, r3
 800c426:	bf1c      	itt	ne
 800c428:	1a1b      	subne	r3, r3, r0
 800c42a:	50a3      	strne	r3, [r4, r2]
 800c42c:	e7af      	b.n	800c38e <_malloc_r+0x22>
 800c42e:	6862      	ldr	r2, [r4, #4]
 800c430:	42a3      	cmp	r3, r4
 800c432:	bf0c      	ite	eq
 800c434:	f8c8 2000 	streq.w	r2, [r8]
 800c438:	605a      	strne	r2, [r3, #4]
 800c43a:	e7eb      	b.n	800c414 <_malloc_r+0xa8>
 800c43c:	4623      	mov	r3, r4
 800c43e:	6864      	ldr	r4, [r4, #4]
 800c440:	e7ae      	b.n	800c3a0 <_malloc_r+0x34>
 800c442:	463c      	mov	r4, r7
 800c444:	687f      	ldr	r7, [r7, #4]
 800c446:	e7b6      	b.n	800c3b6 <_malloc_r+0x4a>
 800c448:	461a      	mov	r2, r3
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	42a3      	cmp	r3, r4
 800c44e:	d1fb      	bne.n	800c448 <_malloc_r+0xdc>
 800c450:	2300      	movs	r3, #0
 800c452:	6053      	str	r3, [r2, #4]
 800c454:	e7de      	b.n	800c414 <_malloc_r+0xa8>
 800c456:	230c      	movs	r3, #12
 800c458:	6033      	str	r3, [r6, #0]
 800c45a:	4630      	mov	r0, r6
 800c45c:	f000 f80c 	bl	800c478 <__malloc_unlock>
 800c460:	e794      	b.n	800c38c <_malloc_r+0x20>
 800c462:	6005      	str	r5, [r0, #0]
 800c464:	e7d6      	b.n	800c414 <_malloc_r+0xa8>
 800c466:	bf00      	nop
 800c468:	24000578 	.word	0x24000578

0800c46c <__malloc_lock>:
 800c46c:	4801      	ldr	r0, [pc, #4]	@ (800c474 <__malloc_lock+0x8>)
 800c46e:	f7ff b91e 	b.w	800b6ae <__retarget_lock_acquire_recursive>
 800c472:	bf00      	nop
 800c474:	24000570 	.word	0x24000570

0800c478 <__malloc_unlock>:
 800c478:	4801      	ldr	r0, [pc, #4]	@ (800c480 <__malloc_unlock+0x8>)
 800c47a:	f7ff b919 	b.w	800b6b0 <__retarget_lock_release_recursive>
 800c47e:	bf00      	nop
 800c480:	24000570 	.word	0x24000570

0800c484 <_Balloc>:
 800c484:	b570      	push	{r4, r5, r6, lr}
 800c486:	69c6      	ldr	r6, [r0, #28]
 800c488:	4604      	mov	r4, r0
 800c48a:	460d      	mov	r5, r1
 800c48c:	b976      	cbnz	r6, 800c4ac <_Balloc+0x28>
 800c48e:	2010      	movs	r0, #16
 800c490:	f7ff ff42 	bl	800c318 <malloc>
 800c494:	4602      	mov	r2, r0
 800c496:	61e0      	str	r0, [r4, #28]
 800c498:	b920      	cbnz	r0, 800c4a4 <_Balloc+0x20>
 800c49a:	4b18      	ldr	r3, [pc, #96]	@ (800c4fc <_Balloc+0x78>)
 800c49c:	4818      	ldr	r0, [pc, #96]	@ (800c500 <_Balloc+0x7c>)
 800c49e:	216b      	movs	r1, #107	@ 0x6b
 800c4a0:	f000 fda6 	bl	800cff0 <__assert_func>
 800c4a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4a8:	6006      	str	r6, [r0, #0]
 800c4aa:	60c6      	str	r6, [r0, #12]
 800c4ac:	69e6      	ldr	r6, [r4, #28]
 800c4ae:	68f3      	ldr	r3, [r6, #12]
 800c4b0:	b183      	cbz	r3, 800c4d4 <_Balloc+0x50>
 800c4b2:	69e3      	ldr	r3, [r4, #28]
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c4ba:	b9b8      	cbnz	r0, 800c4ec <_Balloc+0x68>
 800c4bc:	2101      	movs	r1, #1
 800c4be:	fa01 f605 	lsl.w	r6, r1, r5
 800c4c2:	1d72      	adds	r2, r6, #5
 800c4c4:	0092      	lsls	r2, r2, #2
 800c4c6:	4620      	mov	r0, r4
 800c4c8:	f000 fdb0 	bl	800d02c <_calloc_r>
 800c4cc:	b160      	cbz	r0, 800c4e8 <_Balloc+0x64>
 800c4ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c4d2:	e00e      	b.n	800c4f2 <_Balloc+0x6e>
 800c4d4:	2221      	movs	r2, #33	@ 0x21
 800c4d6:	2104      	movs	r1, #4
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 fda7 	bl	800d02c <_calloc_r>
 800c4de:	69e3      	ldr	r3, [r4, #28]
 800c4e0:	60f0      	str	r0, [r6, #12]
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1e4      	bne.n	800c4b2 <_Balloc+0x2e>
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	bd70      	pop	{r4, r5, r6, pc}
 800c4ec:	6802      	ldr	r2, [r0, #0]
 800c4ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c4f8:	e7f7      	b.n	800c4ea <_Balloc+0x66>
 800c4fa:	bf00      	nop
 800c4fc:	0800d721 	.word	0x0800d721
 800c500:	0800d7a1 	.word	0x0800d7a1

0800c504 <_Bfree>:
 800c504:	b570      	push	{r4, r5, r6, lr}
 800c506:	69c6      	ldr	r6, [r0, #28]
 800c508:	4605      	mov	r5, r0
 800c50a:	460c      	mov	r4, r1
 800c50c:	b976      	cbnz	r6, 800c52c <_Bfree+0x28>
 800c50e:	2010      	movs	r0, #16
 800c510:	f7ff ff02 	bl	800c318 <malloc>
 800c514:	4602      	mov	r2, r0
 800c516:	61e8      	str	r0, [r5, #28]
 800c518:	b920      	cbnz	r0, 800c524 <_Bfree+0x20>
 800c51a:	4b09      	ldr	r3, [pc, #36]	@ (800c540 <_Bfree+0x3c>)
 800c51c:	4809      	ldr	r0, [pc, #36]	@ (800c544 <_Bfree+0x40>)
 800c51e:	218f      	movs	r1, #143	@ 0x8f
 800c520:	f000 fd66 	bl	800cff0 <__assert_func>
 800c524:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c528:	6006      	str	r6, [r0, #0]
 800c52a:	60c6      	str	r6, [r0, #12]
 800c52c:	b13c      	cbz	r4, 800c53e <_Bfree+0x3a>
 800c52e:	69eb      	ldr	r3, [r5, #28]
 800c530:	6862      	ldr	r2, [r4, #4]
 800c532:	68db      	ldr	r3, [r3, #12]
 800c534:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c538:	6021      	str	r1, [r4, #0]
 800c53a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c53e:	bd70      	pop	{r4, r5, r6, pc}
 800c540:	0800d721 	.word	0x0800d721
 800c544:	0800d7a1 	.word	0x0800d7a1

0800c548 <__multadd>:
 800c548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c54c:	690d      	ldr	r5, [r1, #16]
 800c54e:	4607      	mov	r7, r0
 800c550:	460c      	mov	r4, r1
 800c552:	461e      	mov	r6, r3
 800c554:	f101 0c14 	add.w	ip, r1, #20
 800c558:	2000      	movs	r0, #0
 800c55a:	f8dc 3000 	ldr.w	r3, [ip]
 800c55e:	b299      	uxth	r1, r3
 800c560:	fb02 6101 	mla	r1, r2, r1, r6
 800c564:	0c1e      	lsrs	r6, r3, #16
 800c566:	0c0b      	lsrs	r3, r1, #16
 800c568:	fb02 3306 	mla	r3, r2, r6, r3
 800c56c:	b289      	uxth	r1, r1
 800c56e:	3001      	adds	r0, #1
 800c570:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c574:	4285      	cmp	r5, r0
 800c576:	f84c 1b04 	str.w	r1, [ip], #4
 800c57a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c57e:	dcec      	bgt.n	800c55a <__multadd+0x12>
 800c580:	b30e      	cbz	r6, 800c5c6 <__multadd+0x7e>
 800c582:	68a3      	ldr	r3, [r4, #8]
 800c584:	42ab      	cmp	r3, r5
 800c586:	dc19      	bgt.n	800c5bc <__multadd+0x74>
 800c588:	6861      	ldr	r1, [r4, #4]
 800c58a:	4638      	mov	r0, r7
 800c58c:	3101      	adds	r1, #1
 800c58e:	f7ff ff79 	bl	800c484 <_Balloc>
 800c592:	4680      	mov	r8, r0
 800c594:	b928      	cbnz	r0, 800c5a2 <__multadd+0x5a>
 800c596:	4602      	mov	r2, r0
 800c598:	4b0c      	ldr	r3, [pc, #48]	@ (800c5cc <__multadd+0x84>)
 800c59a:	480d      	ldr	r0, [pc, #52]	@ (800c5d0 <__multadd+0x88>)
 800c59c:	21ba      	movs	r1, #186	@ 0xba
 800c59e:	f000 fd27 	bl	800cff0 <__assert_func>
 800c5a2:	6922      	ldr	r2, [r4, #16]
 800c5a4:	3202      	adds	r2, #2
 800c5a6:	f104 010c 	add.w	r1, r4, #12
 800c5aa:	0092      	lsls	r2, r2, #2
 800c5ac:	300c      	adds	r0, #12
 800c5ae:	f000 fd11 	bl	800cfd4 <memcpy>
 800c5b2:	4621      	mov	r1, r4
 800c5b4:	4638      	mov	r0, r7
 800c5b6:	f7ff ffa5 	bl	800c504 <_Bfree>
 800c5ba:	4644      	mov	r4, r8
 800c5bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c5c0:	3501      	adds	r5, #1
 800c5c2:	615e      	str	r6, [r3, #20]
 800c5c4:	6125      	str	r5, [r4, #16]
 800c5c6:	4620      	mov	r0, r4
 800c5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5cc:	0800d790 	.word	0x0800d790
 800c5d0:	0800d7a1 	.word	0x0800d7a1

0800c5d4 <__hi0bits>:
 800c5d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c5d8:	4603      	mov	r3, r0
 800c5da:	bf36      	itet	cc
 800c5dc:	0403      	lslcc	r3, r0, #16
 800c5de:	2000      	movcs	r0, #0
 800c5e0:	2010      	movcc	r0, #16
 800c5e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c5e6:	bf3c      	itt	cc
 800c5e8:	021b      	lslcc	r3, r3, #8
 800c5ea:	3008      	addcc	r0, #8
 800c5ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c5f0:	bf3c      	itt	cc
 800c5f2:	011b      	lslcc	r3, r3, #4
 800c5f4:	3004      	addcc	r0, #4
 800c5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5fa:	bf3c      	itt	cc
 800c5fc:	009b      	lslcc	r3, r3, #2
 800c5fe:	3002      	addcc	r0, #2
 800c600:	2b00      	cmp	r3, #0
 800c602:	db05      	blt.n	800c610 <__hi0bits+0x3c>
 800c604:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c608:	f100 0001 	add.w	r0, r0, #1
 800c60c:	bf08      	it	eq
 800c60e:	2020      	moveq	r0, #32
 800c610:	4770      	bx	lr

0800c612 <__lo0bits>:
 800c612:	6803      	ldr	r3, [r0, #0]
 800c614:	4602      	mov	r2, r0
 800c616:	f013 0007 	ands.w	r0, r3, #7
 800c61a:	d00b      	beq.n	800c634 <__lo0bits+0x22>
 800c61c:	07d9      	lsls	r1, r3, #31
 800c61e:	d421      	bmi.n	800c664 <__lo0bits+0x52>
 800c620:	0798      	lsls	r0, r3, #30
 800c622:	bf49      	itett	mi
 800c624:	085b      	lsrmi	r3, r3, #1
 800c626:	089b      	lsrpl	r3, r3, #2
 800c628:	2001      	movmi	r0, #1
 800c62a:	6013      	strmi	r3, [r2, #0]
 800c62c:	bf5c      	itt	pl
 800c62e:	6013      	strpl	r3, [r2, #0]
 800c630:	2002      	movpl	r0, #2
 800c632:	4770      	bx	lr
 800c634:	b299      	uxth	r1, r3
 800c636:	b909      	cbnz	r1, 800c63c <__lo0bits+0x2a>
 800c638:	0c1b      	lsrs	r3, r3, #16
 800c63a:	2010      	movs	r0, #16
 800c63c:	b2d9      	uxtb	r1, r3
 800c63e:	b909      	cbnz	r1, 800c644 <__lo0bits+0x32>
 800c640:	3008      	adds	r0, #8
 800c642:	0a1b      	lsrs	r3, r3, #8
 800c644:	0719      	lsls	r1, r3, #28
 800c646:	bf04      	itt	eq
 800c648:	091b      	lsreq	r3, r3, #4
 800c64a:	3004      	addeq	r0, #4
 800c64c:	0799      	lsls	r1, r3, #30
 800c64e:	bf04      	itt	eq
 800c650:	089b      	lsreq	r3, r3, #2
 800c652:	3002      	addeq	r0, #2
 800c654:	07d9      	lsls	r1, r3, #31
 800c656:	d403      	bmi.n	800c660 <__lo0bits+0x4e>
 800c658:	085b      	lsrs	r3, r3, #1
 800c65a:	f100 0001 	add.w	r0, r0, #1
 800c65e:	d003      	beq.n	800c668 <__lo0bits+0x56>
 800c660:	6013      	str	r3, [r2, #0]
 800c662:	4770      	bx	lr
 800c664:	2000      	movs	r0, #0
 800c666:	4770      	bx	lr
 800c668:	2020      	movs	r0, #32
 800c66a:	4770      	bx	lr

0800c66c <__i2b>:
 800c66c:	b510      	push	{r4, lr}
 800c66e:	460c      	mov	r4, r1
 800c670:	2101      	movs	r1, #1
 800c672:	f7ff ff07 	bl	800c484 <_Balloc>
 800c676:	4602      	mov	r2, r0
 800c678:	b928      	cbnz	r0, 800c686 <__i2b+0x1a>
 800c67a:	4b05      	ldr	r3, [pc, #20]	@ (800c690 <__i2b+0x24>)
 800c67c:	4805      	ldr	r0, [pc, #20]	@ (800c694 <__i2b+0x28>)
 800c67e:	f240 1145 	movw	r1, #325	@ 0x145
 800c682:	f000 fcb5 	bl	800cff0 <__assert_func>
 800c686:	2301      	movs	r3, #1
 800c688:	6144      	str	r4, [r0, #20]
 800c68a:	6103      	str	r3, [r0, #16]
 800c68c:	bd10      	pop	{r4, pc}
 800c68e:	bf00      	nop
 800c690:	0800d790 	.word	0x0800d790
 800c694:	0800d7a1 	.word	0x0800d7a1

0800c698 <__multiply>:
 800c698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69c:	4617      	mov	r7, r2
 800c69e:	690a      	ldr	r2, [r1, #16]
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	bfa8      	it	ge
 800c6a6:	463b      	movge	r3, r7
 800c6a8:	4689      	mov	r9, r1
 800c6aa:	bfa4      	itt	ge
 800c6ac:	460f      	movge	r7, r1
 800c6ae:	4699      	movge	r9, r3
 800c6b0:	693d      	ldr	r5, [r7, #16]
 800c6b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	6879      	ldr	r1, [r7, #4]
 800c6ba:	eb05 060a 	add.w	r6, r5, sl
 800c6be:	42b3      	cmp	r3, r6
 800c6c0:	b085      	sub	sp, #20
 800c6c2:	bfb8      	it	lt
 800c6c4:	3101      	addlt	r1, #1
 800c6c6:	f7ff fedd 	bl	800c484 <_Balloc>
 800c6ca:	b930      	cbnz	r0, 800c6da <__multiply+0x42>
 800c6cc:	4602      	mov	r2, r0
 800c6ce:	4b41      	ldr	r3, [pc, #260]	@ (800c7d4 <__multiply+0x13c>)
 800c6d0:	4841      	ldr	r0, [pc, #260]	@ (800c7d8 <__multiply+0x140>)
 800c6d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c6d6:	f000 fc8b 	bl	800cff0 <__assert_func>
 800c6da:	f100 0414 	add.w	r4, r0, #20
 800c6de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c6e2:	4623      	mov	r3, r4
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	4573      	cmp	r3, lr
 800c6e8:	d320      	bcc.n	800c72c <__multiply+0x94>
 800c6ea:	f107 0814 	add.w	r8, r7, #20
 800c6ee:	f109 0114 	add.w	r1, r9, #20
 800c6f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c6f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c6fa:	9302      	str	r3, [sp, #8]
 800c6fc:	1beb      	subs	r3, r5, r7
 800c6fe:	3b15      	subs	r3, #21
 800c700:	f023 0303 	bic.w	r3, r3, #3
 800c704:	3304      	adds	r3, #4
 800c706:	3715      	adds	r7, #21
 800c708:	42bd      	cmp	r5, r7
 800c70a:	bf38      	it	cc
 800c70c:	2304      	movcc	r3, #4
 800c70e:	9301      	str	r3, [sp, #4]
 800c710:	9b02      	ldr	r3, [sp, #8]
 800c712:	9103      	str	r1, [sp, #12]
 800c714:	428b      	cmp	r3, r1
 800c716:	d80c      	bhi.n	800c732 <__multiply+0x9a>
 800c718:	2e00      	cmp	r6, #0
 800c71a:	dd03      	ble.n	800c724 <__multiply+0x8c>
 800c71c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c720:	2b00      	cmp	r3, #0
 800c722:	d055      	beq.n	800c7d0 <__multiply+0x138>
 800c724:	6106      	str	r6, [r0, #16]
 800c726:	b005      	add	sp, #20
 800c728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c72c:	f843 2b04 	str.w	r2, [r3], #4
 800c730:	e7d9      	b.n	800c6e6 <__multiply+0x4e>
 800c732:	f8b1 a000 	ldrh.w	sl, [r1]
 800c736:	f1ba 0f00 	cmp.w	sl, #0
 800c73a:	d01f      	beq.n	800c77c <__multiply+0xe4>
 800c73c:	46c4      	mov	ip, r8
 800c73e:	46a1      	mov	r9, r4
 800c740:	2700      	movs	r7, #0
 800c742:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c746:	f8d9 3000 	ldr.w	r3, [r9]
 800c74a:	fa1f fb82 	uxth.w	fp, r2
 800c74e:	b29b      	uxth	r3, r3
 800c750:	fb0a 330b 	mla	r3, sl, fp, r3
 800c754:	443b      	add	r3, r7
 800c756:	f8d9 7000 	ldr.w	r7, [r9]
 800c75a:	0c12      	lsrs	r2, r2, #16
 800c75c:	0c3f      	lsrs	r7, r7, #16
 800c75e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c762:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c766:	b29b      	uxth	r3, r3
 800c768:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c76c:	4565      	cmp	r5, ip
 800c76e:	f849 3b04 	str.w	r3, [r9], #4
 800c772:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c776:	d8e4      	bhi.n	800c742 <__multiply+0xaa>
 800c778:	9b01      	ldr	r3, [sp, #4]
 800c77a:	50e7      	str	r7, [r4, r3]
 800c77c:	9b03      	ldr	r3, [sp, #12]
 800c77e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c782:	3104      	adds	r1, #4
 800c784:	f1b9 0f00 	cmp.w	r9, #0
 800c788:	d020      	beq.n	800c7cc <__multiply+0x134>
 800c78a:	6823      	ldr	r3, [r4, #0]
 800c78c:	4647      	mov	r7, r8
 800c78e:	46a4      	mov	ip, r4
 800c790:	f04f 0a00 	mov.w	sl, #0
 800c794:	f8b7 b000 	ldrh.w	fp, [r7]
 800c798:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c79c:	fb09 220b 	mla	r2, r9, fp, r2
 800c7a0:	4452      	add	r2, sl
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7a8:	f84c 3b04 	str.w	r3, [ip], #4
 800c7ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800c7b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800c7b8:	fb09 330a 	mla	r3, r9, sl, r3
 800c7bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c7c0:	42bd      	cmp	r5, r7
 800c7c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7c6:	d8e5      	bhi.n	800c794 <__multiply+0xfc>
 800c7c8:	9a01      	ldr	r2, [sp, #4]
 800c7ca:	50a3      	str	r3, [r4, r2]
 800c7cc:	3404      	adds	r4, #4
 800c7ce:	e79f      	b.n	800c710 <__multiply+0x78>
 800c7d0:	3e01      	subs	r6, #1
 800c7d2:	e7a1      	b.n	800c718 <__multiply+0x80>
 800c7d4:	0800d790 	.word	0x0800d790
 800c7d8:	0800d7a1 	.word	0x0800d7a1

0800c7dc <__pow5mult>:
 800c7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7e0:	4615      	mov	r5, r2
 800c7e2:	f012 0203 	ands.w	r2, r2, #3
 800c7e6:	4607      	mov	r7, r0
 800c7e8:	460e      	mov	r6, r1
 800c7ea:	d007      	beq.n	800c7fc <__pow5mult+0x20>
 800c7ec:	4c25      	ldr	r4, [pc, #148]	@ (800c884 <__pow5mult+0xa8>)
 800c7ee:	3a01      	subs	r2, #1
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c7f6:	f7ff fea7 	bl	800c548 <__multadd>
 800c7fa:	4606      	mov	r6, r0
 800c7fc:	10ad      	asrs	r5, r5, #2
 800c7fe:	d03d      	beq.n	800c87c <__pow5mult+0xa0>
 800c800:	69fc      	ldr	r4, [r7, #28]
 800c802:	b97c      	cbnz	r4, 800c824 <__pow5mult+0x48>
 800c804:	2010      	movs	r0, #16
 800c806:	f7ff fd87 	bl	800c318 <malloc>
 800c80a:	4602      	mov	r2, r0
 800c80c:	61f8      	str	r0, [r7, #28]
 800c80e:	b928      	cbnz	r0, 800c81c <__pow5mult+0x40>
 800c810:	4b1d      	ldr	r3, [pc, #116]	@ (800c888 <__pow5mult+0xac>)
 800c812:	481e      	ldr	r0, [pc, #120]	@ (800c88c <__pow5mult+0xb0>)
 800c814:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c818:	f000 fbea 	bl	800cff0 <__assert_func>
 800c81c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c820:	6004      	str	r4, [r0, #0]
 800c822:	60c4      	str	r4, [r0, #12]
 800c824:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c828:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c82c:	b94c      	cbnz	r4, 800c842 <__pow5mult+0x66>
 800c82e:	f240 2171 	movw	r1, #625	@ 0x271
 800c832:	4638      	mov	r0, r7
 800c834:	f7ff ff1a 	bl	800c66c <__i2b>
 800c838:	2300      	movs	r3, #0
 800c83a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c83e:	4604      	mov	r4, r0
 800c840:	6003      	str	r3, [r0, #0]
 800c842:	f04f 0900 	mov.w	r9, #0
 800c846:	07eb      	lsls	r3, r5, #31
 800c848:	d50a      	bpl.n	800c860 <__pow5mult+0x84>
 800c84a:	4631      	mov	r1, r6
 800c84c:	4622      	mov	r2, r4
 800c84e:	4638      	mov	r0, r7
 800c850:	f7ff ff22 	bl	800c698 <__multiply>
 800c854:	4631      	mov	r1, r6
 800c856:	4680      	mov	r8, r0
 800c858:	4638      	mov	r0, r7
 800c85a:	f7ff fe53 	bl	800c504 <_Bfree>
 800c85e:	4646      	mov	r6, r8
 800c860:	106d      	asrs	r5, r5, #1
 800c862:	d00b      	beq.n	800c87c <__pow5mult+0xa0>
 800c864:	6820      	ldr	r0, [r4, #0]
 800c866:	b938      	cbnz	r0, 800c878 <__pow5mult+0x9c>
 800c868:	4622      	mov	r2, r4
 800c86a:	4621      	mov	r1, r4
 800c86c:	4638      	mov	r0, r7
 800c86e:	f7ff ff13 	bl	800c698 <__multiply>
 800c872:	6020      	str	r0, [r4, #0]
 800c874:	f8c0 9000 	str.w	r9, [r0]
 800c878:	4604      	mov	r4, r0
 800c87a:	e7e4      	b.n	800c846 <__pow5mult+0x6a>
 800c87c:	4630      	mov	r0, r6
 800c87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c882:	bf00      	nop
 800c884:	0800d854 	.word	0x0800d854
 800c888:	0800d721 	.word	0x0800d721
 800c88c:	0800d7a1 	.word	0x0800d7a1

0800c890 <__lshift>:
 800c890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c894:	460c      	mov	r4, r1
 800c896:	6849      	ldr	r1, [r1, #4]
 800c898:	6923      	ldr	r3, [r4, #16]
 800c89a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c89e:	68a3      	ldr	r3, [r4, #8]
 800c8a0:	4607      	mov	r7, r0
 800c8a2:	4691      	mov	r9, r2
 800c8a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8a8:	f108 0601 	add.w	r6, r8, #1
 800c8ac:	42b3      	cmp	r3, r6
 800c8ae:	db0b      	blt.n	800c8c8 <__lshift+0x38>
 800c8b0:	4638      	mov	r0, r7
 800c8b2:	f7ff fde7 	bl	800c484 <_Balloc>
 800c8b6:	4605      	mov	r5, r0
 800c8b8:	b948      	cbnz	r0, 800c8ce <__lshift+0x3e>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	4b28      	ldr	r3, [pc, #160]	@ (800c960 <__lshift+0xd0>)
 800c8be:	4829      	ldr	r0, [pc, #164]	@ (800c964 <__lshift+0xd4>)
 800c8c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c8c4:	f000 fb94 	bl	800cff0 <__assert_func>
 800c8c8:	3101      	adds	r1, #1
 800c8ca:	005b      	lsls	r3, r3, #1
 800c8cc:	e7ee      	b.n	800c8ac <__lshift+0x1c>
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	f100 0114 	add.w	r1, r0, #20
 800c8d4:	f100 0210 	add.w	r2, r0, #16
 800c8d8:	4618      	mov	r0, r3
 800c8da:	4553      	cmp	r3, sl
 800c8dc:	db33      	blt.n	800c946 <__lshift+0xb6>
 800c8de:	6920      	ldr	r0, [r4, #16]
 800c8e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c8e4:	f104 0314 	add.w	r3, r4, #20
 800c8e8:	f019 091f 	ands.w	r9, r9, #31
 800c8ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c8f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c8f4:	d02b      	beq.n	800c94e <__lshift+0xbe>
 800c8f6:	f1c9 0e20 	rsb	lr, r9, #32
 800c8fa:	468a      	mov	sl, r1
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	6818      	ldr	r0, [r3, #0]
 800c900:	fa00 f009 	lsl.w	r0, r0, r9
 800c904:	4310      	orrs	r0, r2
 800c906:	f84a 0b04 	str.w	r0, [sl], #4
 800c90a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c90e:	459c      	cmp	ip, r3
 800c910:	fa22 f20e 	lsr.w	r2, r2, lr
 800c914:	d8f3      	bhi.n	800c8fe <__lshift+0x6e>
 800c916:	ebac 0304 	sub.w	r3, ip, r4
 800c91a:	3b15      	subs	r3, #21
 800c91c:	f023 0303 	bic.w	r3, r3, #3
 800c920:	3304      	adds	r3, #4
 800c922:	f104 0015 	add.w	r0, r4, #21
 800c926:	4560      	cmp	r0, ip
 800c928:	bf88      	it	hi
 800c92a:	2304      	movhi	r3, #4
 800c92c:	50ca      	str	r2, [r1, r3]
 800c92e:	b10a      	cbz	r2, 800c934 <__lshift+0xa4>
 800c930:	f108 0602 	add.w	r6, r8, #2
 800c934:	3e01      	subs	r6, #1
 800c936:	4638      	mov	r0, r7
 800c938:	612e      	str	r6, [r5, #16]
 800c93a:	4621      	mov	r1, r4
 800c93c:	f7ff fde2 	bl	800c504 <_Bfree>
 800c940:	4628      	mov	r0, r5
 800c942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c946:	f842 0f04 	str.w	r0, [r2, #4]!
 800c94a:	3301      	adds	r3, #1
 800c94c:	e7c5      	b.n	800c8da <__lshift+0x4a>
 800c94e:	3904      	subs	r1, #4
 800c950:	f853 2b04 	ldr.w	r2, [r3], #4
 800c954:	f841 2f04 	str.w	r2, [r1, #4]!
 800c958:	459c      	cmp	ip, r3
 800c95a:	d8f9      	bhi.n	800c950 <__lshift+0xc0>
 800c95c:	e7ea      	b.n	800c934 <__lshift+0xa4>
 800c95e:	bf00      	nop
 800c960:	0800d790 	.word	0x0800d790
 800c964:	0800d7a1 	.word	0x0800d7a1

0800c968 <__mcmp>:
 800c968:	690a      	ldr	r2, [r1, #16]
 800c96a:	4603      	mov	r3, r0
 800c96c:	6900      	ldr	r0, [r0, #16]
 800c96e:	1a80      	subs	r0, r0, r2
 800c970:	b530      	push	{r4, r5, lr}
 800c972:	d10e      	bne.n	800c992 <__mcmp+0x2a>
 800c974:	3314      	adds	r3, #20
 800c976:	3114      	adds	r1, #20
 800c978:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c97c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c980:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c984:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c988:	4295      	cmp	r5, r2
 800c98a:	d003      	beq.n	800c994 <__mcmp+0x2c>
 800c98c:	d205      	bcs.n	800c99a <__mcmp+0x32>
 800c98e:	f04f 30ff 	mov.w	r0, #4294967295
 800c992:	bd30      	pop	{r4, r5, pc}
 800c994:	42a3      	cmp	r3, r4
 800c996:	d3f3      	bcc.n	800c980 <__mcmp+0x18>
 800c998:	e7fb      	b.n	800c992 <__mcmp+0x2a>
 800c99a:	2001      	movs	r0, #1
 800c99c:	e7f9      	b.n	800c992 <__mcmp+0x2a>
	...

0800c9a0 <__mdiff>:
 800c9a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a4:	4689      	mov	r9, r1
 800c9a6:	4606      	mov	r6, r0
 800c9a8:	4611      	mov	r1, r2
 800c9aa:	4648      	mov	r0, r9
 800c9ac:	4614      	mov	r4, r2
 800c9ae:	f7ff ffdb 	bl	800c968 <__mcmp>
 800c9b2:	1e05      	subs	r5, r0, #0
 800c9b4:	d112      	bne.n	800c9dc <__mdiff+0x3c>
 800c9b6:	4629      	mov	r1, r5
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	f7ff fd63 	bl	800c484 <_Balloc>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	b928      	cbnz	r0, 800c9ce <__mdiff+0x2e>
 800c9c2:	4b3f      	ldr	r3, [pc, #252]	@ (800cac0 <__mdiff+0x120>)
 800c9c4:	f240 2137 	movw	r1, #567	@ 0x237
 800c9c8:	483e      	ldr	r0, [pc, #248]	@ (800cac4 <__mdiff+0x124>)
 800c9ca:	f000 fb11 	bl	800cff0 <__assert_func>
 800c9ce:	2301      	movs	r3, #1
 800c9d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	b003      	add	sp, #12
 800c9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9dc:	bfbc      	itt	lt
 800c9de:	464b      	movlt	r3, r9
 800c9e0:	46a1      	movlt	r9, r4
 800c9e2:	4630      	mov	r0, r6
 800c9e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c9e8:	bfba      	itte	lt
 800c9ea:	461c      	movlt	r4, r3
 800c9ec:	2501      	movlt	r5, #1
 800c9ee:	2500      	movge	r5, #0
 800c9f0:	f7ff fd48 	bl	800c484 <_Balloc>
 800c9f4:	4602      	mov	r2, r0
 800c9f6:	b918      	cbnz	r0, 800ca00 <__mdiff+0x60>
 800c9f8:	4b31      	ldr	r3, [pc, #196]	@ (800cac0 <__mdiff+0x120>)
 800c9fa:	f240 2145 	movw	r1, #581	@ 0x245
 800c9fe:	e7e3      	b.n	800c9c8 <__mdiff+0x28>
 800ca00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ca04:	6926      	ldr	r6, [r4, #16]
 800ca06:	60c5      	str	r5, [r0, #12]
 800ca08:	f109 0310 	add.w	r3, r9, #16
 800ca0c:	f109 0514 	add.w	r5, r9, #20
 800ca10:	f104 0e14 	add.w	lr, r4, #20
 800ca14:	f100 0b14 	add.w	fp, r0, #20
 800ca18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ca1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ca20:	9301      	str	r3, [sp, #4]
 800ca22:	46d9      	mov	r9, fp
 800ca24:	f04f 0c00 	mov.w	ip, #0
 800ca28:	9b01      	ldr	r3, [sp, #4]
 800ca2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ca2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ca32:	9301      	str	r3, [sp, #4]
 800ca34:	fa1f f38a 	uxth.w	r3, sl
 800ca38:	4619      	mov	r1, r3
 800ca3a:	b283      	uxth	r3, r0
 800ca3c:	1acb      	subs	r3, r1, r3
 800ca3e:	0c00      	lsrs	r0, r0, #16
 800ca40:	4463      	add	r3, ip
 800ca42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ca46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ca4a:	b29b      	uxth	r3, r3
 800ca4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ca50:	4576      	cmp	r6, lr
 800ca52:	f849 3b04 	str.w	r3, [r9], #4
 800ca56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca5a:	d8e5      	bhi.n	800ca28 <__mdiff+0x88>
 800ca5c:	1b33      	subs	r3, r6, r4
 800ca5e:	3b15      	subs	r3, #21
 800ca60:	f023 0303 	bic.w	r3, r3, #3
 800ca64:	3415      	adds	r4, #21
 800ca66:	3304      	adds	r3, #4
 800ca68:	42a6      	cmp	r6, r4
 800ca6a:	bf38      	it	cc
 800ca6c:	2304      	movcc	r3, #4
 800ca6e:	441d      	add	r5, r3
 800ca70:	445b      	add	r3, fp
 800ca72:	461e      	mov	r6, r3
 800ca74:	462c      	mov	r4, r5
 800ca76:	4544      	cmp	r4, r8
 800ca78:	d30e      	bcc.n	800ca98 <__mdiff+0xf8>
 800ca7a:	f108 0103 	add.w	r1, r8, #3
 800ca7e:	1b49      	subs	r1, r1, r5
 800ca80:	f021 0103 	bic.w	r1, r1, #3
 800ca84:	3d03      	subs	r5, #3
 800ca86:	45a8      	cmp	r8, r5
 800ca88:	bf38      	it	cc
 800ca8a:	2100      	movcc	r1, #0
 800ca8c:	440b      	add	r3, r1
 800ca8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca92:	b191      	cbz	r1, 800caba <__mdiff+0x11a>
 800ca94:	6117      	str	r7, [r2, #16]
 800ca96:	e79d      	b.n	800c9d4 <__mdiff+0x34>
 800ca98:	f854 1b04 	ldr.w	r1, [r4], #4
 800ca9c:	46e6      	mov	lr, ip
 800ca9e:	0c08      	lsrs	r0, r1, #16
 800caa0:	fa1c fc81 	uxtah	ip, ip, r1
 800caa4:	4471      	add	r1, lr
 800caa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800caaa:	b289      	uxth	r1, r1
 800caac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cab0:	f846 1b04 	str.w	r1, [r6], #4
 800cab4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cab8:	e7dd      	b.n	800ca76 <__mdiff+0xd6>
 800caba:	3f01      	subs	r7, #1
 800cabc:	e7e7      	b.n	800ca8e <__mdiff+0xee>
 800cabe:	bf00      	nop
 800cac0:	0800d790 	.word	0x0800d790
 800cac4:	0800d7a1 	.word	0x0800d7a1

0800cac8 <__d2b>:
 800cac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cacc:	460f      	mov	r7, r1
 800cace:	2101      	movs	r1, #1
 800cad0:	ec59 8b10 	vmov	r8, r9, d0
 800cad4:	4616      	mov	r6, r2
 800cad6:	f7ff fcd5 	bl	800c484 <_Balloc>
 800cada:	4604      	mov	r4, r0
 800cadc:	b930      	cbnz	r0, 800caec <__d2b+0x24>
 800cade:	4602      	mov	r2, r0
 800cae0:	4b23      	ldr	r3, [pc, #140]	@ (800cb70 <__d2b+0xa8>)
 800cae2:	4824      	ldr	r0, [pc, #144]	@ (800cb74 <__d2b+0xac>)
 800cae4:	f240 310f 	movw	r1, #783	@ 0x30f
 800cae8:	f000 fa82 	bl	800cff0 <__assert_func>
 800caec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800caf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800caf4:	b10d      	cbz	r5, 800cafa <__d2b+0x32>
 800caf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cafa:	9301      	str	r3, [sp, #4]
 800cafc:	f1b8 0300 	subs.w	r3, r8, #0
 800cb00:	d023      	beq.n	800cb4a <__d2b+0x82>
 800cb02:	4668      	mov	r0, sp
 800cb04:	9300      	str	r3, [sp, #0]
 800cb06:	f7ff fd84 	bl	800c612 <__lo0bits>
 800cb0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cb0e:	b1d0      	cbz	r0, 800cb46 <__d2b+0x7e>
 800cb10:	f1c0 0320 	rsb	r3, r0, #32
 800cb14:	fa02 f303 	lsl.w	r3, r2, r3
 800cb18:	430b      	orrs	r3, r1
 800cb1a:	40c2      	lsrs	r2, r0
 800cb1c:	6163      	str	r3, [r4, #20]
 800cb1e:	9201      	str	r2, [sp, #4]
 800cb20:	9b01      	ldr	r3, [sp, #4]
 800cb22:	61a3      	str	r3, [r4, #24]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	bf0c      	ite	eq
 800cb28:	2201      	moveq	r2, #1
 800cb2a:	2202      	movne	r2, #2
 800cb2c:	6122      	str	r2, [r4, #16]
 800cb2e:	b1a5      	cbz	r5, 800cb5a <__d2b+0x92>
 800cb30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cb34:	4405      	add	r5, r0
 800cb36:	603d      	str	r5, [r7, #0]
 800cb38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cb3c:	6030      	str	r0, [r6, #0]
 800cb3e:	4620      	mov	r0, r4
 800cb40:	b003      	add	sp, #12
 800cb42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb46:	6161      	str	r1, [r4, #20]
 800cb48:	e7ea      	b.n	800cb20 <__d2b+0x58>
 800cb4a:	a801      	add	r0, sp, #4
 800cb4c:	f7ff fd61 	bl	800c612 <__lo0bits>
 800cb50:	9b01      	ldr	r3, [sp, #4]
 800cb52:	6163      	str	r3, [r4, #20]
 800cb54:	3020      	adds	r0, #32
 800cb56:	2201      	movs	r2, #1
 800cb58:	e7e8      	b.n	800cb2c <__d2b+0x64>
 800cb5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb62:	6038      	str	r0, [r7, #0]
 800cb64:	6918      	ldr	r0, [r3, #16]
 800cb66:	f7ff fd35 	bl	800c5d4 <__hi0bits>
 800cb6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb6e:	e7e5      	b.n	800cb3c <__d2b+0x74>
 800cb70:	0800d790 	.word	0x0800d790
 800cb74:	0800d7a1 	.word	0x0800d7a1

0800cb78 <__ssputs_r>:
 800cb78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb7c:	688e      	ldr	r6, [r1, #8]
 800cb7e:	461f      	mov	r7, r3
 800cb80:	42be      	cmp	r6, r7
 800cb82:	680b      	ldr	r3, [r1, #0]
 800cb84:	4682      	mov	sl, r0
 800cb86:	460c      	mov	r4, r1
 800cb88:	4690      	mov	r8, r2
 800cb8a:	d82d      	bhi.n	800cbe8 <__ssputs_r+0x70>
 800cb8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cb94:	d026      	beq.n	800cbe4 <__ssputs_r+0x6c>
 800cb96:	6965      	ldr	r5, [r4, #20]
 800cb98:	6909      	ldr	r1, [r1, #16]
 800cb9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb9e:	eba3 0901 	sub.w	r9, r3, r1
 800cba2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cba6:	1c7b      	adds	r3, r7, #1
 800cba8:	444b      	add	r3, r9
 800cbaa:	106d      	asrs	r5, r5, #1
 800cbac:	429d      	cmp	r5, r3
 800cbae:	bf38      	it	cc
 800cbb0:	461d      	movcc	r5, r3
 800cbb2:	0553      	lsls	r3, r2, #21
 800cbb4:	d527      	bpl.n	800cc06 <__ssputs_r+0x8e>
 800cbb6:	4629      	mov	r1, r5
 800cbb8:	f7ff fbd8 	bl	800c36c <_malloc_r>
 800cbbc:	4606      	mov	r6, r0
 800cbbe:	b360      	cbz	r0, 800cc1a <__ssputs_r+0xa2>
 800cbc0:	6921      	ldr	r1, [r4, #16]
 800cbc2:	464a      	mov	r2, r9
 800cbc4:	f000 fa06 	bl	800cfd4 <memcpy>
 800cbc8:	89a3      	ldrh	r3, [r4, #12]
 800cbca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cbce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbd2:	81a3      	strh	r3, [r4, #12]
 800cbd4:	6126      	str	r6, [r4, #16]
 800cbd6:	6165      	str	r5, [r4, #20]
 800cbd8:	444e      	add	r6, r9
 800cbda:	eba5 0509 	sub.w	r5, r5, r9
 800cbde:	6026      	str	r6, [r4, #0]
 800cbe0:	60a5      	str	r5, [r4, #8]
 800cbe2:	463e      	mov	r6, r7
 800cbe4:	42be      	cmp	r6, r7
 800cbe6:	d900      	bls.n	800cbea <__ssputs_r+0x72>
 800cbe8:	463e      	mov	r6, r7
 800cbea:	6820      	ldr	r0, [r4, #0]
 800cbec:	4632      	mov	r2, r6
 800cbee:	4641      	mov	r1, r8
 800cbf0:	f000 f9c6 	bl	800cf80 <memmove>
 800cbf4:	68a3      	ldr	r3, [r4, #8]
 800cbf6:	1b9b      	subs	r3, r3, r6
 800cbf8:	60a3      	str	r3, [r4, #8]
 800cbfa:	6823      	ldr	r3, [r4, #0]
 800cbfc:	4433      	add	r3, r6
 800cbfe:	6023      	str	r3, [r4, #0]
 800cc00:	2000      	movs	r0, #0
 800cc02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc06:	462a      	mov	r2, r5
 800cc08:	f000 fa36 	bl	800d078 <_realloc_r>
 800cc0c:	4606      	mov	r6, r0
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d1e0      	bne.n	800cbd4 <__ssputs_r+0x5c>
 800cc12:	6921      	ldr	r1, [r4, #16]
 800cc14:	4650      	mov	r0, sl
 800cc16:	f7ff fb35 	bl	800c284 <_free_r>
 800cc1a:	230c      	movs	r3, #12
 800cc1c:	f8ca 3000 	str.w	r3, [sl]
 800cc20:	89a3      	ldrh	r3, [r4, #12]
 800cc22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc26:	81a3      	strh	r3, [r4, #12]
 800cc28:	f04f 30ff 	mov.w	r0, #4294967295
 800cc2c:	e7e9      	b.n	800cc02 <__ssputs_r+0x8a>
	...

0800cc30 <_svfiprintf_r>:
 800cc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc34:	4698      	mov	r8, r3
 800cc36:	898b      	ldrh	r3, [r1, #12]
 800cc38:	061b      	lsls	r3, r3, #24
 800cc3a:	b09d      	sub	sp, #116	@ 0x74
 800cc3c:	4607      	mov	r7, r0
 800cc3e:	460d      	mov	r5, r1
 800cc40:	4614      	mov	r4, r2
 800cc42:	d510      	bpl.n	800cc66 <_svfiprintf_r+0x36>
 800cc44:	690b      	ldr	r3, [r1, #16]
 800cc46:	b973      	cbnz	r3, 800cc66 <_svfiprintf_r+0x36>
 800cc48:	2140      	movs	r1, #64	@ 0x40
 800cc4a:	f7ff fb8f 	bl	800c36c <_malloc_r>
 800cc4e:	6028      	str	r0, [r5, #0]
 800cc50:	6128      	str	r0, [r5, #16]
 800cc52:	b930      	cbnz	r0, 800cc62 <_svfiprintf_r+0x32>
 800cc54:	230c      	movs	r3, #12
 800cc56:	603b      	str	r3, [r7, #0]
 800cc58:	f04f 30ff 	mov.w	r0, #4294967295
 800cc5c:	b01d      	add	sp, #116	@ 0x74
 800cc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc62:	2340      	movs	r3, #64	@ 0x40
 800cc64:	616b      	str	r3, [r5, #20]
 800cc66:	2300      	movs	r3, #0
 800cc68:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc6a:	2320      	movs	r3, #32
 800cc6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cc70:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc74:	2330      	movs	r3, #48	@ 0x30
 800cc76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ce14 <_svfiprintf_r+0x1e4>
 800cc7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc7e:	f04f 0901 	mov.w	r9, #1
 800cc82:	4623      	mov	r3, r4
 800cc84:	469a      	mov	sl, r3
 800cc86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc8a:	b10a      	cbz	r2, 800cc90 <_svfiprintf_r+0x60>
 800cc8c:	2a25      	cmp	r2, #37	@ 0x25
 800cc8e:	d1f9      	bne.n	800cc84 <_svfiprintf_r+0x54>
 800cc90:	ebba 0b04 	subs.w	fp, sl, r4
 800cc94:	d00b      	beq.n	800ccae <_svfiprintf_r+0x7e>
 800cc96:	465b      	mov	r3, fp
 800cc98:	4622      	mov	r2, r4
 800cc9a:	4629      	mov	r1, r5
 800cc9c:	4638      	mov	r0, r7
 800cc9e:	f7ff ff6b 	bl	800cb78 <__ssputs_r>
 800cca2:	3001      	adds	r0, #1
 800cca4:	f000 80a7 	beq.w	800cdf6 <_svfiprintf_r+0x1c6>
 800cca8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccaa:	445a      	add	r2, fp
 800ccac:	9209      	str	r2, [sp, #36]	@ 0x24
 800ccae:	f89a 3000 	ldrb.w	r3, [sl]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	f000 809f 	beq.w	800cdf6 <_svfiprintf_r+0x1c6>
 800ccb8:	2300      	movs	r3, #0
 800ccba:	f04f 32ff 	mov.w	r2, #4294967295
 800ccbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccc2:	f10a 0a01 	add.w	sl, sl, #1
 800ccc6:	9304      	str	r3, [sp, #16]
 800ccc8:	9307      	str	r3, [sp, #28]
 800ccca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ccce:	931a      	str	r3, [sp, #104]	@ 0x68
 800ccd0:	4654      	mov	r4, sl
 800ccd2:	2205      	movs	r2, #5
 800ccd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccd8:	484e      	ldr	r0, [pc, #312]	@ (800ce14 <_svfiprintf_r+0x1e4>)
 800ccda:	f7f3 fb01 	bl	80002e0 <memchr>
 800ccde:	9a04      	ldr	r2, [sp, #16]
 800cce0:	b9d8      	cbnz	r0, 800cd1a <_svfiprintf_r+0xea>
 800cce2:	06d0      	lsls	r0, r2, #27
 800cce4:	bf44      	itt	mi
 800cce6:	2320      	movmi	r3, #32
 800cce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ccec:	0711      	lsls	r1, r2, #28
 800ccee:	bf44      	itt	mi
 800ccf0:	232b      	movmi	r3, #43	@ 0x2b
 800ccf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ccf6:	f89a 3000 	ldrb.w	r3, [sl]
 800ccfa:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccfc:	d015      	beq.n	800cd2a <_svfiprintf_r+0xfa>
 800ccfe:	9a07      	ldr	r2, [sp, #28]
 800cd00:	4654      	mov	r4, sl
 800cd02:	2000      	movs	r0, #0
 800cd04:	f04f 0c0a 	mov.w	ip, #10
 800cd08:	4621      	mov	r1, r4
 800cd0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd0e:	3b30      	subs	r3, #48	@ 0x30
 800cd10:	2b09      	cmp	r3, #9
 800cd12:	d94b      	bls.n	800cdac <_svfiprintf_r+0x17c>
 800cd14:	b1b0      	cbz	r0, 800cd44 <_svfiprintf_r+0x114>
 800cd16:	9207      	str	r2, [sp, #28]
 800cd18:	e014      	b.n	800cd44 <_svfiprintf_r+0x114>
 800cd1a:	eba0 0308 	sub.w	r3, r0, r8
 800cd1e:	fa09 f303 	lsl.w	r3, r9, r3
 800cd22:	4313      	orrs	r3, r2
 800cd24:	9304      	str	r3, [sp, #16]
 800cd26:	46a2      	mov	sl, r4
 800cd28:	e7d2      	b.n	800ccd0 <_svfiprintf_r+0xa0>
 800cd2a:	9b03      	ldr	r3, [sp, #12]
 800cd2c:	1d19      	adds	r1, r3, #4
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	9103      	str	r1, [sp, #12]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	bfbb      	ittet	lt
 800cd36:	425b      	neglt	r3, r3
 800cd38:	f042 0202 	orrlt.w	r2, r2, #2
 800cd3c:	9307      	strge	r3, [sp, #28]
 800cd3e:	9307      	strlt	r3, [sp, #28]
 800cd40:	bfb8      	it	lt
 800cd42:	9204      	strlt	r2, [sp, #16]
 800cd44:	7823      	ldrb	r3, [r4, #0]
 800cd46:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd48:	d10a      	bne.n	800cd60 <_svfiprintf_r+0x130>
 800cd4a:	7863      	ldrb	r3, [r4, #1]
 800cd4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd4e:	d132      	bne.n	800cdb6 <_svfiprintf_r+0x186>
 800cd50:	9b03      	ldr	r3, [sp, #12]
 800cd52:	1d1a      	adds	r2, r3, #4
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	9203      	str	r2, [sp, #12]
 800cd58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd5c:	3402      	adds	r4, #2
 800cd5e:	9305      	str	r3, [sp, #20]
 800cd60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ce24 <_svfiprintf_r+0x1f4>
 800cd64:	7821      	ldrb	r1, [r4, #0]
 800cd66:	2203      	movs	r2, #3
 800cd68:	4650      	mov	r0, sl
 800cd6a:	f7f3 fab9 	bl	80002e0 <memchr>
 800cd6e:	b138      	cbz	r0, 800cd80 <_svfiprintf_r+0x150>
 800cd70:	9b04      	ldr	r3, [sp, #16]
 800cd72:	eba0 000a 	sub.w	r0, r0, sl
 800cd76:	2240      	movs	r2, #64	@ 0x40
 800cd78:	4082      	lsls	r2, r0
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	3401      	adds	r4, #1
 800cd7e:	9304      	str	r3, [sp, #16]
 800cd80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd84:	4824      	ldr	r0, [pc, #144]	@ (800ce18 <_svfiprintf_r+0x1e8>)
 800cd86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd8a:	2206      	movs	r2, #6
 800cd8c:	f7f3 faa8 	bl	80002e0 <memchr>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d036      	beq.n	800ce02 <_svfiprintf_r+0x1d2>
 800cd94:	4b21      	ldr	r3, [pc, #132]	@ (800ce1c <_svfiprintf_r+0x1ec>)
 800cd96:	bb1b      	cbnz	r3, 800cde0 <_svfiprintf_r+0x1b0>
 800cd98:	9b03      	ldr	r3, [sp, #12]
 800cd9a:	3307      	adds	r3, #7
 800cd9c:	f023 0307 	bic.w	r3, r3, #7
 800cda0:	3308      	adds	r3, #8
 800cda2:	9303      	str	r3, [sp, #12]
 800cda4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda6:	4433      	add	r3, r6
 800cda8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdaa:	e76a      	b.n	800cc82 <_svfiprintf_r+0x52>
 800cdac:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdb0:	460c      	mov	r4, r1
 800cdb2:	2001      	movs	r0, #1
 800cdb4:	e7a8      	b.n	800cd08 <_svfiprintf_r+0xd8>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	3401      	adds	r4, #1
 800cdba:	9305      	str	r3, [sp, #20]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	f04f 0c0a 	mov.w	ip, #10
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cdc8:	3a30      	subs	r2, #48	@ 0x30
 800cdca:	2a09      	cmp	r2, #9
 800cdcc:	d903      	bls.n	800cdd6 <_svfiprintf_r+0x1a6>
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d0c6      	beq.n	800cd60 <_svfiprintf_r+0x130>
 800cdd2:	9105      	str	r1, [sp, #20]
 800cdd4:	e7c4      	b.n	800cd60 <_svfiprintf_r+0x130>
 800cdd6:	fb0c 2101 	mla	r1, ip, r1, r2
 800cdda:	4604      	mov	r4, r0
 800cddc:	2301      	movs	r3, #1
 800cdde:	e7f0      	b.n	800cdc2 <_svfiprintf_r+0x192>
 800cde0:	ab03      	add	r3, sp, #12
 800cde2:	9300      	str	r3, [sp, #0]
 800cde4:	462a      	mov	r2, r5
 800cde6:	4b0e      	ldr	r3, [pc, #56]	@ (800ce20 <_svfiprintf_r+0x1f0>)
 800cde8:	a904      	add	r1, sp, #16
 800cdea:	4638      	mov	r0, r7
 800cdec:	f7fd ff14 	bl	800ac18 <_printf_float>
 800cdf0:	1c42      	adds	r2, r0, #1
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	d1d6      	bne.n	800cda4 <_svfiprintf_r+0x174>
 800cdf6:	89ab      	ldrh	r3, [r5, #12]
 800cdf8:	065b      	lsls	r3, r3, #25
 800cdfa:	f53f af2d 	bmi.w	800cc58 <_svfiprintf_r+0x28>
 800cdfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce00:	e72c      	b.n	800cc5c <_svfiprintf_r+0x2c>
 800ce02:	ab03      	add	r3, sp, #12
 800ce04:	9300      	str	r3, [sp, #0]
 800ce06:	462a      	mov	r2, r5
 800ce08:	4b05      	ldr	r3, [pc, #20]	@ (800ce20 <_svfiprintf_r+0x1f0>)
 800ce0a:	a904      	add	r1, sp, #16
 800ce0c:	4638      	mov	r0, r7
 800ce0e:	f7fe f98b 	bl	800b128 <_printf_i>
 800ce12:	e7ed      	b.n	800cdf0 <_svfiprintf_r+0x1c0>
 800ce14:	0800d7fa 	.word	0x0800d7fa
 800ce18:	0800d804 	.word	0x0800d804
 800ce1c:	0800ac19 	.word	0x0800ac19
 800ce20:	0800cb79 	.word	0x0800cb79
 800ce24:	0800d800 	.word	0x0800d800

0800ce28 <__sflush_r>:
 800ce28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce30:	0716      	lsls	r6, r2, #28
 800ce32:	4605      	mov	r5, r0
 800ce34:	460c      	mov	r4, r1
 800ce36:	d454      	bmi.n	800cee2 <__sflush_r+0xba>
 800ce38:	684b      	ldr	r3, [r1, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	dc02      	bgt.n	800ce44 <__sflush_r+0x1c>
 800ce3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	dd48      	ble.n	800ced6 <__sflush_r+0xae>
 800ce44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce46:	2e00      	cmp	r6, #0
 800ce48:	d045      	beq.n	800ced6 <__sflush_r+0xae>
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce50:	682f      	ldr	r7, [r5, #0]
 800ce52:	6a21      	ldr	r1, [r4, #32]
 800ce54:	602b      	str	r3, [r5, #0]
 800ce56:	d030      	beq.n	800ceba <__sflush_r+0x92>
 800ce58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce5a:	89a3      	ldrh	r3, [r4, #12]
 800ce5c:	0759      	lsls	r1, r3, #29
 800ce5e:	d505      	bpl.n	800ce6c <__sflush_r+0x44>
 800ce60:	6863      	ldr	r3, [r4, #4]
 800ce62:	1ad2      	subs	r2, r2, r3
 800ce64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce66:	b10b      	cbz	r3, 800ce6c <__sflush_r+0x44>
 800ce68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce6a:	1ad2      	subs	r2, r2, r3
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce70:	6a21      	ldr	r1, [r4, #32]
 800ce72:	4628      	mov	r0, r5
 800ce74:	47b0      	blx	r6
 800ce76:	1c43      	adds	r3, r0, #1
 800ce78:	89a3      	ldrh	r3, [r4, #12]
 800ce7a:	d106      	bne.n	800ce8a <__sflush_r+0x62>
 800ce7c:	6829      	ldr	r1, [r5, #0]
 800ce7e:	291d      	cmp	r1, #29
 800ce80:	d82b      	bhi.n	800ceda <__sflush_r+0xb2>
 800ce82:	4a2a      	ldr	r2, [pc, #168]	@ (800cf2c <__sflush_r+0x104>)
 800ce84:	40ca      	lsrs	r2, r1
 800ce86:	07d6      	lsls	r6, r2, #31
 800ce88:	d527      	bpl.n	800ceda <__sflush_r+0xb2>
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	6062      	str	r2, [r4, #4]
 800ce8e:	04d9      	lsls	r1, r3, #19
 800ce90:	6922      	ldr	r2, [r4, #16]
 800ce92:	6022      	str	r2, [r4, #0]
 800ce94:	d504      	bpl.n	800cea0 <__sflush_r+0x78>
 800ce96:	1c42      	adds	r2, r0, #1
 800ce98:	d101      	bne.n	800ce9e <__sflush_r+0x76>
 800ce9a:	682b      	ldr	r3, [r5, #0]
 800ce9c:	b903      	cbnz	r3, 800cea0 <__sflush_r+0x78>
 800ce9e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cea0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cea2:	602f      	str	r7, [r5, #0]
 800cea4:	b1b9      	cbz	r1, 800ced6 <__sflush_r+0xae>
 800cea6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ceaa:	4299      	cmp	r1, r3
 800ceac:	d002      	beq.n	800ceb4 <__sflush_r+0x8c>
 800ceae:	4628      	mov	r0, r5
 800ceb0:	f7ff f9e8 	bl	800c284 <_free_r>
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	6363      	str	r3, [r4, #52]	@ 0x34
 800ceb8:	e00d      	b.n	800ced6 <__sflush_r+0xae>
 800ceba:	2301      	movs	r3, #1
 800cebc:	4628      	mov	r0, r5
 800cebe:	47b0      	blx	r6
 800cec0:	4602      	mov	r2, r0
 800cec2:	1c50      	adds	r0, r2, #1
 800cec4:	d1c9      	bne.n	800ce5a <__sflush_r+0x32>
 800cec6:	682b      	ldr	r3, [r5, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d0c6      	beq.n	800ce5a <__sflush_r+0x32>
 800cecc:	2b1d      	cmp	r3, #29
 800cece:	d001      	beq.n	800ced4 <__sflush_r+0xac>
 800ced0:	2b16      	cmp	r3, #22
 800ced2:	d11e      	bne.n	800cf12 <__sflush_r+0xea>
 800ced4:	602f      	str	r7, [r5, #0]
 800ced6:	2000      	movs	r0, #0
 800ced8:	e022      	b.n	800cf20 <__sflush_r+0xf8>
 800ceda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cede:	b21b      	sxth	r3, r3
 800cee0:	e01b      	b.n	800cf1a <__sflush_r+0xf2>
 800cee2:	690f      	ldr	r7, [r1, #16]
 800cee4:	2f00      	cmp	r7, #0
 800cee6:	d0f6      	beq.n	800ced6 <__sflush_r+0xae>
 800cee8:	0793      	lsls	r3, r2, #30
 800ceea:	680e      	ldr	r6, [r1, #0]
 800ceec:	bf08      	it	eq
 800ceee:	694b      	ldreq	r3, [r1, #20]
 800cef0:	600f      	str	r7, [r1, #0]
 800cef2:	bf18      	it	ne
 800cef4:	2300      	movne	r3, #0
 800cef6:	eba6 0807 	sub.w	r8, r6, r7
 800cefa:	608b      	str	r3, [r1, #8]
 800cefc:	f1b8 0f00 	cmp.w	r8, #0
 800cf00:	dde9      	ble.n	800ced6 <__sflush_r+0xae>
 800cf02:	6a21      	ldr	r1, [r4, #32]
 800cf04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf06:	4643      	mov	r3, r8
 800cf08:	463a      	mov	r2, r7
 800cf0a:	4628      	mov	r0, r5
 800cf0c:	47b0      	blx	r6
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	dc08      	bgt.n	800cf24 <__sflush_r+0xfc>
 800cf12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf1a:	81a3      	strh	r3, [r4, #12]
 800cf1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf24:	4407      	add	r7, r0
 800cf26:	eba8 0800 	sub.w	r8, r8, r0
 800cf2a:	e7e7      	b.n	800cefc <__sflush_r+0xd4>
 800cf2c:	20400001 	.word	0x20400001

0800cf30 <_fflush_r>:
 800cf30:	b538      	push	{r3, r4, r5, lr}
 800cf32:	690b      	ldr	r3, [r1, #16]
 800cf34:	4605      	mov	r5, r0
 800cf36:	460c      	mov	r4, r1
 800cf38:	b913      	cbnz	r3, 800cf40 <_fflush_r+0x10>
 800cf3a:	2500      	movs	r5, #0
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	bd38      	pop	{r3, r4, r5, pc}
 800cf40:	b118      	cbz	r0, 800cf4a <_fflush_r+0x1a>
 800cf42:	6a03      	ldr	r3, [r0, #32]
 800cf44:	b90b      	cbnz	r3, 800cf4a <_fflush_r+0x1a>
 800cf46:	f7fe fa99 	bl	800b47c <__sinit>
 800cf4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0f3      	beq.n	800cf3a <_fflush_r+0xa>
 800cf52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf54:	07d0      	lsls	r0, r2, #31
 800cf56:	d404      	bmi.n	800cf62 <_fflush_r+0x32>
 800cf58:	0599      	lsls	r1, r3, #22
 800cf5a:	d402      	bmi.n	800cf62 <_fflush_r+0x32>
 800cf5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf5e:	f7fe fba6 	bl	800b6ae <__retarget_lock_acquire_recursive>
 800cf62:	4628      	mov	r0, r5
 800cf64:	4621      	mov	r1, r4
 800cf66:	f7ff ff5f 	bl	800ce28 <__sflush_r>
 800cf6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf6c:	07da      	lsls	r2, r3, #31
 800cf6e:	4605      	mov	r5, r0
 800cf70:	d4e4      	bmi.n	800cf3c <_fflush_r+0xc>
 800cf72:	89a3      	ldrh	r3, [r4, #12]
 800cf74:	059b      	lsls	r3, r3, #22
 800cf76:	d4e1      	bmi.n	800cf3c <_fflush_r+0xc>
 800cf78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf7a:	f7fe fb99 	bl	800b6b0 <__retarget_lock_release_recursive>
 800cf7e:	e7dd      	b.n	800cf3c <_fflush_r+0xc>

0800cf80 <memmove>:
 800cf80:	4288      	cmp	r0, r1
 800cf82:	b510      	push	{r4, lr}
 800cf84:	eb01 0402 	add.w	r4, r1, r2
 800cf88:	d902      	bls.n	800cf90 <memmove+0x10>
 800cf8a:	4284      	cmp	r4, r0
 800cf8c:	4623      	mov	r3, r4
 800cf8e:	d807      	bhi.n	800cfa0 <memmove+0x20>
 800cf90:	1e43      	subs	r3, r0, #1
 800cf92:	42a1      	cmp	r1, r4
 800cf94:	d008      	beq.n	800cfa8 <memmove+0x28>
 800cf96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf9e:	e7f8      	b.n	800cf92 <memmove+0x12>
 800cfa0:	4402      	add	r2, r0
 800cfa2:	4601      	mov	r1, r0
 800cfa4:	428a      	cmp	r2, r1
 800cfa6:	d100      	bne.n	800cfaa <memmove+0x2a>
 800cfa8:	bd10      	pop	{r4, pc}
 800cfaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cfae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cfb2:	e7f7      	b.n	800cfa4 <memmove+0x24>

0800cfb4 <_sbrk_r>:
 800cfb4:	b538      	push	{r3, r4, r5, lr}
 800cfb6:	4d06      	ldr	r5, [pc, #24]	@ (800cfd0 <_sbrk_r+0x1c>)
 800cfb8:	2300      	movs	r3, #0
 800cfba:	4604      	mov	r4, r0
 800cfbc:	4608      	mov	r0, r1
 800cfbe:	602b      	str	r3, [r5, #0]
 800cfc0:	f7f5 fa40 	bl	8002444 <_sbrk>
 800cfc4:	1c43      	adds	r3, r0, #1
 800cfc6:	d102      	bne.n	800cfce <_sbrk_r+0x1a>
 800cfc8:	682b      	ldr	r3, [r5, #0]
 800cfca:	b103      	cbz	r3, 800cfce <_sbrk_r+0x1a>
 800cfcc:	6023      	str	r3, [r4, #0]
 800cfce:	bd38      	pop	{r3, r4, r5, pc}
 800cfd0:	2400056c 	.word	0x2400056c

0800cfd4 <memcpy>:
 800cfd4:	440a      	add	r2, r1
 800cfd6:	4291      	cmp	r1, r2
 800cfd8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfdc:	d100      	bne.n	800cfe0 <memcpy+0xc>
 800cfde:	4770      	bx	lr
 800cfe0:	b510      	push	{r4, lr}
 800cfe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cfea:	4291      	cmp	r1, r2
 800cfec:	d1f9      	bne.n	800cfe2 <memcpy+0xe>
 800cfee:	bd10      	pop	{r4, pc}

0800cff0 <__assert_func>:
 800cff0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cff2:	4614      	mov	r4, r2
 800cff4:	461a      	mov	r2, r3
 800cff6:	4b09      	ldr	r3, [pc, #36]	@ (800d01c <__assert_func+0x2c>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4605      	mov	r5, r0
 800cffc:	68d8      	ldr	r0, [r3, #12]
 800cffe:	b14c      	cbz	r4, 800d014 <__assert_func+0x24>
 800d000:	4b07      	ldr	r3, [pc, #28]	@ (800d020 <__assert_func+0x30>)
 800d002:	9100      	str	r1, [sp, #0]
 800d004:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d008:	4906      	ldr	r1, [pc, #24]	@ (800d024 <__assert_func+0x34>)
 800d00a:	462b      	mov	r3, r5
 800d00c:	f000 f870 	bl	800d0f0 <fiprintf>
 800d010:	f000 f880 	bl	800d114 <abort>
 800d014:	4b04      	ldr	r3, [pc, #16]	@ (800d028 <__assert_func+0x38>)
 800d016:	461c      	mov	r4, r3
 800d018:	e7f3      	b.n	800d002 <__assert_func+0x12>
 800d01a:	bf00      	nop
 800d01c:	24000034 	.word	0x24000034
 800d020:	0800d815 	.word	0x0800d815
 800d024:	0800d822 	.word	0x0800d822
 800d028:	0800d850 	.word	0x0800d850

0800d02c <_calloc_r>:
 800d02c:	b570      	push	{r4, r5, r6, lr}
 800d02e:	fba1 5402 	umull	r5, r4, r1, r2
 800d032:	b934      	cbnz	r4, 800d042 <_calloc_r+0x16>
 800d034:	4629      	mov	r1, r5
 800d036:	f7ff f999 	bl	800c36c <_malloc_r>
 800d03a:	4606      	mov	r6, r0
 800d03c:	b928      	cbnz	r0, 800d04a <_calloc_r+0x1e>
 800d03e:	4630      	mov	r0, r6
 800d040:	bd70      	pop	{r4, r5, r6, pc}
 800d042:	220c      	movs	r2, #12
 800d044:	6002      	str	r2, [r0, #0]
 800d046:	2600      	movs	r6, #0
 800d048:	e7f9      	b.n	800d03e <_calloc_r+0x12>
 800d04a:	462a      	mov	r2, r5
 800d04c:	4621      	mov	r1, r4
 800d04e:	f7fe fab0 	bl	800b5b2 <memset>
 800d052:	e7f4      	b.n	800d03e <_calloc_r+0x12>

0800d054 <__ascii_mbtowc>:
 800d054:	b082      	sub	sp, #8
 800d056:	b901      	cbnz	r1, 800d05a <__ascii_mbtowc+0x6>
 800d058:	a901      	add	r1, sp, #4
 800d05a:	b142      	cbz	r2, 800d06e <__ascii_mbtowc+0x1a>
 800d05c:	b14b      	cbz	r3, 800d072 <__ascii_mbtowc+0x1e>
 800d05e:	7813      	ldrb	r3, [r2, #0]
 800d060:	600b      	str	r3, [r1, #0]
 800d062:	7812      	ldrb	r2, [r2, #0]
 800d064:	1e10      	subs	r0, r2, #0
 800d066:	bf18      	it	ne
 800d068:	2001      	movne	r0, #1
 800d06a:	b002      	add	sp, #8
 800d06c:	4770      	bx	lr
 800d06e:	4610      	mov	r0, r2
 800d070:	e7fb      	b.n	800d06a <__ascii_mbtowc+0x16>
 800d072:	f06f 0001 	mvn.w	r0, #1
 800d076:	e7f8      	b.n	800d06a <__ascii_mbtowc+0x16>

0800d078 <_realloc_r>:
 800d078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d07c:	4607      	mov	r7, r0
 800d07e:	4614      	mov	r4, r2
 800d080:	460d      	mov	r5, r1
 800d082:	b921      	cbnz	r1, 800d08e <_realloc_r+0x16>
 800d084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d088:	4611      	mov	r1, r2
 800d08a:	f7ff b96f 	b.w	800c36c <_malloc_r>
 800d08e:	b92a      	cbnz	r2, 800d09c <_realloc_r+0x24>
 800d090:	f7ff f8f8 	bl	800c284 <_free_r>
 800d094:	4625      	mov	r5, r4
 800d096:	4628      	mov	r0, r5
 800d098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d09c:	f000 f841 	bl	800d122 <_malloc_usable_size_r>
 800d0a0:	4284      	cmp	r4, r0
 800d0a2:	4606      	mov	r6, r0
 800d0a4:	d802      	bhi.n	800d0ac <_realloc_r+0x34>
 800d0a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0aa:	d8f4      	bhi.n	800d096 <_realloc_r+0x1e>
 800d0ac:	4621      	mov	r1, r4
 800d0ae:	4638      	mov	r0, r7
 800d0b0:	f7ff f95c 	bl	800c36c <_malloc_r>
 800d0b4:	4680      	mov	r8, r0
 800d0b6:	b908      	cbnz	r0, 800d0bc <_realloc_r+0x44>
 800d0b8:	4645      	mov	r5, r8
 800d0ba:	e7ec      	b.n	800d096 <_realloc_r+0x1e>
 800d0bc:	42b4      	cmp	r4, r6
 800d0be:	4622      	mov	r2, r4
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	bf28      	it	cs
 800d0c4:	4632      	movcs	r2, r6
 800d0c6:	f7ff ff85 	bl	800cfd4 <memcpy>
 800d0ca:	4629      	mov	r1, r5
 800d0cc:	4638      	mov	r0, r7
 800d0ce:	f7ff f8d9 	bl	800c284 <_free_r>
 800d0d2:	e7f1      	b.n	800d0b8 <_realloc_r+0x40>

0800d0d4 <__ascii_wctomb>:
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	4608      	mov	r0, r1
 800d0d8:	b141      	cbz	r1, 800d0ec <__ascii_wctomb+0x18>
 800d0da:	2aff      	cmp	r2, #255	@ 0xff
 800d0dc:	d904      	bls.n	800d0e8 <__ascii_wctomb+0x14>
 800d0de:	228a      	movs	r2, #138	@ 0x8a
 800d0e0:	601a      	str	r2, [r3, #0]
 800d0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e6:	4770      	bx	lr
 800d0e8:	700a      	strb	r2, [r1, #0]
 800d0ea:	2001      	movs	r0, #1
 800d0ec:	4770      	bx	lr
	...

0800d0f0 <fiprintf>:
 800d0f0:	b40e      	push	{r1, r2, r3}
 800d0f2:	b503      	push	{r0, r1, lr}
 800d0f4:	4601      	mov	r1, r0
 800d0f6:	ab03      	add	r3, sp, #12
 800d0f8:	4805      	ldr	r0, [pc, #20]	@ (800d110 <fiprintf+0x20>)
 800d0fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0fe:	6800      	ldr	r0, [r0, #0]
 800d100:	9301      	str	r3, [sp, #4]
 800d102:	f000 f83f 	bl	800d184 <_vfiprintf_r>
 800d106:	b002      	add	sp, #8
 800d108:	f85d eb04 	ldr.w	lr, [sp], #4
 800d10c:	b003      	add	sp, #12
 800d10e:	4770      	bx	lr
 800d110:	24000034 	.word	0x24000034

0800d114 <abort>:
 800d114:	b508      	push	{r3, lr}
 800d116:	2006      	movs	r0, #6
 800d118:	f000 fa08 	bl	800d52c <raise>
 800d11c:	2001      	movs	r0, #1
 800d11e:	f7f5 f919 	bl	8002354 <_exit>

0800d122 <_malloc_usable_size_r>:
 800d122:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d126:	1f18      	subs	r0, r3, #4
 800d128:	2b00      	cmp	r3, #0
 800d12a:	bfbc      	itt	lt
 800d12c:	580b      	ldrlt	r3, [r1, r0]
 800d12e:	18c0      	addlt	r0, r0, r3
 800d130:	4770      	bx	lr

0800d132 <__sfputc_r>:
 800d132:	6893      	ldr	r3, [r2, #8]
 800d134:	3b01      	subs	r3, #1
 800d136:	2b00      	cmp	r3, #0
 800d138:	b410      	push	{r4}
 800d13a:	6093      	str	r3, [r2, #8]
 800d13c:	da08      	bge.n	800d150 <__sfputc_r+0x1e>
 800d13e:	6994      	ldr	r4, [r2, #24]
 800d140:	42a3      	cmp	r3, r4
 800d142:	db01      	blt.n	800d148 <__sfputc_r+0x16>
 800d144:	290a      	cmp	r1, #10
 800d146:	d103      	bne.n	800d150 <__sfputc_r+0x1e>
 800d148:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d14c:	f000 b932 	b.w	800d3b4 <__swbuf_r>
 800d150:	6813      	ldr	r3, [r2, #0]
 800d152:	1c58      	adds	r0, r3, #1
 800d154:	6010      	str	r0, [r2, #0]
 800d156:	7019      	strb	r1, [r3, #0]
 800d158:	4608      	mov	r0, r1
 800d15a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <__sfputs_r>:
 800d160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d162:	4606      	mov	r6, r0
 800d164:	460f      	mov	r7, r1
 800d166:	4614      	mov	r4, r2
 800d168:	18d5      	adds	r5, r2, r3
 800d16a:	42ac      	cmp	r4, r5
 800d16c:	d101      	bne.n	800d172 <__sfputs_r+0x12>
 800d16e:	2000      	movs	r0, #0
 800d170:	e007      	b.n	800d182 <__sfputs_r+0x22>
 800d172:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d176:	463a      	mov	r2, r7
 800d178:	4630      	mov	r0, r6
 800d17a:	f7ff ffda 	bl	800d132 <__sfputc_r>
 800d17e:	1c43      	adds	r3, r0, #1
 800d180:	d1f3      	bne.n	800d16a <__sfputs_r+0xa>
 800d182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d184 <_vfiprintf_r>:
 800d184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d188:	460d      	mov	r5, r1
 800d18a:	b09d      	sub	sp, #116	@ 0x74
 800d18c:	4614      	mov	r4, r2
 800d18e:	4698      	mov	r8, r3
 800d190:	4606      	mov	r6, r0
 800d192:	b118      	cbz	r0, 800d19c <_vfiprintf_r+0x18>
 800d194:	6a03      	ldr	r3, [r0, #32]
 800d196:	b90b      	cbnz	r3, 800d19c <_vfiprintf_r+0x18>
 800d198:	f7fe f970 	bl	800b47c <__sinit>
 800d19c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d19e:	07d9      	lsls	r1, r3, #31
 800d1a0:	d405      	bmi.n	800d1ae <_vfiprintf_r+0x2a>
 800d1a2:	89ab      	ldrh	r3, [r5, #12]
 800d1a4:	059a      	lsls	r2, r3, #22
 800d1a6:	d402      	bmi.n	800d1ae <_vfiprintf_r+0x2a>
 800d1a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1aa:	f7fe fa80 	bl	800b6ae <__retarget_lock_acquire_recursive>
 800d1ae:	89ab      	ldrh	r3, [r5, #12]
 800d1b0:	071b      	lsls	r3, r3, #28
 800d1b2:	d501      	bpl.n	800d1b8 <_vfiprintf_r+0x34>
 800d1b4:	692b      	ldr	r3, [r5, #16]
 800d1b6:	b99b      	cbnz	r3, 800d1e0 <_vfiprintf_r+0x5c>
 800d1b8:	4629      	mov	r1, r5
 800d1ba:	4630      	mov	r0, r6
 800d1bc:	f000 f938 	bl	800d430 <__swsetup_r>
 800d1c0:	b170      	cbz	r0, 800d1e0 <_vfiprintf_r+0x5c>
 800d1c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1c4:	07dc      	lsls	r4, r3, #31
 800d1c6:	d504      	bpl.n	800d1d2 <_vfiprintf_r+0x4e>
 800d1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1cc:	b01d      	add	sp, #116	@ 0x74
 800d1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1d2:	89ab      	ldrh	r3, [r5, #12]
 800d1d4:	0598      	lsls	r0, r3, #22
 800d1d6:	d4f7      	bmi.n	800d1c8 <_vfiprintf_r+0x44>
 800d1d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1da:	f7fe fa69 	bl	800b6b0 <__retarget_lock_release_recursive>
 800d1de:	e7f3      	b.n	800d1c8 <_vfiprintf_r+0x44>
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1e4:	2320      	movs	r3, #32
 800d1e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ee:	2330      	movs	r3, #48	@ 0x30
 800d1f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d3a0 <_vfiprintf_r+0x21c>
 800d1f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1f8:	f04f 0901 	mov.w	r9, #1
 800d1fc:	4623      	mov	r3, r4
 800d1fe:	469a      	mov	sl, r3
 800d200:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d204:	b10a      	cbz	r2, 800d20a <_vfiprintf_r+0x86>
 800d206:	2a25      	cmp	r2, #37	@ 0x25
 800d208:	d1f9      	bne.n	800d1fe <_vfiprintf_r+0x7a>
 800d20a:	ebba 0b04 	subs.w	fp, sl, r4
 800d20e:	d00b      	beq.n	800d228 <_vfiprintf_r+0xa4>
 800d210:	465b      	mov	r3, fp
 800d212:	4622      	mov	r2, r4
 800d214:	4629      	mov	r1, r5
 800d216:	4630      	mov	r0, r6
 800d218:	f7ff ffa2 	bl	800d160 <__sfputs_r>
 800d21c:	3001      	adds	r0, #1
 800d21e:	f000 80a7 	beq.w	800d370 <_vfiprintf_r+0x1ec>
 800d222:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d224:	445a      	add	r2, fp
 800d226:	9209      	str	r2, [sp, #36]	@ 0x24
 800d228:	f89a 3000 	ldrb.w	r3, [sl]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	f000 809f 	beq.w	800d370 <_vfiprintf_r+0x1ec>
 800d232:	2300      	movs	r3, #0
 800d234:	f04f 32ff 	mov.w	r2, #4294967295
 800d238:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d23c:	f10a 0a01 	add.w	sl, sl, #1
 800d240:	9304      	str	r3, [sp, #16]
 800d242:	9307      	str	r3, [sp, #28]
 800d244:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d248:	931a      	str	r3, [sp, #104]	@ 0x68
 800d24a:	4654      	mov	r4, sl
 800d24c:	2205      	movs	r2, #5
 800d24e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d252:	4853      	ldr	r0, [pc, #332]	@ (800d3a0 <_vfiprintf_r+0x21c>)
 800d254:	f7f3 f844 	bl	80002e0 <memchr>
 800d258:	9a04      	ldr	r2, [sp, #16]
 800d25a:	b9d8      	cbnz	r0, 800d294 <_vfiprintf_r+0x110>
 800d25c:	06d1      	lsls	r1, r2, #27
 800d25e:	bf44      	itt	mi
 800d260:	2320      	movmi	r3, #32
 800d262:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d266:	0713      	lsls	r3, r2, #28
 800d268:	bf44      	itt	mi
 800d26a:	232b      	movmi	r3, #43	@ 0x2b
 800d26c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d270:	f89a 3000 	ldrb.w	r3, [sl]
 800d274:	2b2a      	cmp	r3, #42	@ 0x2a
 800d276:	d015      	beq.n	800d2a4 <_vfiprintf_r+0x120>
 800d278:	9a07      	ldr	r2, [sp, #28]
 800d27a:	4654      	mov	r4, sl
 800d27c:	2000      	movs	r0, #0
 800d27e:	f04f 0c0a 	mov.w	ip, #10
 800d282:	4621      	mov	r1, r4
 800d284:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d288:	3b30      	subs	r3, #48	@ 0x30
 800d28a:	2b09      	cmp	r3, #9
 800d28c:	d94b      	bls.n	800d326 <_vfiprintf_r+0x1a2>
 800d28e:	b1b0      	cbz	r0, 800d2be <_vfiprintf_r+0x13a>
 800d290:	9207      	str	r2, [sp, #28]
 800d292:	e014      	b.n	800d2be <_vfiprintf_r+0x13a>
 800d294:	eba0 0308 	sub.w	r3, r0, r8
 800d298:	fa09 f303 	lsl.w	r3, r9, r3
 800d29c:	4313      	orrs	r3, r2
 800d29e:	9304      	str	r3, [sp, #16]
 800d2a0:	46a2      	mov	sl, r4
 800d2a2:	e7d2      	b.n	800d24a <_vfiprintf_r+0xc6>
 800d2a4:	9b03      	ldr	r3, [sp, #12]
 800d2a6:	1d19      	adds	r1, r3, #4
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	9103      	str	r1, [sp, #12]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	bfbb      	ittet	lt
 800d2b0:	425b      	neglt	r3, r3
 800d2b2:	f042 0202 	orrlt.w	r2, r2, #2
 800d2b6:	9307      	strge	r3, [sp, #28]
 800d2b8:	9307      	strlt	r3, [sp, #28]
 800d2ba:	bfb8      	it	lt
 800d2bc:	9204      	strlt	r2, [sp, #16]
 800d2be:	7823      	ldrb	r3, [r4, #0]
 800d2c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2c2:	d10a      	bne.n	800d2da <_vfiprintf_r+0x156>
 800d2c4:	7863      	ldrb	r3, [r4, #1]
 800d2c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2c8:	d132      	bne.n	800d330 <_vfiprintf_r+0x1ac>
 800d2ca:	9b03      	ldr	r3, [sp, #12]
 800d2cc:	1d1a      	adds	r2, r3, #4
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	9203      	str	r2, [sp, #12]
 800d2d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2d6:	3402      	adds	r4, #2
 800d2d8:	9305      	str	r3, [sp, #20]
 800d2da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d3b0 <_vfiprintf_r+0x22c>
 800d2de:	7821      	ldrb	r1, [r4, #0]
 800d2e0:	2203      	movs	r2, #3
 800d2e2:	4650      	mov	r0, sl
 800d2e4:	f7f2 fffc 	bl	80002e0 <memchr>
 800d2e8:	b138      	cbz	r0, 800d2fa <_vfiprintf_r+0x176>
 800d2ea:	9b04      	ldr	r3, [sp, #16]
 800d2ec:	eba0 000a 	sub.w	r0, r0, sl
 800d2f0:	2240      	movs	r2, #64	@ 0x40
 800d2f2:	4082      	lsls	r2, r0
 800d2f4:	4313      	orrs	r3, r2
 800d2f6:	3401      	adds	r4, #1
 800d2f8:	9304      	str	r3, [sp, #16]
 800d2fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2fe:	4829      	ldr	r0, [pc, #164]	@ (800d3a4 <_vfiprintf_r+0x220>)
 800d300:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d304:	2206      	movs	r2, #6
 800d306:	f7f2 ffeb 	bl	80002e0 <memchr>
 800d30a:	2800      	cmp	r0, #0
 800d30c:	d03f      	beq.n	800d38e <_vfiprintf_r+0x20a>
 800d30e:	4b26      	ldr	r3, [pc, #152]	@ (800d3a8 <_vfiprintf_r+0x224>)
 800d310:	bb1b      	cbnz	r3, 800d35a <_vfiprintf_r+0x1d6>
 800d312:	9b03      	ldr	r3, [sp, #12]
 800d314:	3307      	adds	r3, #7
 800d316:	f023 0307 	bic.w	r3, r3, #7
 800d31a:	3308      	adds	r3, #8
 800d31c:	9303      	str	r3, [sp, #12]
 800d31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d320:	443b      	add	r3, r7
 800d322:	9309      	str	r3, [sp, #36]	@ 0x24
 800d324:	e76a      	b.n	800d1fc <_vfiprintf_r+0x78>
 800d326:	fb0c 3202 	mla	r2, ip, r2, r3
 800d32a:	460c      	mov	r4, r1
 800d32c:	2001      	movs	r0, #1
 800d32e:	e7a8      	b.n	800d282 <_vfiprintf_r+0xfe>
 800d330:	2300      	movs	r3, #0
 800d332:	3401      	adds	r4, #1
 800d334:	9305      	str	r3, [sp, #20]
 800d336:	4619      	mov	r1, r3
 800d338:	f04f 0c0a 	mov.w	ip, #10
 800d33c:	4620      	mov	r0, r4
 800d33e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d342:	3a30      	subs	r2, #48	@ 0x30
 800d344:	2a09      	cmp	r2, #9
 800d346:	d903      	bls.n	800d350 <_vfiprintf_r+0x1cc>
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d0c6      	beq.n	800d2da <_vfiprintf_r+0x156>
 800d34c:	9105      	str	r1, [sp, #20]
 800d34e:	e7c4      	b.n	800d2da <_vfiprintf_r+0x156>
 800d350:	fb0c 2101 	mla	r1, ip, r1, r2
 800d354:	4604      	mov	r4, r0
 800d356:	2301      	movs	r3, #1
 800d358:	e7f0      	b.n	800d33c <_vfiprintf_r+0x1b8>
 800d35a:	ab03      	add	r3, sp, #12
 800d35c:	9300      	str	r3, [sp, #0]
 800d35e:	462a      	mov	r2, r5
 800d360:	4b12      	ldr	r3, [pc, #72]	@ (800d3ac <_vfiprintf_r+0x228>)
 800d362:	a904      	add	r1, sp, #16
 800d364:	4630      	mov	r0, r6
 800d366:	f7fd fc57 	bl	800ac18 <_printf_float>
 800d36a:	4607      	mov	r7, r0
 800d36c:	1c78      	adds	r0, r7, #1
 800d36e:	d1d6      	bne.n	800d31e <_vfiprintf_r+0x19a>
 800d370:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d372:	07d9      	lsls	r1, r3, #31
 800d374:	d405      	bmi.n	800d382 <_vfiprintf_r+0x1fe>
 800d376:	89ab      	ldrh	r3, [r5, #12]
 800d378:	059a      	lsls	r2, r3, #22
 800d37a:	d402      	bmi.n	800d382 <_vfiprintf_r+0x1fe>
 800d37c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d37e:	f7fe f997 	bl	800b6b0 <__retarget_lock_release_recursive>
 800d382:	89ab      	ldrh	r3, [r5, #12]
 800d384:	065b      	lsls	r3, r3, #25
 800d386:	f53f af1f 	bmi.w	800d1c8 <_vfiprintf_r+0x44>
 800d38a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d38c:	e71e      	b.n	800d1cc <_vfiprintf_r+0x48>
 800d38e:	ab03      	add	r3, sp, #12
 800d390:	9300      	str	r3, [sp, #0]
 800d392:	462a      	mov	r2, r5
 800d394:	4b05      	ldr	r3, [pc, #20]	@ (800d3ac <_vfiprintf_r+0x228>)
 800d396:	a904      	add	r1, sp, #16
 800d398:	4630      	mov	r0, r6
 800d39a:	f7fd fec5 	bl	800b128 <_printf_i>
 800d39e:	e7e4      	b.n	800d36a <_vfiprintf_r+0x1e6>
 800d3a0:	0800d7fa 	.word	0x0800d7fa
 800d3a4:	0800d804 	.word	0x0800d804
 800d3a8:	0800ac19 	.word	0x0800ac19
 800d3ac:	0800d161 	.word	0x0800d161
 800d3b0:	0800d800 	.word	0x0800d800

0800d3b4 <__swbuf_r>:
 800d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b6:	460e      	mov	r6, r1
 800d3b8:	4614      	mov	r4, r2
 800d3ba:	4605      	mov	r5, r0
 800d3bc:	b118      	cbz	r0, 800d3c6 <__swbuf_r+0x12>
 800d3be:	6a03      	ldr	r3, [r0, #32]
 800d3c0:	b90b      	cbnz	r3, 800d3c6 <__swbuf_r+0x12>
 800d3c2:	f7fe f85b 	bl	800b47c <__sinit>
 800d3c6:	69a3      	ldr	r3, [r4, #24]
 800d3c8:	60a3      	str	r3, [r4, #8]
 800d3ca:	89a3      	ldrh	r3, [r4, #12]
 800d3cc:	071a      	lsls	r2, r3, #28
 800d3ce:	d501      	bpl.n	800d3d4 <__swbuf_r+0x20>
 800d3d0:	6923      	ldr	r3, [r4, #16]
 800d3d2:	b943      	cbnz	r3, 800d3e6 <__swbuf_r+0x32>
 800d3d4:	4621      	mov	r1, r4
 800d3d6:	4628      	mov	r0, r5
 800d3d8:	f000 f82a 	bl	800d430 <__swsetup_r>
 800d3dc:	b118      	cbz	r0, 800d3e6 <__swbuf_r+0x32>
 800d3de:	f04f 37ff 	mov.w	r7, #4294967295
 800d3e2:	4638      	mov	r0, r7
 800d3e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e6:	6823      	ldr	r3, [r4, #0]
 800d3e8:	6922      	ldr	r2, [r4, #16]
 800d3ea:	1a98      	subs	r0, r3, r2
 800d3ec:	6963      	ldr	r3, [r4, #20]
 800d3ee:	b2f6      	uxtb	r6, r6
 800d3f0:	4283      	cmp	r3, r0
 800d3f2:	4637      	mov	r7, r6
 800d3f4:	dc05      	bgt.n	800d402 <__swbuf_r+0x4e>
 800d3f6:	4621      	mov	r1, r4
 800d3f8:	4628      	mov	r0, r5
 800d3fa:	f7ff fd99 	bl	800cf30 <_fflush_r>
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d1ed      	bne.n	800d3de <__swbuf_r+0x2a>
 800d402:	68a3      	ldr	r3, [r4, #8]
 800d404:	3b01      	subs	r3, #1
 800d406:	60a3      	str	r3, [r4, #8]
 800d408:	6823      	ldr	r3, [r4, #0]
 800d40a:	1c5a      	adds	r2, r3, #1
 800d40c:	6022      	str	r2, [r4, #0]
 800d40e:	701e      	strb	r6, [r3, #0]
 800d410:	6962      	ldr	r2, [r4, #20]
 800d412:	1c43      	adds	r3, r0, #1
 800d414:	429a      	cmp	r2, r3
 800d416:	d004      	beq.n	800d422 <__swbuf_r+0x6e>
 800d418:	89a3      	ldrh	r3, [r4, #12]
 800d41a:	07db      	lsls	r3, r3, #31
 800d41c:	d5e1      	bpl.n	800d3e2 <__swbuf_r+0x2e>
 800d41e:	2e0a      	cmp	r6, #10
 800d420:	d1df      	bne.n	800d3e2 <__swbuf_r+0x2e>
 800d422:	4621      	mov	r1, r4
 800d424:	4628      	mov	r0, r5
 800d426:	f7ff fd83 	bl	800cf30 <_fflush_r>
 800d42a:	2800      	cmp	r0, #0
 800d42c:	d0d9      	beq.n	800d3e2 <__swbuf_r+0x2e>
 800d42e:	e7d6      	b.n	800d3de <__swbuf_r+0x2a>

0800d430 <__swsetup_r>:
 800d430:	b538      	push	{r3, r4, r5, lr}
 800d432:	4b29      	ldr	r3, [pc, #164]	@ (800d4d8 <__swsetup_r+0xa8>)
 800d434:	4605      	mov	r5, r0
 800d436:	6818      	ldr	r0, [r3, #0]
 800d438:	460c      	mov	r4, r1
 800d43a:	b118      	cbz	r0, 800d444 <__swsetup_r+0x14>
 800d43c:	6a03      	ldr	r3, [r0, #32]
 800d43e:	b90b      	cbnz	r3, 800d444 <__swsetup_r+0x14>
 800d440:	f7fe f81c 	bl	800b47c <__sinit>
 800d444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d448:	0719      	lsls	r1, r3, #28
 800d44a:	d422      	bmi.n	800d492 <__swsetup_r+0x62>
 800d44c:	06da      	lsls	r2, r3, #27
 800d44e:	d407      	bmi.n	800d460 <__swsetup_r+0x30>
 800d450:	2209      	movs	r2, #9
 800d452:	602a      	str	r2, [r5, #0]
 800d454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d458:	81a3      	strh	r3, [r4, #12]
 800d45a:	f04f 30ff 	mov.w	r0, #4294967295
 800d45e:	e033      	b.n	800d4c8 <__swsetup_r+0x98>
 800d460:	0758      	lsls	r0, r3, #29
 800d462:	d512      	bpl.n	800d48a <__swsetup_r+0x5a>
 800d464:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d466:	b141      	cbz	r1, 800d47a <__swsetup_r+0x4a>
 800d468:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d46c:	4299      	cmp	r1, r3
 800d46e:	d002      	beq.n	800d476 <__swsetup_r+0x46>
 800d470:	4628      	mov	r0, r5
 800d472:	f7fe ff07 	bl	800c284 <_free_r>
 800d476:	2300      	movs	r3, #0
 800d478:	6363      	str	r3, [r4, #52]	@ 0x34
 800d47a:	89a3      	ldrh	r3, [r4, #12]
 800d47c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d480:	81a3      	strh	r3, [r4, #12]
 800d482:	2300      	movs	r3, #0
 800d484:	6063      	str	r3, [r4, #4]
 800d486:	6923      	ldr	r3, [r4, #16]
 800d488:	6023      	str	r3, [r4, #0]
 800d48a:	89a3      	ldrh	r3, [r4, #12]
 800d48c:	f043 0308 	orr.w	r3, r3, #8
 800d490:	81a3      	strh	r3, [r4, #12]
 800d492:	6923      	ldr	r3, [r4, #16]
 800d494:	b94b      	cbnz	r3, 800d4aa <__swsetup_r+0x7a>
 800d496:	89a3      	ldrh	r3, [r4, #12]
 800d498:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d49c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4a0:	d003      	beq.n	800d4aa <__swsetup_r+0x7a>
 800d4a2:	4621      	mov	r1, r4
 800d4a4:	4628      	mov	r0, r5
 800d4a6:	f000 f883 	bl	800d5b0 <__smakebuf_r>
 800d4aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4ae:	f013 0201 	ands.w	r2, r3, #1
 800d4b2:	d00a      	beq.n	800d4ca <__swsetup_r+0x9a>
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	60a2      	str	r2, [r4, #8]
 800d4b8:	6962      	ldr	r2, [r4, #20]
 800d4ba:	4252      	negs	r2, r2
 800d4bc:	61a2      	str	r2, [r4, #24]
 800d4be:	6922      	ldr	r2, [r4, #16]
 800d4c0:	b942      	cbnz	r2, 800d4d4 <__swsetup_r+0xa4>
 800d4c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4c6:	d1c5      	bne.n	800d454 <__swsetup_r+0x24>
 800d4c8:	bd38      	pop	{r3, r4, r5, pc}
 800d4ca:	0799      	lsls	r1, r3, #30
 800d4cc:	bf58      	it	pl
 800d4ce:	6962      	ldrpl	r2, [r4, #20]
 800d4d0:	60a2      	str	r2, [r4, #8]
 800d4d2:	e7f4      	b.n	800d4be <__swsetup_r+0x8e>
 800d4d4:	2000      	movs	r0, #0
 800d4d6:	e7f7      	b.n	800d4c8 <__swsetup_r+0x98>
 800d4d8:	24000034 	.word	0x24000034

0800d4dc <_raise_r>:
 800d4dc:	291f      	cmp	r1, #31
 800d4de:	b538      	push	{r3, r4, r5, lr}
 800d4e0:	4605      	mov	r5, r0
 800d4e2:	460c      	mov	r4, r1
 800d4e4:	d904      	bls.n	800d4f0 <_raise_r+0x14>
 800d4e6:	2316      	movs	r3, #22
 800d4e8:	6003      	str	r3, [r0, #0]
 800d4ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ee:	bd38      	pop	{r3, r4, r5, pc}
 800d4f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4f2:	b112      	cbz	r2, 800d4fa <_raise_r+0x1e>
 800d4f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4f8:	b94b      	cbnz	r3, 800d50e <_raise_r+0x32>
 800d4fa:	4628      	mov	r0, r5
 800d4fc:	f000 f830 	bl	800d560 <_getpid_r>
 800d500:	4622      	mov	r2, r4
 800d502:	4601      	mov	r1, r0
 800d504:	4628      	mov	r0, r5
 800d506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d50a:	f000 b817 	b.w	800d53c <_kill_r>
 800d50e:	2b01      	cmp	r3, #1
 800d510:	d00a      	beq.n	800d528 <_raise_r+0x4c>
 800d512:	1c59      	adds	r1, r3, #1
 800d514:	d103      	bne.n	800d51e <_raise_r+0x42>
 800d516:	2316      	movs	r3, #22
 800d518:	6003      	str	r3, [r0, #0]
 800d51a:	2001      	movs	r0, #1
 800d51c:	e7e7      	b.n	800d4ee <_raise_r+0x12>
 800d51e:	2100      	movs	r1, #0
 800d520:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d524:	4620      	mov	r0, r4
 800d526:	4798      	blx	r3
 800d528:	2000      	movs	r0, #0
 800d52a:	e7e0      	b.n	800d4ee <_raise_r+0x12>

0800d52c <raise>:
 800d52c:	4b02      	ldr	r3, [pc, #8]	@ (800d538 <raise+0xc>)
 800d52e:	4601      	mov	r1, r0
 800d530:	6818      	ldr	r0, [r3, #0]
 800d532:	f7ff bfd3 	b.w	800d4dc <_raise_r>
 800d536:	bf00      	nop
 800d538:	24000034 	.word	0x24000034

0800d53c <_kill_r>:
 800d53c:	b538      	push	{r3, r4, r5, lr}
 800d53e:	4d07      	ldr	r5, [pc, #28]	@ (800d55c <_kill_r+0x20>)
 800d540:	2300      	movs	r3, #0
 800d542:	4604      	mov	r4, r0
 800d544:	4608      	mov	r0, r1
 800d546:	4611      	mov	r1, r2
 800d548:	602b      	str	r3, [r5, #0]
 800d54a:	f7f4 fef3 	bl	8002334 <_kill>
 800d54e:	1c43      	adds	r3, r0, #1
 800d550:	d102      	bne.n	800d558 <_kill_r+0x1c>
 800d552:	682b      	ldr	r3, [r5, #0]
 800d554:	b103      	cbz	r3, 800d558 <_kill_r+0x1c>
 800d556:	6023      	str	r3, [r4, #0]
 800d558:	bd38      	pop	{r3, r4, r5, pc}
 800d55a:	bf00      	nop
 800d55c:	2400056c 	.word	0x2400056c

0800d560 <_getpid_r>:
 800d560:	f7f4 bee0 	b.w	8002324 <_getpid>

0800d564 <__swhatbuf_r>:
 800d564:	b570      	push	{r4, r5, r6, lr}
 800d566:	460c      	mov	r4, r1
 800d568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d56c:	2900      	cmp	r1, #0
 800d56e:	b096      	sub	sp, #88	@ 0x58
 800d570:	4615      	mov	r5, r2
 800d572:	461e      	mov	r6, r3
 800d574:	da0d      	bge.n	800d592 <__swhatbuf_r+0x2e>
 800d576:	89a3      	ldrh	r3, [r4, #12]
 800d578:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d57c:	f04f 0100 	mov.w	r1, #0
 800d580:	bf14      	ite	ne
 800d582:	2340      	movne	r3, #64	@ 0x40
 800d584:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d588:	2000      	movs	r0, #0
 800d58a:	6031      	str	r1, [r6, #0]
 800d58c:	602b      	str	r3, [r5, #0]
 800d58e:	b016      	add	sp, #88	@ 0x58
 800d590:	bd70      	pop	{r4, r5, r6, pc}
 800d592:	466a      	mov	r2, sp
 800d594:	f000 f848 	bl	800d628 <_fstat_r>
 800d598:	2800      	cmp	r0, #0
 800d59a:	dbec      	blt.n	800d576 <__swhatbuf_r+0x12>
 800d59c:	9901      	ldr	r1, [sp, #4]
 800d59e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d5a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d5a6:	4259      	negs	r1, r3
 800d5a8:	4159      	adcs	r1, r3
 800d5aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5ae:	e7eb      	b.n	800d588 <__swhatbuf_r+0x24>

0800d5b0 <__smakebuf_r>:
 800d5b0:	898b      	ldrh	r3, [r1, #12]
 800d5b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5b4:	079d      	lsls	r5, r3, #30
 800d5b6:	4606      	mov	r6, r0
 800d5b8:	460c      	mov	r4, r1
 800d5ba:	d507      	bpl.n	800d5cc <__smakebuf_r+0x1c>
 800d5bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d5c0:	6023      	str	r3, [r4, #0]
 800d5c2:	6123      	str	r3, [r4, #16]
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	6163      	str	r3, [r4, #20]
 800d5c8:	b003      	add	sp, #12
 800d5ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5cc:	ab01      	add	r3, sp, #4
 800d5ce:	466a      	mov	r2, sp
 800d5d0:	f7ff ffc8 	bl	800d564 <__swhatbuf_r>
 800d5d4:	9f00      	ldr	r7, [sp, #0]
 800d5d6:	4605      	mov	r5, r0
 800d5d8:	4639      	mov	r1, r7
 800d5da:	4630      	mov	r0, r6
 800d5dc:	f7fe fec6 	bl	800c36c <_malloc_r>
 800d5e0:	b948      	cbnz	r0, 800d5f6 <__smakebuf_r+0x46>
 800d5e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5e6:	059a      	lsls	r2, r3, #22
 800d5e8:	d4ee      	bmi.n	800d5c8 <__smakebuf_r+0x18>
 800d5ea:	f023 0303 	bic.w	r3, r3, #3
 800d5ee:	f043 0302 	orr.w	r3, r3, #2
 800d5f2:	81a3      	strh	r3, [r4, #12]
 800d5f4:	e7e2      	b.n	800d5bc <__smakebuf_r+0xc>
 800d5f6:	89a3      	ldrh	r3, [r4, #12]
 800d5f8:	6020      	str	r0, [r4, #0]
 800d5fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5fe:	81a3      	strh	r3, [r4, #12]
 800d600:	9b01      	ldr	r3, [sp, #4]
 800d602:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d606:	b15b      	cbz	r3, 800d620 <__smakebuf_r+0x70>
 800d608:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d60c:	4630      	mov	r0, r6
 800d60e:	f000 f81d 	bl	800d64c <_isatty_r>
 800d612:	b128      	cbz	r0, 800d620 <__smakebuf_r+0x70>
 800d614:	89a3      	ldrh	r3, [r4, #12]
 800d616:	f023 0303 	bic.w	r3, r3, #3
 800d61a:	f043 0301 	orr.w	r3, r3, #1
 800d61e:	81a3      	strh	r3, [r4, #12]
 800d620:	89a3      	ldrh	r3, [r4, #12]
 800d622:	431d      	orrs	r5, r3
 800d624:	81a5      	strh	r5, [r4, #12]
 800d626:	e7cf      	b.n	800d5c8 <__smakebuf_r+0x18>

0800d628 <_fstat_r>:
 800d628:	b538      	push	{r3, r4, r5, lr}
 800d62a:	4d07      	ldr	r5, [pc, #28]	@ (800d648 <_fstat_r+0x20>)
 800d62c:	2300      	movs	r3, #0
 800d62e:	4604      	mov	r4, r0
 800d630:	4608      	mov	r0, r1
 800d632:	4611      	mov	r1, r2
 800d634:	602b      	str	r3, [r5, #0]
 800d636:	f7f4 fedd 	bl	80023f4 <_fstat>
 800d63a:	1c43      	adds	r3, r0, #1
 800d63c:	d102      	bne.n	800d644 <_fstat_r+0x1c>
 800d63e:	682b      	ldr	r3, [r5, #0]
 800d640:	b103      	cbz	r3, 800d644 <_fstat_r+0x1c>
 800d642:	6023      	str	r3, [r4, #0]
 800d644:	bd38      	pop	{r3, r4, r5, pc}
 800d646:	bf00      	nop
 800d648:	2400056c 	.word	0x2400056c

0800d64c <_isatty_r>:
 800d64c:	b538      	push	{r3, r4, r5, lr}
 800d64e:	4d06      	ldr	r5, [pc, #24]	@ (800d668 <_isatty_r+0x1c>)
 800d650:	2300      	movs	r3, #0
 800d652:	4604      	mov	r4, r0
 800d654:	4608      	mov	r0, r1
 800d656:	602b      	str	r3, [r5, #0]
 800d658:	f7f4 fedc 	bl	8002414 <_isatty>
 800d65c:	1c43      	adds	r3, r0, #1
 800d65e:	d102      	bne.n	800d666 <_isatty_r+0x1a>
 800d660:	682b      	ldr	r3, [r5, #0]
 800d662:	b103      	cbz	r3, 800d666 <_isatty_r+0x1a>
 800d664:	6023      	str	r3, [r4, #0]
 800d666:	bd38      	pop	{r3, r4, r5, pc}
 800d668:	2400056c 	.word	0x2400056c

0800d66c <_init>:
 800d66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d66e:	bf00      	nop
 800d670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d672:	bc08      	pop	{r3}
 800d674:	469e      	mov	lr, r3
 800d676:	4770      	bx	lr

0800d678 <_fini>:
 800d678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d67a:	bf00      	nop
 800d67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d67e:	bc08      	pop	{r3}
 800d680:	469e      	mov	lr, r3
 800d682:	4770      	bx	lr
