OPENQASM 3.0;
include "stdgates.inc";
gate _circuit_928 _gate_q_0 {
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_944 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_943 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_944 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_964 _gate_q_0 {
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_982 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_827 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_826 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_827 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_1063 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_835 _gate_q_0 {
  s _gate_q_0;
}
gate _circuit_1118 _gate_q_0 {
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
}
gate _circuit_1117 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_1118 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_844 _gate_q_0 {
  sdg _gate_q_0;
}
gate _circuit_847 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_1196 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_1195 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_1196 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_856 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_1274 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_1273 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_1274 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_865 _gate_q_0 {
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_1327 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_1373 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_1372 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_1373 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_877 _gate_q_0 {
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_880 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_884 _gate_q_0 {
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_883 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_884 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_889 _gate_q_0 {
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_2011 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_896 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_895 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_896 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_1615 _gate_q_0 {
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
qubit[2] q;
_circuit_928 q[0];
_circuit_943 q[0];
_circuit_964 q[0];
_circuit_982 q[1];
_circuit_826 q[1];
_circuit_1063 q[1];
cx q[0], q[1];
_circuit_835 q[0];
_circuit_1117 q[0];
_circuit_844 q[0];
_circuit_847 q[1];
_circuit_1195 q[1];
_circuit_856 q[1];
cx q[0], q[1];
_circuit_835 q[0];
_circuit_1273 q[0];
_circuit_865 q[0];
_circuit_1327 q[1];
_circuit_1372 q[1];
_circuit_877 q[1];
cx q[0], q[1];
_circuit_880 q[0];
_circuit_883 q[0];
_circuit_889 q[0];
_circuit_2011 q[1];
_circuit_895 q[1];
_circuit_1615 q[1];
