[06/15 18:39:40      0s] 
[06/15 18:39:40      0s] Cadence Innovus(TM) Implementation System.
[06/15 18:39:40      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/15 18:39:40      0s] 
[06/15 18:39:40      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[06/15 18:39:40      0s] Options:	
[06/15 18:39:40      0s] Date:		Thu Jun 15 18:39:40 2023
[06/15 18:39:40      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*12cpus*Intel Core i7 9xx (Nehalem Class Core i7) 4096KB)
[06/15 18:39:40      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[06/15 18:39:40      0s] 
[06/15 18:39:40      0s] License:
[06/15 18:39:40      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/15 18:39:40      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/15 18:40:21     35s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/15 18:40:21     35s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[06/15 18:40:21     35s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/15 18:40:21     35s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[06/15 18:40:21     35s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[06/15 18:40:21     35s] @(#)CDS: CPE v20.11-s013
[06/15 18:40:21     35s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/15 18:40:21     35s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[06/15 18:40:21     35s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/15 18:40:21     35s] @(#)CDS: RCDB 11.15.0
[06/15 18:40:21     35s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[06/15 18:40:21     35s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv.

[06/15 18:40:21     35s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[06/15 18:40:24     37s] 
[06/15 18:40:24     37s] **INFO:  MMMC transition support version v31-84 
[06/15 18:40:24     37s] 
[06/15 18:40:24     37s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/15 18:40:24     37s] <CMD> suppressMessage ENCEXT-2799
[06/15 18:40:24     38s] <CMD> win
[06/15 18:40:39     40s] <CMD> set defHierChar /
[06/15 18:40:39     40s] Set Default Input Pin Transition as 0.1 ps.
[06/15 18:40:39     40s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/15 18:40:39     40s] <CMD> set fpIsMaxIoHeight 0
[06/15 18:40:39     40s] <CMD> set init_gnd_net gnd
[06/15 18:40:39     40s] <CMD> set init_mmmc_file Default.view
[06/15 18:40:39     40s] <CMD> set init_oa_search_lib {}
[06/15 18:40:39     40s] <CMD> set init_pwr_net vdd
[06/15 18:40:39     40s] <CMD> set init_verilog ADD.v
[06/15 18:40:39     40s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[06/15 18:40:46     41s] <CMD> init_design
[06/15 18:40:46     42s] #% Begin Load MMMC data ... (date=06/15 18:40:46, mem=637.2M)
[06/15 18:40:46     42s] **ERROR: (TCLCMD-989):	cannot open SDC file 'ADD.sdc' for mode 'coherent-synthesis'
<CMD> set defHierChar /
[06/15 18:44:12     86s] Set Default Input Pin Transition as 0.1 ps.
[06/15 18:44:12     86s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/15 18:44:12     86s] <CMD> set fpIsMaxIoHeight 0
[06/15 18:44:12     86s] <CMD> set init_gnd_net gnd
[06/15 18:44:12     86s] <CMD> set init_mmmc_file Default.view
[06/15 18:44:12     86s] <CMD> set init_oa_search_lib {}
[06/15 18:44:12     86s] <CMD> set init_pwr_net vdd
[06/15 18:44:12     86s] <CMD> set init_verilog ADD.v
[06/15 18:44:12     86s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[06/15 18:44:18     88s] <CMD> init_design
[06/15 18:44:18     88s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/15 18:44:18     88s] % Begin Load MMMC data ... (date=06/15 18:44:18, mem=636.2M)
[06/15 18:44:18     88s] Extraction setup Started 
[06/15 18:44:18     88s] Extraction setup Started 
[06/15 18:44:18     88s] Extraction setup Started 
[06/15 18:44:18     88s] % End Load MMMC data ... (date=06/15 18:44:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=636.4M, current mem=636.4M)
[06/15 18:44:18     88s] 
[06/15 18:44:18     88s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[06/15 18:44:18     88s] Set DBUPerIGU to M2 pitch 380.
[06/15 18:44:18     88s] 
[06/15 18:44:18     88s] viaInitial starts at Thu Jun 15 18:44:18 2023
viaInitial ends at Thu Jun 15 18:44:18 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/15 18:44:18     88s] Loading view definition file from Default.view
[06/15 18:44:18     88s] Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/15 18:44:19     89s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
[06/15 18:44:20     90s] Ending "PreSetAnalysisView" (total cpu=0:00:02.3, real=0:00:02.0, peak res=729.4M, current mem=649.9M)
[06/15 18:44:20     90s] *** End library_loading (cpu=0.04min, real=0.03min, mem=13.0M, fe_cpu=1.51min, fe_real=4.67min, fe_mem=827.3M) ***
[06/15 18:44:20     90s] % Begin Load netlist data ... (date=06/15 18:44:20, mem=649.9M)
[06/15 18:44:20     90s] *** Begin netlist parsing (mem=827.3M) ***
[06/15 18:44:20     90s] Created 134 new cells from 1 timing libraries.
[06/15 18:44:20     90s] Reading netlist ...
[06/15 18:44:20     90s] Backslashed names will retain backslash and a trailing blank character.
[06/15 18:44:20     90s] Reading verilog netlist 'ADD.v'
[06/15 18:44:20     90s] 
[06/15 18:44:20     90s] *** Memory Usage v#2 (Current mem = 827.301M, initial mem = 272.285M) ***
[06/15 18:44:20     90s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=827.3M) ***
[06/15 18:44:20     90s] % End Load netlist data ... (date=06/15 18:44:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=655.0M, current mem=655.0M)
[06/15 18:44:20     90s] Top level cell is P4_ADDER.
[06/15 18:44:21     91s] Hooked 134 DB cells to tlib cells.
[06/15 18:44:21     91s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=661.2M, current mem=661.2M)
[06/15 18:44:21     91s] Starting recursive module instantiation check.
[06/15 18:44:21     91s] No recursion found.
[06/15 18:44:21     91s] Building hierarchical netlist for Cell P4_ADDER ...
[06/15 18:44:21     91s] *** Netlist is unique.
[06/15 18:44:21     91s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[06/15 18:44:21     91s] ** info: there are 374 modules.
[06/15 18:44:21     91s] ** info: there are 555 stdCell insts.
[06/15 18:44:21     91s] 
[06/15 18:44:21     91s] *** Memory Usage v#2 (Current mem = 868.727M, initial mem = 272.285M) ***
[06/15 18:44:21     91s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/15 18:44:21     91s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/15 18:44:21     91s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/15 18:44:21     91s] Set Default Net Delay as 1000 ps.
[06/15 18:44:21     91s] Set Default Net Load as 0.5 pF. 
[06/15 18:44:21     91s] Set Default Input Pin Transition as 0.1 ps.
[06/15 18:44:22     91s] Extraction setup Started 
[06/15 18:44:22     91s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/15 18:44:22     91s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[06/15 18:44:22     91s] Cap table was created using Encounter 08.10-p004_1.
[06/15 18:44:22     91s] Process name: master_techFreePDK45.
[06/15 18:44:22     91s] Importing multi-corner RC tables ... 
[06/15 18:44:22     91s] Summary of Active RC-Corners : 
[06/15 18:44:22     91s]  
[06/15 18:44:22     91s]  Analysis View: default
[06/15 18:44:22     91s]     RC-Corner Name        : standard
[06/15 18:44:22     91s]     RC-Corner Index       : 0
[06/15 18:44:22     91s]     RC-Corner Temperature : 300 Celsius
[06/15 18:44:22     91s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[06/15 18:44:22     91s]     RC-Corner PreRoute Res Factor         : 1
[06/15 18:44:22     91s]     RC-Corner PreRoute Cap Factor         : 1
[06/15 18:44:22     91s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/15 18:44:22     91s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/15 18:44:22     91s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/15 18:44:22     91s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/15 18:44:22     91s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/15 18:44:22     91s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/15 18:44:22     91s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/15 18:44:22     91s] LayerId::1 widthSet size::4
[06/15 18:44:22     91s] LayerId::2 widthSet size::4
[06/15 18:44:22     91s] LayerId::3 widthSet size::4
[06/15 18:44:22     91s] LayerId::4 widthSet size::4
[06/15 18:44:22     91s] LayerId::5 widthSet size::4
[06/15 18:44:22     91s] LayerId::6 widthSet size::4
[06/15 18:44:22     91s] LayerId::7 widthSet size::4
[06/15 18:44:22     91s] LayerId::8 widthSet size::4
[06/15 18:44:22     91s] LayerId::9 widthSet size::4
[06/15 18:44:22     91s] LayerId::10 widthSet size::3
[06/15 18:44:22     91s] Updating RC grid for preRoute extraction ...
[06/15 18:44:22     91s] Initializing multi-corner capacitance tables ... 
[06/15 18:44:22     92s] Initializing multi-corner resistance tables ...
[06/15 18:44:22     92s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 18:44:22     92s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 18:44:22     92s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[06/15 18:44:22     92s] *Info: initialize multi-corner CTS.
[06/15 18:44:22     92s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=880.8M, current mem=677.9M)
[06/15 18:44:22     92s] Reading timing constraints file 'ADD.sdc' ...
[06/15 18:44:22     92s] Current (total cpu=0:01:32, real=0:04:42, peak res=880.8M, current mem=879.9M)
[06/15 18:44:22     92s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ADD.sdc, Line 8).
[06/15 18:44:22     92s] 
[06/15 18:44:22     92s] INFO (CTE): Reading of timing constraints file ADD.sdc completed, with 1 WARNING
[06/15 18:44:22     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=911.8M, current mem=911.8M)
[06/15 18:44:22     92s] Current (total cpu=0:01:33, real=0:04:42, peak res=911.8M, current mem=911.8M)
[06/15 18:44:22     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 18:44:22     92s] Creating Cell Server ...(0, 1, 1, 1)
[06/15 18:44:22     92s] Summary for sequential cells identification: 
[06/15 18:44:22     92s]   Identified SBFF number: 16
[06/15 18:44:22     92s]   Identified MBFF number: 0
[06/15 18:44:22     92s]   Identified SB Latch number: 0
[06/15 18:44:22     92s]   Identified MB Latch number: 0
[06/15 18:44:22     92s]   Not identified SBFF number: 0
[06/15 18:44:22     92s]   Not identified MBFF number: 0
[06/15 18:44:22     92s]   Not identified SB Latch number: 0
[06/15 18:44:22     92s]   Not identified MB Latch number: 0
[06/15 18:44:22     92s]   Number of sequential cells which are not FFs: 13
[06/15 18:44:22     92s] Total number of combinational cells: 99
[06/15 18:44:22     92s] Total number of sequential cells: 29
[06/15 18:44:22     92s] Total number of tristate cells: 6
[06/15 18:44:22     92s] Total number of level shifter cells: 0
[06/15 18:44:22     92s] Total number of power gating cells: 0
[06/15 18:44:22     92s] Total number of isolation cells: 0
[06/15 18:44:22     92s] Total number of power switch cells: 0
[06/15 18:44:22     92s] Total number of pulse generator cells: 0
[06/15 18:44:22     92s] Total number of always on buffers: 0
[06/15 18:44:22     92s] Total number of retention cells: 0
[06/15 18:44:22     92s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/15 18:44:22     92s] Total number of usable buffers: 9
[06/15 18:44:22     92s] List of unusable buffers:
[06/15 18:44:22     92s] Total number of unusable buffers: 0
[06/15 18:44:22     92s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/15 18:44:22     92s] Total number of usable inverters: 6
[06/15 18:44:22     92s] List of unusable inverters:
[06/15 18:44:22     92s] Total number of unusable inverters: 0
[06/15 18:44:22     92s] List of identified usable delay cells:
[06/15 18:44:22     92s] Total number of identified usable delay cells: 0
[06/15 18:44:22     92s] List of identified unusable delay cells:
[06/15 18:44:22     92s] Total number of identified unusable delay cells: 0
[06/15 18:44:22     92s] Creating Cell Server, finished. 
[06/15 18:44:22     92s] 
[06/15 18:44:22     92s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/15 18:44:22     92s] Deleting Cell Server ...
[06/15 18:44:22     92s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=921.7M, current mem=921.7M)
[06/15 18:44:22     92s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 18:44:22     92s] Summary for sequential cells identification: 
[06/15 18:44:22     92s]   Identified SBFF number: 16
[06/15 18:44:22     92s]   Identified MBFF number: 0
[06/15 18:44:22     92s]   Identified SB Latch number: 0
[06/15 18:44:22     92s]   Identified MB Latch number: 0
[06/15 18:44:22     92s]   Not identified SBFF number: 0
[06/15 18:44:22     92s]   Not identified MBFF number: 0
[06/15 18:44:22     92s]   Not identified SB Latch number: 0
[06/15 18:44:22     92s]   Not identified MB Latch number: 0
[06/15 18:44:22     92s]   Number of sequential cells which are not FFs: 13
[06/15 18:44:22     92s]  Visiting view : default
[06/15 18:44:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 18:44:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 18:44:22     92s]  Visiting view : default
[06/15 18:44:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 18:44:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 18:44:22     92s]  Setting StdDelay to 10.10
[06/15 18:44:22     92s] Creating Cell Server, finished. 
[06/15 18:44:22     92s] 
[06/15 18:44:22     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/15 18:45:10    103s] <CMD> getIoFlowFlag
[06/15 18:46:36    122s] <CMD> setIoFlowFlag 0
[06/15 18:46:36    122s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5.0 5.0 5.0 5.0
[06/15 18:46:36    122s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/15 18:46:36    122s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/15 18:46:36    122s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/15 18:46:36    122s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/15 18:46:36    122s] <CMD> uiSetTool select
[06/15 18:46:36    122s] <CMD> getIoFlowFlag
[06/15 18:46:36    122s] <CMD> fit
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:47:01    127s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:50:03    167s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/15 18:50:03    167s] The ring targets are set to core/block ring wires.
[06/15 18:50:03    167s] addRing command will consider rows while creating rings.
[06/15 18:50:03    167s] addRing command will disallow rings to go over rows.
[06/15 18:50:03    167s] addRing command will ignore shorts while creating rings.
[06/15 18:50:03    167s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/15 18:50:03    167s] 
[06/15 18:50:03    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1139.3M)
[06/15 18:50:03    167s] Ring generation is complete.
[06/15 18:50:03    167s] vias are now being generated.
[06/15 18:50:03    167s] addRing created 8 wires.
[06/15 18:50:03    167s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/15 18:50:03    167s] +--------+----------------+----------------+
[06/15 18:50:03    167s] |  Layer |     Created    |     Deleted    |
[06/15 18:50:03    167s] +--------+----------------+----------------+
[06/15 18:50:03    167s] | metal9 |        4       |       NA       |
[06/15 18:50:03    167s] |  via9  |        8       |        0       |
[06/15 18:50:03    167s] | metal10|        4       |       NA       |
[06/15 18:50:03    167s] +--------+----------------+----------------+
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingOffset 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingThreshold 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeRingLayers {}
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeWidth 10.0
[06/15 18:50:21    171s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/15 18:52:05    193s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/15 18:52:05    193s] addStripe will allow jog to connect padcore ring and block ring.
[06/15 18:52:05    193s] 
[06/15 18:52:05    193s] Stripes will stop at the boundary of the specified area.
[06/15 18:52:05    193s] When breaking rings, the power planner will consider the existence of blocks.
[06/15 18:52:05    193s] Stripes will not extend to closest target.
[06/15 18:52:05    193s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/15 18:52:05    193s] Stripes will not be created over regions without power planning wires.
[06/15 18:52:05    193s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/15 18:52:05    193s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/15 18:52:05    193s] Offset for stripe breaking is set to 0.
[06/15 18:52:05    193s] <CMD> addStripe -nets {gnd vdd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/15 18:52:05    194s] 
[06/15 18:52:05    194s] Initialize fgc environment(mem: 1148.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1148.9M)
[06/15 18:52:05    194s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1148.9M)
[06/15 18:52:05    194s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1148.9M)
[06/15 18:52:05    194s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1148.9M)
[06/15 18:52:05    194s] Starting stripe generation ...
[06/15 18:52:05    194s] Non-Default Mode Option Settings :
[06/15 18:52:05    194s]   NONE
[06/15 18:52:05    194s] Stripe generation is complete.
[06/15 18:52:05    194s] vias are now being generated.
[06/15 18:52:05    194s] addStripe created 2 wires.
[06/15 18:52:05    194s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[06/15 18:52:05    194s] +--------+----------------+----------------+
[06/15 18:52:05    194s] |  Layer |     Created    |     Deleted    |
[06/15 18:52:05    194s] +--------+----------------+----------------+
[06/15 18:52:05    194s] |  via9  |        4       |        0       |
[06/15 18:52:05    194s] | metal10|        2       |       NA       |
[06/15 18:52:05    194s] +--------+----------------+----------------+
[06/15 18:54:08    220s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/15 18:54:08    220s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[06/15 18:54:08    220s] *** Begin SPECIAL ROUTE on Thu Jun 15 18:54:08 2023 ***
[06/15 18:54:08    220s] SPECIAL ROUTE ran on directory: /home/ms23.52/MS/cap6/6.2/innovus
[06/15 18:54:08    220s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[06/15 18:54:08    220s] 
[06/15 18:54:08    220s] Begin option processing ...
[06/15 18:54:08    220s] srouteConnectPowerBump set to false
[06/15 18:54:08    220s] routeSelectNet set to "gnd vdd"
[06/15 18:54:08    220s] routeSpecial set to true
[06/15 18:54:08    220s] srouteBlockPin set to "useLef"
[06/15 18:54:08    220s] srouteBottomLayerLimit set to 1
[06/15 18:54:08    220s] srouteBottomTargetLayerLimit set to 1
[06/15 18:54:08    220s] srouteConnectConverterPin set to false
[06/15 18:54:08    220s] srouteCrossoverViaBottomLayer set to 1
[06/15 18:54:08    220s] srouteCrossoverViaTopLayer set to 10
[06/15 18:54:08    220s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/15 18:54:08    220s] srouteFollowCorePinEnd set to 3
[06/15 18:54:08    220s] srouteJogControl set to "preferWithChanges differentLayer"
[06/15 18:54:08    220s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/15 18:54:08    220s] sroutePadPinAllPorts set to true
[06/15 18:54:08    220s] sroutePreserveExistingRoutes set to true
[06/15 18:54:08    220s] srouteRoutePowerBarPortOnBothDir set to true
[06/15 18:54:08    220s] srouteStopBlockPin set to "nearestTarget"
[06/15 18:54:08    220s] srouteTopLayerLimit set to 10
[06/15 18:54:08    220s] srouteTopTargetLayerLimit set to 10
[06/15 18:54:08    220s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2252.00 megs.
[06/15 18:54:08    220s] 
[06/15 18:54:08    220s] Reading DB technology information...
[06/15 18:54:08    220s] Finished reading DB technology information.
[06/15 18:54:08    220s] Reading floorplan and netlist information...
[06/15 18:54:08    220s] Finished reading floorplan and netlist information.
[06/15 18:54:08    220s] Read in 20 layers, 10 routing layers, 1 overlap layer
[06/15 18:54:08    220s] Read in 134 macros, 12 used
[06/15 18:54:08    220s] Read in 12 components
[06/15 18:54:08    220s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[06/15 18:54:08    220s] Read in 98 logical pins
[06/15 18:54:08    220s] Read in 98 nets
[06/15 18:54:08    220s] Read in 2 special nets, 2 routed
[06/15 18:54:08    220s] 2 nets selected.
[06/15 18:54:08    220s] 
[06/15 18:54:08    220s] Begin power routing ...
[06/15 18:54:08    220s] #create default rule from bind_ndr_rule rule=0x7f032419c690 0x7f030f166018
[06/15 18:54:08    221s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/15 18:54:08    221s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[06/15 18:54:08    221s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/15 18:54:08    221s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/15 18:54:08    221s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/15 18:54:08    221s] Type 'man IMPSR-1256' for more detail.
[06/15 18:54:08    221s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/15 18:54:08    221s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
[06/15 18:54:08    221s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/15 18:54:08    221s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/15 18:54:08    221s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/15 18:54:08    221s] Type 'man IMPSR-1256' for more detail.
[06/15 18:54:08    221s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] CPU time for FollowPin 0 seconds
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/15 18:54:08    221s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/15 18:54:08    221s] CPU time for FollowPin 0 seconds
[06/15 18:54:09    221s]   Number of IO ports routed: 0
[06/15 18:54:09    221s]   Number of Block ports routed: 0
[06/15 18:54:09    221s]   Number of Stripe ports routed: 0
[06/15 18:54:09    221s]   Number of Core ports routed: 46
[06/15 18:54:09    221s]   Number of Pad ports routed: 0
[06/15 18:54:09    221s]   Number of Power Bump ports routed: 0
[06/15 18:54:09    221s]   Number of Followpin connections: 23
[06/15 18:54:09    221s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2271.00 megs.
[06/15 18:54:09    221s] 
[06/15 18:54:09    221s] 
[06/15 18:54:09    221s] 
[06/15 18:54:09    221s]  Begin updating DB with routing results ...
[06/15 18:54:09    221s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/15 18:54:09    221s] Pin and blockage extraction finished
[06/15 18:54:09    221s] 
[06/15 18:54:09    221s] sroute created 69 wires.
[06/15 18:54:09    221s] ViaGen created 414 vias, deleted 0 via to avoid violation.
[06/15 18:54:09    221s] +--------+----------------+----------------+
[06/15 18:54:09    221s] |  Layer |     Created    |     Deleted    |
[06/15 18:54:09    221s] +--------+----------------+----------------+
[06/15 18:54:09    221s] | metal1 |       69       |       NA       |
[06/15 18:54:09    221s] |  via1  |       46       |        0       |
[06/15 18:54:09    221s] |  via2  |       46       |        0       |
[06/15 18:54:09    221s] |  via3  |       46       |        0       |
[06/15 18:54:09    221s] |  via4  |       46       |        0       |
[06/15 18:54:09    221s] |  via5  |       46       |        0       |
[06/15 18:54:09    221s] |  via6  |       46       |        0       |
[06/15 18:54:09    221s] |  via7  |       46       |        0       |
[06/15 18:54:09    221s] |  via8  |       46       |        0       |
[06/15 18:54:09    221s] |  via9  |       46       |        0       |
[06/15 18:54:09    221s] +--------+----------------+----------------+
[06/15 18:55:12    234s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[06/15 18:55:25    237s] <CMD> setPlaceMode -fp false
[06/15 18:55:25    237s] <CMD> place_design
[06/15 18:55:25    237s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/15 18:55:25    237s] 
[06/15 18:55:25    237s] pdi colorize_geometry "" ""
[06/15 18:55:25    237s] 
[06/15 18:55:25    237s] ### Time Record (colorize_geometry) is installed.
[06/15 18:55:25    237s] #Start colorize_geometry on Thu Jun 15 18:55:25 2023
[06/15 18:55:25    237s] #
[06/15 18:55:25    237s] ### Time Record (Pre Callback) is installed.
[06/15 18:55:25    237s] ### Time Record (Pre Callback) is uninstalled.
[06/15 18:55:25    237s] ### Time Record (DB Import) is installed.
[06/15 18:55:25    237s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[06/15 18:55:25    237s] ### Time Record (DB Import) is uninstalled.
[06/15 18:55:25    237s] ### Time Record (DB Export) is installed.
[06/15 18:55:25    237s] Extracting standard cell pins and blockage ...... 
[06/15 18:55:25    237s] Pin and blockage extraction finished
[06/15 18:55:25    237s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[06/15 18:55:25    237s] ### Time Record (DB Export) is uninstalled.
[06/15 18:55:25    237s] ### Time Record (Post Callback) is installed.
[06/15 18:55:25    237s] ### Time Record (Post Callback) is uninstalled.
[06/15 18:55:25    237s] #
[06/15 18:55:25    237s] #colorize_geometry statistics:
[06/15 18:55:25    237s] #Cpu time = 00:00:00
[06/15 18:55:25    237s] #Elapsed time = 00:00:00
[06/15 18:55:25    237s] #Increased memory = -9.48 (MB)
[06/15 18:55:25    237s] #Total memory = 977.64 (MB)
[06/15 18:55:25    237s] #Peak memory = 987.19 (MB)
[06/15 18:55:25    237s] #Number of warnings = 0
[06/15 18:55:25    237s] #Total number of warnings = 0
[06/15 18:55:25    237s] #Number of fails = 0
[06/15 18:55:25    237s] #Total number of fails = 0
[06/15 18:55:25    237s] #Complete colorize_geometry on Thu Jun 15 18:55:25 2023
[06/15 18:55:25    237s] #
[06/15 18:55:25    238s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/15 18:55:25    238s] ### Time Record (colorize_geometry) is uninstalled.
[06/15 18:55:25    238s] ### 
[06/15 18:55:25    238s] ###   Scalability Statistics
[06/15 18:55:25    238s] ### 
[06/15 18:55:25    238s] ### ------------------------+----------------+----------------+----------------+
[06/15 18:55:25    238s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/15 18:55:25    238s] ### ------------------------+----------------+----------------+----------------+
[06/15 18:55:25    238s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/15 18:55:25    238s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/15 18:55:25    238s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/15 18:55:25    238s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/15 18:55:25    238s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/15 18:55:25    238s] ### ------------------------+----------------+----------------+----------------+
[06/15 18:55:25    238s] ### 
[06/15 18:55:25    238s] *** Starting placeDesign default flow ***
[06/15 18:55:26    238s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 18:55:26    238s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=1162.5M
[06/15 18:55:26    238s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=1162.5M
[06/15 18:55:26    238s] *** Start deleteBufferTree ***
[06/15 18:55:26    238s] Info: Detect buffers to remove automatically.
[06/15 18:55:26    238s] Analyzing netlist ...
[06/15 18:55:26    238s] Updating netlist
[06/15 18:55:27    239s] AAE DB initialization (MEM=1176.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/15 18:55:27    239s] siFlow : Timing analysis mode is single, using late cdB files
[06/15 18:55:27    239s] Start AAE Lib Loading. (MEM=1176.05)
[06/15 18:55:27    239s] End AAE Lib Loading. (MEM=1185.59 CPU=0:00:00.0 Real=0:00:00.0)
[06/15 18:55:27    239s] 
[06/15 18:55:27    239s] *summary: 20 instances (buffers/inverters) removed
[06/15 18:55:27    239s] *** Finish deleteBufferTree (0:00:01.3) ***
[06/15 18:55:27    239s] Deleting Cell Server ...
[06/15 18:55:27    239s] **INFO: Enable pre-place timing setting for timing analysis
[06/15 18:55:27    239s] Set Using Default Delay Limit as 101.
[06/15 18:55:27    239s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/15 18:55:27    239s] Set Default Net Delay as 0 ps.
[06/15 18:55:27    239s] Set Default Net Load as 0 pF. 
[06/15 18:55:27    239s] **INFO: Analyzing IO path groups for slack adjustment
[06/15 18:55:27    239s] **INFO: Disable pre-place timing setting for timing analysis
[06/15 18:55:27    239s] Set Using Default Delay Limit as 1000.
[06/15 18:55:27    239s] Set Default Net Delay as 1000 ps.
[06/15 18:55:27    239s] Set Default Net Load as 0.5 pF. 
[06/15 18:55:27    239s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/15 18:55:27    239s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1185.6M
[06/15 18:55:27    239s] Deleted 0 physical inst  (cell - / prefix -).
[06/15 18:55:27    239s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1185.6M
[06/15 18:55:27    239s] INFO: #ExclusiveGroups=0
[06/15 18:55:27    239s] INFO: There are no Exclusive Groups.
[06/15 18:55:27    239s] *** Starting "NanoPlace(TM) placement v#15 (mem=1185.6M)" ...
[06/15 18:55:27    239s] Wait...
[06/15 18:55:28    240s] *** Build Buffered Sizing Timing Model
[06/15 18:55:28    240s] (cpu=0:00:01.0 mem=1185.6M) ***
[06/15 18:55:28    240s] *** Build Virtual Sizing Timing Model
[06/15 18:55:28    240s] (cpu=0:00:01.2 mem=1185.6M) ***
[06/15 18:55:28    240s] No user-set net weight.
[06/15 18:55:28    240s] Net fanout histogram:
[06/15 18:55:28    240s] 2		: 354 (60.7%) nets
[06/15 18:55:28    240s] 3		: 146 (25.0%) nets
[06/15 18:55:28    240s] 4     -	14	: 83 (14.2%) nets
[06/15 18:55:28    240s] 15    -	39	: 0 (0.0%) nets
[06/15 18:55:28    240s] 40    -	79	: 0 (0.0%) nets
[06/15 18:55:28    240s] 80    -	159	: 0 (0.0%) nets
[06/15 18:55:28    240s] 160   -	319	: 0 (0.0%) nets
[06/15 18:55:28    240s] 320   -	639	: 0 (0.0%) nets
[06/15 18:55:28    240s] 640   -	1279	: 0 (0.0%) nets
[06/15 18:55:28    240s] 1280  -	2559	: 0 (0.0%) nets
[06/15 18:55:28    240s] 2560  -	5119	: 0 (0.0%) nets
[06/15 18:55:28    240s] 5120+		: 0 (0.0%) nets
[06/15 18:55:28    240s] no activity file in design. spp won't run.
[06/15 18:55:28    240s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/15 18:55:28    240s] Scan chains were not defined.
[06/15 18:55:28    240s] z: 2, totalTracks: 1
[06/15 18:55:28    240s] z: 4, totalTracks: 1
[06/15 18:55:28    240s] z: 6, totalTracks: 1
[06/15 18:55:28    240s] z: 8, totalTracks: 1
[06/15 18:55:28    240s] # Building P4_ADDER llgBox search-tree.
[06/15 18:55:28    240s] #std cell=535 (0 fixed + 535 movable) #buf cell=0 #inv cell=112 #block=0 (0 floating + 0 preplaced)
[06/15 18:55:28    240s] #ioInst=0 #net=583 #term=1704 #term/net=2.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=98
[06/15 18:55:28    240s] stdCell: 535 single + 0 double + 0 multi
[06/15 18:55:28    240s] Total standard cell length = 0.4167 (mm), area = 0.0006 (mm^2)
[06/15 18:55:28    240s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1185.6M
[06/15 18:55:28    240s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1185.6M
[06/15 18:55:28    240s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 18:55:28    240s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1185.6M
[06/15 18:55:28    240s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:1201.6M
[06/15 18:55:28    240s] Use non-trimmed site array because memory saving is not enough.
[06/15 18:55:28    240s] SiteArray: non-trimmed site array dimensions = 22 x 171
[06/15 18:55:28    240s] SiteArray: use 24,576 bytes
[06/15 18:55:28    240s] SiteArray: current memory after site array memory allocation 1201.6M
[06/15 18:55:28    240s] SiteArray: FP blocked sites are writable
[06/15 18:55:28    240s] Estimated cell power/ground rail width = 0.197 um
[06/15 18:55:28    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 18:55:28    240s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF: Starting pre-place ADS at level 1, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1201.6M
[06/15 18:55:28    240s] ADSU 0.583 -> 0.583. GS 11.200
[06/15 18:55:28    240s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1201.6M
[06/15 18:55:28    240s] Average module density = 0.583.
[06/15 18:55:28    240s] Density for the design = 0.583.
[06/15 18:55:28    240s]        = stdcell_area 2193 sites (583 um^2) / alloc_area 3762 sites (1001 um^2).
[06/15 18:55:28    240s] Pin Density = 0.4530.
[06/15 18:55:28    240s]             = total # of pins 1704 / total area 3762.
[06/15 18:55:28    240s] OPERPROF: Starting spMPad at level 1, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:   Starting spContextMPad at level 2, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] Initial padding reaches pin density 0.508 for top
[06/15 18:55:28    240s] InitPadU 0.583 -> 0.950 for top
[06/15 18:55:28    240s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1201.6M
[06/15 18:55:28    240s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1201.6M
[06/15 18:55:28    240s] === lastAutoLevel = 6 
[06/15 18:55:28    240s] OPERPROF: Starting spInitNetWt at level 1, MEM:1201.6M
[06/15 18:55:28    240s] 0 delay mode for cte enabled initNetWt.
[06/15 18:55:28    240s] no activity file in design. spp won't run.
[06/15 18:55:28    240s] [spp] 0
[06/15 18:55:28    240s] [adp] 0:1:1:3
[06/15 18:55:28    240s] 0 delay mode for cte disabled initNetWt.
[06/15 18:55:28    240s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.201, MEM:1201.6M
[06/15 18:55:28    240s] Clock gating cells determined by native netlist tracing.
[06/15 18:55:28    240s] no activity file in design. spp won't run.
[06/15 18:55:28    240s] no activity file in design. spp won't run.
[06/15 18:55:28    241s] OPERPROF: Starting npMain at level 1, MEM:1201.6M
[06/15 18:55:29    241s] OPERPROF:   Starting npPlace at level 2, MEM:1201.6M
[06/15 18:55:29    241s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/15 18:55:29    241s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/15 18:55:29    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[06/15 18:55:29    241s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/15 18:55:29    241s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/15 18:55:29    241s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.6M
[06/15 18:55:29    241s] exp_mt_sequential is set from setPlaceMode option to 1
[06/15 18:55:29    241s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/15 18:55:29    241s] place_exp_mt_interval set to default 32
[06/15 18:55:29    241s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/15 18:55:30    241s] Iteration  3: Total net bbox = 4.372e+00 (3.04e+00 1.34e+00)
[06/15 18:55:30    241s]               Est.  stn bbox = 4.605e+00 (3.19e+00 1.41e+00)
[06/15 18:55:30    241s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1144.0M
[06/15 18:55:30    241s] Total number of setup views is 1.
[06/15 18:55:30    241s] Total number of active setup views is 1.
[06/15 18:55:30    241s] Active setup views:
[06/15 18:55:30    241s]     default
[06/15 18:55:30    241s] Iteration  4: Total net bbox = 2.327e+02 (1.81e+02 5.17e+01)
[06/15 18:55:30    241s]               Est.  stn bbox = 2.494e+02 (1.92e+02 5.72e+01)
[06/15 18:55:30    241s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1144.0M
[06/15 18:55:30    241s] Iteration  5: Total net bbox = 8.152e+02 (3.51e+02 4.64e+02)
[06/15 18:55:30    241s]               Est.  stn bbox = 8.542e+02 (3.69e+02 4.85e+02)
[06/15 18:55:30    241s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1144.0M
[06/15 18:55:30    241s] OPERPROF:   Finished npPlace at level 2, CPU:0.710, REAL:0.713, MEM:1144.0M
[06/15 18:55:30    241s] OPERPROF: Finished npMain at level 1, CPU:0.720, REAL:1.721, MEM:1144.0M
[06/15 18:55:30    241s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1144.0M
[06/15 18:55:30    241s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 18:55:30    241s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1144.0M
[06/15 18:55:30    241s] OPERPROF: Starting npMain at level 1, MEM:1144.0M
[06/15 18:55:30    241s] OPERPROF:   Starting npPlace at level 2, MEM:1144.0M
[06/15 18:55:31    242s] Iteration  6: Total net bbox = 1.337e+03 (6.68e+02 6.69e+02)
[06/15 18:55:31    242s]               Est.  stn bbox = 1.418e+03 (7.09e+02 7.09e+02)
[06/15 18:55:31    242s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1145.0M
[06/15 18:55:31    242s] Iteration  7: Total net bbox = 1.649e+03 (8.52e+02 7.97e+02)
[06/15 18:55:31    242s]               Est.  stn bbox = 1.743e+03 (9.02e+02 8.41e+02)
[06/15 18:55:31    242s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1146.0M
[06/15 18:55:32    243s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1147.0M
[06/15 18:55:32    243s] Iteration  8: Total net bbox = 1.842e+03 (9.37e+02 9.05e+02)
[06/15 18:55:32    243s]               Est.  stn bbox = 1.942e+03 (9.88e+02 9.53e+02)
[06/15 18:55:32    243s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1147.0M
[06/15 18:55:32    243s] OPERPROF:   Finished npPlace at level 2, CPU:1.480, REAL:1.527, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Finished npMain at level 1, CPU:1.490, REAL:1.535, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1147.0M
[06/15 18:55:32    243s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 18:55:32    243s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1147.0M
[06/15 18:55:32    243s] Starting Early Global Route rough congestion estimation: mem = 1147.0M
[06/15 18:55:32    243s] (I)       Started Import and model ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Create place DB ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Import place data ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read instances and placement ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read nets ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Create route DB ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       == Non-default Options ==
[06/15 18:55:32    243s] (I)       Print mode                                         : 2
[06/15 18:55:32    243s] (I)       Stop if highly congested                           : false
[06/15 18:55:32    243s] (I)       Maximum routing layer                              : 10
[06/15 18:55:32    243s] (I)       Assign partition pins                              : false
[06/15 18:55:32    243s] (I)       Support large GCell                                : true
[06/15 18:55:32    243s] (I)       Number of threads                                  : 1
[06/15 18:55:32    243s] (I)       Number of rows per GCell                           : 2
[06/15 18:55:32    243s] (I)       Max num rows per GCell                             : 32
[06/15 18:55:32    243s] (I)       Method to set GCell size                           : row
[06/15 18:55:32    243s] (I)       Counted 505 PG shapes. We will not process PG shapes layer by layer.
[06/15 18:55:32    243s] (I)       Started Import route data ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Use row-based GCell size
[06/15 18:55:32    243s] (I)       Use row-based GCell align
[06/15 18:55:32    243s] (I)       GCell unit size   : 2800
[06/15 18:55:32    243s] (I)       GCell multiplier  : 2
[06/15 18:55:32    243s] (I)       GCell row height  : 2800
[06/15 18:55:32    243s] (I)       Actual row height : 2800
[06/15 18:55:32    243s] (I)       GCell align ref   : 10260 10080
[06/15 18:55:32    243s] [NR-eGR] Track table information for default rule: 
[06/15 18:55:32    243s] [NR-eGR] metal1 has no routable track
[06/15 18:55:32    243s] [NR-eGR] metal2 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal3 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal4 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal5 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal6 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal7 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal8 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal9 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal10 has single uniform track structure
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)       == Report All Rule Vias ==
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)        Via Rule : (Default)
[06/15 18:55:32    243s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/15 18:55:32    243s] (I)       ---------------------------------------------------------------------------
[06/15 18:55:32    243s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/15 18:55:32    243s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/15 18:55:32    243s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/15 18:55:32    243s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/15 18:55:32    243s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/15 18:55:32    243s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/15 18:55:32    243s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/15 18:55:32    243s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/15 18:55:32    243s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read routing blockages ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read instance blockages ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read PG blockages ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] [NR-eGR] Read 816 PG shapes
[06/15 18:55:32    243s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read boundary cut boxes ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] [NR-eGR] #Routing Blockages  : 0
[06/15 18:55:32    243s] [NR-eGR] #Instance Blockages : 0
[06/15 18:55:32    243s] [NR-eGR] #PG Blockages       : 816
[06/15 18:55:32    243s] [NR-eGR] #Halo Blockages     : 0
[06/15 18:55:32    243s] [NR-eGR] #Boundary Blockages : 0
[06/15 18:55:32    243s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read blackboxes ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/15 18:55:32    243s] (I)       Finished Read blackboxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read prerouted ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/15 18:55:32    243s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read unlegalized nets ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read nets ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] [NR-eGR] Read numTotalNets=550  numIgnoredNets=0
[06/15 18:55:32    243s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Set up via pillars ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       early_global_route_priority property id does not exist.
[06/15 18:55:32    243s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Model blockages into capacity
[06/15 18:55:32    243s] (I)       Read Num Blocks=816  Num Prerouted Wires=0  Num CS=0
[06/15 18:55:32    243s] (I)       Started Initialize 3D capacity ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 2 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 3 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 4 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 5 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 6 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 7 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 8 (H) : #blockages 108 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 9 (V) : #blockages 64 : #preroutes 0
[06/15 18:55:32    243s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       -- layer congestion ratio --
[06/15 18:55:32    243s] (I)       Layer 1 : 0.100000
[06/15 18:55:32    243s] (I)       Layer 2 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 3 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 4 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 5 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 6 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 7 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 8 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 9 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 10 : 0.700000
[06/15 18:55:32    243s] (I)       ----------------------------
[06/15 18:55:32    243s] (I)       Number of ignored nets                =      0
[06/15 18:55:32    243s] (I)       Number of connected nets              =      0
[06/15 18:55:32    243s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/15 18:55:32    243s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/15 18:55:32    243s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Read aux data ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Others data preparation ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Create route kernel ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Ndr track 0 does not exist
[06/15 18:55:32    243s] (I)       ---------------------Grid Graph Info--------------------
[06/15 18:55:32    243s] (I)       Routing area        : (0, 0) - (85500, 81760)
[06/15 18:55:32    243s] (I)       Core area           : (10260, 10080) - (75240, 71680)
[06/15 18:55:32    243s] (I)       Site width          :   380  (dbu)
[06/15 18:55:32    243s] (I)       Row height          :  2800  (dbu)
[06/15 18:55:32    243s] (I)       GCell row height    :  2800  (dbu)
[06/15 18:55:32    243s] (I)       GCell width         :  5600  (dbu)
[06/15 18:55:32    243s] (I)       GCell height        :  5600  (dbu)
[06/15 18:55:32    243s] (I)       Grid                :    15    15    10
[06/15 18:55:32    243s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/15 18:55:32    243s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[06/15 18:55:32    243s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[06/15 18:55:32    243s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/15 18:55:32    243s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/15 18:55:32    243s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/15 18:55:32    243s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/15 18:55:32    243s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/15 18:55:32    243s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[06/15 18:55:32    243s] (I)       Total num of tracks :     0   225   292   152   145   152    48    50    25    25
[06/15 18:55:32    243s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/15 18:55:32    243s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/15 18:55:32    243s] (I)       --------------------------------------------------------
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] [NR-eGR] ============ Routing rule table ============
[06/15 18:55:32    243s] [NR-eGR] Rule id: 0  Nets: 550 
[06/15 18:55:32    243s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/15 18:55:32    243s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/15 18:55:32    243s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 18:55:32    243s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 18:55:32    243s] [NR-eGR] ========================================
[06/15 18:55:32    243s] [NR-eGR] 
[06/15 18:55:32    243s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer2 : = 240 / 3375 (7.11%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer3 : = 114 / 4380 (2.60%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer4 : = 204 / 2280 (8.95%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer5 : = 114 / 2175 (5.24%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer6 : = 204 / 2280 (8.95%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer7 : = 122 / 720 (16.94%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer8 : = 96 / 750 (12.80%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer9 : = 155 / 375 (41.33%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer10 : = 117 / 375 (31.20%)
[06/15 18:55:32    243s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Reset routing kernel
[06/15 18:55:32    243s] (I)       Started Initialization ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       numLocalWires=743  numGlobalNetBranches=244  numLocalNetBranches=131
[06/15 18:55:32    243s] (I)       totalPins=1573  totalGlobalPin=1078 (68.53%)
[06/15 18:55:32    243s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Generate topology ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       total 2D Cap : 15874 = (7244 H, 8630 V)
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1a Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1a ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Pattern routing ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/15 18:55:32    243s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Usage: 740 = (355 H, 385 V) = (4.90% H, 4.46% V) = (9.940e+02um H, 1.078e+03um V)
[06/15 18:55:32    243s] (I)       Started Add via demand to 2D ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1b Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1b ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Usage: 740 = (355 H, 385 V) = (4.90% H, 4.46% V) = (9.940e+02um H, 1.078e+03um V)
[06/15 18:55:32    243s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] (I)       Started Export 2D cong map ( Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/15 18:55:32    243s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1147.03 MB )
[06/15 18:55:32    243s] Finished Early Global Route rough congestion estimation: mem = 1147.0M
[06/15 18:55:32    243s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.046, MEM:1147.0M
[06/15 18:55:32    243s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/15 18:55:32    243s] OPERPROF: Starting CDPad at level 1, MEM:1147.0M
[06/15 18:55:32    243s] CDPadU 0.949 -> 0.949. R=0.583, N=535, GS=2.800
[06/15 18:55:32    243s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.005, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Starting npMain at level 1, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:   Starting npPlace at level 2, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.011, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.018, MEM:1147.0M
[06/15 18:55:32    243s] Global placement CDP skipped at cutLevel 7.
[06/15 18:55:32    243s] Iteration  9: Total net bbox = 5.763e+03 (2.94e+03 2.83e+03)
[06/15 18:55:32    243s]               Est.  stn bbox = 6.387e+03 (3.26e+03 3.13e+03)
[06/15 18:55:32    243s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.0M
[06/15 18:55:32    243s] Iteration 10: Total net bbox = 5.763e+03 (2.94e+03 2.83e+03)
[06/15 18:55:32    243s]               Est.  stn bbox = 6.387e+03 (3.26e+03 3.13e+03)
[06/15 18:55:32    243s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1147.0M
[06/15 18:55:32    243s] [adp] clock
[06/15 18:55:32    243s] [adp] weight, nr nets, wire length
[06/15 18:55:32    243s] [adp]      0        0  0.000000
[06/15 18:55:32    243s] [adp] data
[06/15 18:55:32    243s] [adp] weight, nr nets, wire length
[06/15 18:55:32    243s] [adp]      0      583  5762.514000
[06/15 18:55:32    243s] [adp] 0.000000|0.000000|0.000000
[06/15 18:55:32    243s] Iteration 11: Total net bbox = 5.763e+03 (2.94e+03 2.83e+03)
[06/15 18:55:32    243s]               Est.  stn bbox = 6.387e+03 (3.26e+03 3.13e+03)
[06/15 18:55:32    243s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1147.0M
[06/15 18:55:32    243s] *** cost = 5.763e+03 (2.94e+03 2.83e+03) (cpu for global=0:00:02.3) real=0:00:04.0***
[06/15 18:55:32    243s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[06/15 18:55:32    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1147.0M
[06/15 18:55:32    243s] Solver runtime cpu: 0:00:02.2 real: 0:00:02.2
[06/15 18:55:32    243s] Core Placement runtime cpu: 0:00:02.2 real: 0:00:04.0
[06/15 18:55:32    243s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/15 18:55:32    243s] Type 'man IMPSP-9025' for more detail.
[06/15 18:55:32    243s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1147.0M
[06/15 18:55:32    243s] z: 2, totalTracks: 1
[06/15 18:55:32    243s] z: 4, totalTracks: 1
[06/15 18:55:32    243s] z: 6, totalTracks: 1
[06/15 18:55:32    243s] z: 8, totalTracks: 1
[06/15 18:55:32    243s] #spOpts: mergeVia=F 
[06/15 18:55:32    243s] All LLGs are deleted
[06/15 18:55:32    243s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1147.0M
[06/15 18:55:32    243s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 18:55:32    243s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1147.0M
[06/15 18:55:32    243s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.010, MEM:1163.0M
[06/15 18:55:32    243s] Fast DP-INIT is on for default
[06/15 18:55:32    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 18:55:32    243s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:       Starting CMU at level 4, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1163.0M
[06/15 18:55:32    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1163.0MB).
[06/15 18:55:32    243s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.025, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.026, MEM:1163.0M
[06/15 18:55:32    243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6796.1
[06/15 18:55:32    243s] OPERPROF: Starting RefinePlace at level 1, MEM:1163.0M
[06/15 18:55:32    243s] *** Starting refinePlace (0:04:03 mem=1163.0M) ***
[06/15 18:55:32    243s] Total net bbox length = 5.763e+03 (2.937e+03 2.825e+03) (ext = 3.849e+03)
[06/15 18:55:32    243s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 18:55:32    243s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1163.0M
[06/15 18:55:32    243s] Starting refinePlace ...
[06/15 18:55:32    243s] ** Cut row section cpu time 0:00:00.0.
[06/15 18:55:32    243s]    Spread Effort: high, standalone mode, useDDP on.
[06/15 18:55:32    243s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1163.0MB) @(0:04:03 - 0:04:03).
[06/15 18:55:32    243s] Move report: preRPlace moves 535 insts, mean move: 0.31 um, max move: 1.10 um
[06/15 18:55:32    243s] 	Max move on inst (carry_net/p2_6/U2): (13.26, 11.28) --> (12.92, 12.04)
[06/15 18:55:32    243s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[06/15 18:55:32    243s] wireLenOptFixPriorityInst 0 inst fixed
[06/15 18:55:32    243s] Placement tweakage begins.
[06/15 18:55:32    243s] wire length = 2.138e+03
[06/15 18:55:32    243s] wire length = 1.948e+03
[06/15 18:55:32    243s] Placement tweakage ends.
[06/15 18:55:32    243s] Move report: tweak moves 116 insts, mean move: 1.63 um, max move: 5.34 um
[06/15 18:55:32    243s] 	Max move on inst (sum_gen/cs_7/mux0/UND3_2/U1): (36.86, 10.64) --> (35.72, 6.44)
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/15 18:55:32    243s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 18:55:32    243s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1163.0MB) @(0:04:03 - 0:04:03).
[06/15 18:55:32    243s] Move report: Detail placement moves 535 insts, mean move: 0.63 um, max move: 4.97 um
[06/15 18:55:32    243s] 	Max move on inst (carry_net/pgn/U29): (32.10, 24.55) --> (30.02, 27.44)
[06/15 18:55:32    243s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1163.0MB
[06/15 18:55:32    243s] Statistics of distance of Instance movement in refine placement:
[06/15 18:55:32    243s]   maximum (X+Y) =         4.97 um
[06/15 18:55:32    243s]   inst (carry_net/pgn/U29) with max move: (32.1005, 24.547) -> (30.02, 27.44)
[06/15 18:55:32    243s]   mean    (X+Y) =         0.63 um
[06/15 18:55:32    243s] Summary Report:
[06/15 18:55:32    243s] Instances move: 535 (out of 535 movable)
[06/15 18:55:32    243s] Instances flipped: 0
[06/15 18:55:32    243s] Mean displacement: 0.63 um
[06/15 18:55:32    243s] Max displacement: 4.97 um (Instance: carry_net/pgn/U29) (32.1005, 24.547) -> (30.02, 27.44)
[06/15 18:55:32    243s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[06/15 18:55:32    243s] Total instances moved : 535
[06/15 18:55:32    243s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.144, MEM:1163.0M
[06/15 18:55:32    243s] Total net bbox length = 5.640e+03 (2.785e+03 2.855e+03) (ext = 3.848e+03)
[06/15 18:55:32    243s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1163.0MB
[06/15 18:55:32    243s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1163.0MB) @(0:04:03 - 0:04:03).
[06/15 18:55:32    243s] *** Finished refinePlace (0:04:03 mem=1163.0M) ***
[06/15 18:55:32    243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6796.1
[06/15 18:55:32    243s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.152, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1163.0M
[06/15 18:55:32    243s] All LLGs are deleted
[06/15 18:55:32    243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1163.0M
[06/15 18:55:32    243s] *** End of Placement (cpu=0:00:04.0, real=0:00:05.0, mem=1163.0M) ***
[06/15 18:55:32    243s] z: 2, totalTracks: 1
[06/15 18:55:32    243s] z: 4, totalTracks: 1
[06/15 18:55:32    243s] z: 6, totalTracks: 1
[06/15 18:55:32    243s] z: 8, totalTracks: 1
[06/15 18:55:32    243s] #spOpts: mergeVia=F 
[06/15 18:55:32    243s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1163.0M
[06/15 18:55:32    243s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 18:55:32    243s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1163.0M
[06/15 18:55:32    243s] Fast DP-INIT is on for default
[06/15 18:55:32    243s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 18:55:32    243s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.019, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1163.0M
[06/15 18:55:32    243s] default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
[06/15 18:55:32    243s] Density distribution unevenness ratio = 0.074%
[06/15 18:55:32    243s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1163.0M
[06/15 18:55:32    243s] All LLGs are deleted
[06/15 18:55:32    243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1163.0M
[06/15 18:55:32    243s] *** Free Virtual Timing Model ...(mem=1163.0M)
[06/15 18:55:32    243s] **INFO: Enable pre-place timing setting for timing analysis
[06/15 18:55:32    243s] Set Using Default Delay Limit as 101.
[06/15 18:55:32    243s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/15 18:55:32    243s] Set Default Net Delay as 0 ps.
[06/15 18:55:32    243s] Set Default Net Load as 0 pF. 
[06/15 18:55:32    243s] **INFO: Analyzing IO path groups for slack adjustment
[06/15 18:55:32    243s] **INFO: Disable pre-place timing setting for timing analysis
[06/15 18:55:32    243s] Set Using Default Delay Limit as 1000.
[06/15 18:55:32    243s] Set Default Net Delay as 1000 ps.
[06/15 18:55:32    243s] Set Default Net Load as 0.5 pF. 
[06/15 18:55:32    243s] Info: Disable timing driven in postCTS congRepair.
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] Starting congRepair ...
[06/15 18:55:32    243s] User Input Parameters:
[06/15 18:55:32    243s] - Congestion Driven    : On
[06/15 18:55:32    243s] - Timing Driven        : Off
[06/15 18:55:32    243s] - Area-Violation Based : On
[06/15 18:55:32    243s] - Start Rollback Level : -5
[06/15 18:55:32    243s] - Legalized            : On
[06/15 18:55:32    243s] - Window Based         : Off
[06/15 18:55:32    243s] - eDen incr mode       : Off
[06/15 18:55:32    243s] - Small incr mode      : Off
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1163.0M
[06/15 18:55:32    243s] Starting Early Global Route congestion estimation: mem = 1163.0M
[06/15 18:55:32    243s] (I)       Started Import and model ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Create place DB ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Import place data ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read instances and placement ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read nets ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Create route DB ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       == Non-default Options ==
[06/15 18:55:32    243s] (I)       Maximum routing layer                              : 10
[06/15 18:55:32    243s] (I)       Number of threads                                  : 1
[06/15 18:55:32    243s] (I)       Use non-blocking free Dbs wires                    : false
[06/15 18:55:32    243s] (I)       Method to set GCell size                           : row
[06/15 18:55:32    243s] (I)       Counted 505 PG shapes. We will not process PG shapes layer by layer.
[06/15 18:55:32    243s] (I)       Started Import route data ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Use row-based GCell size
[06/15 18:55:32    243s] (I)       Use row-based GCell align
[06/15 18:55:32    243s] (I)       GCell unit size   : 2800
[06/15 18:55:32    243s] (I)       GCell multiplier  : 1
[06/15 18:55:32    243s] (I)       GCell row height  : 2800
[06/15 18:55:32    243s] (I)       Actual row height : 2800
[06/15 18:55:32    243s] (I)       GCell align ref   : 10260 10080
[06/15 18:55:32    243s] [NR-eGR] Track table information for default rule: 
[06/15 18:55:32    243s] [NR-eGR] metal1 has no routable track
[06/15 18:55:32    243s] [NR-eGR] metal2 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal3 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal4 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal5 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal6 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal7 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal8 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal9 has single uniform track structure
[06/15 18:55:32    243s] [NR-eGR] metal10 has single uniform track structure
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)       == Report All Rule Vias ==
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)        Via Rule : (Default)
[06/15 18:55:32    243s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/15 18:55:32    243s] (I)       ---------------------------------------------------------------------------
[06/15 18:55:32    243s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/15 18:55:32    243s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/15 18:55:32    243s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/15 18:55:32    243s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/15 18:55:32    243s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/15 18:55:32    243s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/15 18:55:32    243s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/15 18:55:32    243s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/15 18:55:32    243s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/15 18:55:32    243s] (I)       ===========================================================================
[06/15 18:55:32    243s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read routing blockages ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read instance blockages ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read PG blockages ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Read 816 PG shapes
[06/15 18:55:32    243s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read boundary cut boxes ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] #Routing Blockages  : 0
[06/15 18:55:32    243s] [NR-eGR] #Instance Blockages : 0
[06/15 18:55:32    243s] [NR-eGR] #PG Blockages       : 816
[06/15 18:55:32    243s] [NR-eGR] #Halo Blockages     : 0
[06/15 18:55:32    243s] [NR-eGR] #Boundary Blockages : 0
[06/15 18:55:32    243s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read blackboxes ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/15 18:55:32    243s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read prerouted ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/15 18:55:32    243s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read unlegalized nets ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read nets ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Read numTotalNets=550  numIgnoredNets=0
[06/15 18:55:32    243s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Set up via pillars ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       early_global_route_priority property id does not exist.
[06/15 18:55:32    243s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Model blockages into capacity
[06/15 18:55:32    243s] (I)       Read Num Blocks=816  Num Prerouted Wires=0  Num CS=0
[06/15 18:55:32    243s] (I)       Started Initialize 3D capacity ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 2 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 3 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 4 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 5 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 6 (H) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 7 (V) : #blockages 92 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 8 (H) : #blockages 108 : #preroutes 0
[06/15 18:55:32    243s] (I)       Layer 9 (V) : #blockages 64 : #preroutes 0
[06/15 18:55:32    243s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       -- layer congestion ratio --
[06/15 18:55:32    243s] (I)       Layer 1 : 0.100000
[06/15 18:55:32    243s] (I)       Layer 2 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 3 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 4 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 5 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 6 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 7 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 8 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 9 : 0.700000
[06/15 18:55:32    243s] (I)       Layer 10 : 0.700000
[06/15 18:55:32    243s] (I)       ----------------------------
[06/15 18:55:32    243s] (I)       Number of ignored nets                =      0
[06/15 18:55:32    243s] (I)       Number of connected nets              =      0
[06/15 18:55:32    243s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/15 18:55:32    243s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/15 18:55:32    243s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/15 18:55:32    243s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Read aux data ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Others data preparation ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Create route kernel ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Ndr track 0 does not exist
[06/15 18:55:32    243s] (I)       ---------------------Grid Graph Info--------------------
[06/15 18:55:32    243s] (I)       Routing area        : (0, 0) - (85500, 81760)
[06/15 18:55:32    243s] (I)       Core area           : (10260, 10080) - (75240, 71680)
[06/15 18:55:32    243s] (I)       Site width          :   380  (dbu)
[06/15 18:55:32    243s] (I)       Row height          :  2800  (dbu)
[06/15 18:55:32    243s] (I)       GCell row height    :  2800  (dbu)
[06/15 18:55:32    243s] (I)       GCell width         :  2800  (dbu)
[06/15 18:55:32    243s] (I)       GCell height        :  2800  (dbu)
[06/15 18:55:32    243s] (I)       Grid                :    30    29    10
[06/15 18:55:32    243s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/15 18:55:32    243s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/15 18:55:32    243s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/15 18:55:32    243s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/15 18:55:32    243s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/15 18:55:32    243s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/15 18:55:32    243s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/15 18:55:32    243s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/15 18:55:32    243s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/15 18:55:32    243s] (I)       Total num of tracks :     0   225   292   152   145   152    48    50    25    25
[06/15 18:55:32    243s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/15 18:55:32    243s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/15 18:55:32    243s] (I)       --------------------------------------------------------
[06/15 18:55:32    243s] 
[06/15 18:55:32    243s] [NR-eGR] ============ Routing rule table ============
[06/15 18:55:32    243s] [NR-eGR] Rule id: 0  Nets: 550 
[06/15 18:55:32    243s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/15 18:55:32    243s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/15 18:55:32    243s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 18:55:32    243s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 18:55:32    243s] [NR-eGR] ========================================
[06/15 18:55:32    243s] [NR-eGR] 
[06/15 18:55:32    243s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer2 : = 460 / 6525 (7.05%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer3 : = 114 / 8760 (1.30%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer4 : = 390 / 4408 (8.85%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer5 : = 114 / 4350 (2.62%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer6 : = 390 / 4408 (8.85%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer7 : = 192 / 1440 (13.33%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer8 : = 186 / 1450 (12.83%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer9 : = 290 / 750 (38.67%)
[06/15 18:55:32    243s] (I)       blocked tracks on layer10 : = 229 / 725 (31.59%)
[06/15 18:55:32    243s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Reset routing kernel
[06/15 18:55:32    243s] (I)       Started Global Routing ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Initialization ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       totalPins=1573  totalGlobalPin=1438 (91.42%)
[06/15 18:55:32    243s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Net group 1 ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Generate topology ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       total 2D Cap : 31231 = (14612 H, 16619 V)
[06/15 18:55:32    243s] [NR-eGR] Layer group 1: route 550 net(s) in layer range [2, 10]
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1a Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1a ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Pattern routing ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Usage: 1303 = (588 H, 715 V) = (4.02% H, 4.30% V) = (8.232e+02um H, 1.001e+03um V)
[06/15 18:55:32    243s] (I)       Started Add via demand to 2D ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1b Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1b ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Usage: 1303 = (588 H, 715 V) = (4.02% H, 4.30% V) = (8.232e+02um H, 1.001e+03um V)
[06/15 18:55:32    243s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.824200e+03um
[06/15 18:55:32    243s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1c Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1c ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Usage: 1303 = (588 H, 715 V) = (4.02% H, 4.30% V) = (8.232e+02um H, 1.001e+03um V)
[06/15 18:55:32    243s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1d Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1d ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Usage: 1303 = (588 H, 715 V) = (4.02% H, 4.30% V) = (8.232e+02um H, 1.001e+03um V)
[06/15 18:55:32    243s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1e Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1e ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Route legalization ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Usage: 1303 = (588 H, 715 V) = (4.02% H, 4.30% V) = (8.232e+02um H, 1.001e+03um V)
[06/15 18:55:32    243s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.824200e+03um
[06/15 18:55:32    243s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] (I)       ============  Phase 1l Route ============
[06/15 18:55:32    243s] (I)       Started Phase 1l ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Layer assignment (1T) ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Clean cong LA ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/15 18:55:32    243s] (I)       Layer  2:       6162      1151         0           0        6189    ( 0.00%) 
[06/15 18:55:32    243s] (I)       Layer  3:       8369       691         0           0        8410    ( 0.00%) 
[06/15 18:55:32    243s] (I)       Layer  4:       4127       166         0           0        4200    ( 0.00%) 
[06/15 18:55:32    243s] (I)       Layer  5:       4106         0         0           0        4205    ( 0.00%) 
[06/15 18:55:32    243s] (I)       Layer  6:       4096         0         0           0        4200    ( 0.00%) 
[06/15 18:55:32    243s] (I)       Layer  7:       1269         0         0          50        1351    ( 3.57%) 
[06/15 18:55:32    243s] (I)       Layer  8:       1214         0         0         153        1246    (10.94%) 
[06/15 18:55:32    243s] (I)       Layer  9:        464         0         0         317         418    (43.13%) 
[06/15 18:55:32    243s] (I)       Layer 10:        480         0         0         298         401    (42.63%) 
[06/15 18:55:32    243s] (I)       Total:         30287      2008         0         818       30620    ( 2.60%) 
[06/15 18:55:32    243s] (I)       
[06/15 18:55:32    243s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/15 18:55:32    243s] [NR-eGR]                        OverCon            
[06/15 18:55:32    243s] [NR-eGR]                         #Gcell     %Gcell
[06/15 18:55:32    243s] [NR-eGR]       Layer                (0)    OverCon 
[06/15 18:55:32    243s] [NR-eGR] ----------------------------------------------
[06/15 18:55:32    243s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR] ----------------------------------------------
[06/15 18:55:32    243s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/15 18:55:32    243s] [NR-eGR] 
[06/15 18:55:32    243s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Export 3D cong map ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       total 2D Cap : 31412 = (14712 H, 16700 V)
[06/15 18:55:32    243s] (I)       Started Export 2D cong map ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/15 18:55:32    243s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/15 18:55:32    243s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.048, MEM:1163.0M
[06/15 18:55:32    243s] OPERPROF: Starting HotSpotCal at level 1, MEM:1163.0M
[06/15 18:55:32    243s] [hotspot] +------------+---------------+---------------+
[06/15 18:55:32    243s] [hotspot] |            |   max hotspot | total hotspot |
[06/15 18:55:32    243s] [hotspot] +------------+---------------+---------------+
[06/15 18:55:32    243s] [hotspot] | normalized |          0.00 |          0.00 |
[06/15 18:55:32    243s] [hotspot] +------------+---------------+---------------+
[06/15 18:55:32    243s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/15 18:55:32    243s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/15 18:55:32    243s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1163.0M
[06/15 18:55:32    243s] Skipped repairing congestion.
[06/15 18:55:32    243s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1163.0M
[06/15 18:55:32    243s] Starting Early Global Route wiring: mem = 1163.0M
[06/15 18:55:32    243s] (I)       Started Free existing wires ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       ============= Track Assignment ============
[06/15 18:55:32    243s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Track Assignment (1T) ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/15 18:55:32    243s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Run Multi-thread track assignment
[06/15 18:55:32    243s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Export ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Started Export DB wires ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Started Export all nets ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Started Set wire vias ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] [NR-eGR] --------------------------------------------------------------------------
[06/15 18:55:32    243s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1573
[06/15 18:55:32    243s] [NR-eGR] metal2  (2V) length: 1.007505e+03um, number of vias: 1890
[06/15 18:55:32    243s] [NR-eGR] metal3  (3H) length: 8.753900e+02um, number of vias: 276
[06/15 18:55:32    243s] [NR-eGR] metal4  (4V) length: 2.153000e+02um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/15 18:55:32    243s] [NR-eGR] Total length: 2.098195e+03um, number of vias: 3739
[06/15 18:55:32    243s] [NR-eGR] --------------------------------------------------------------------------
[06/15 18:55:32    243s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/15 18:55:32    243s] [NR-eGR] --------------------------------------------------------------------------
[06/15 18:55:32    243s] (I)       Started Update net boxes ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Update timing ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Started Postprocess design ( Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.04 MB )
[06/15 18:55:32    243s] Early Global Route wiring runtime: 0.03 seconds, mem = 1163.0M
[06/15 18:55:32    243s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.033, MEM:1163.0M
[06/15 18:55:32    243s] Tdgp not successfully inited but do clear! skip clearing
[06/15 18:55:32    243s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[06/15 18:55:32    243s] *** Finishing placeDesign default flow ***
[06/15 18:55:32    243s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 1163.0M **
[06/15 18:55:32    243s] Tdgp not successfully inited but do clear! skip clearing
[06/15 18:55:32    243s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/15 19:01:40    323s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/15 19:01:40    323s] <CMD> setPinAssignMode -pinEditInBatch true
[06/15 19:01:40    323s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{S[0]} {S[1]} {S[2]} {S[3]} {S[4]} {S[5]} {S[6]} {S[7]} {S[8]} {S[9]} {S[10]} {S[11]} {S[12]} {S[13]} {S[14]} {S[15]} {S[16]} {S[17]} {S[18]} {S[19]} {S[20]} {S[21]} {S[22]} {S[23]} {S[24]} {S[25]} {S[26]} {S[27]} {S[28]} {S[29]} {S[30]} {S[31]}}
[06/15 19:01:40    323s] Successfully spread [32] pins.
[06/15 19:01:40    323s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1167.6M).
[06/15 19:01:40    323s] <CMD> setPinAssignMode -pinEditInBatch false
[06/15 19:02:45    337s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/15 19:02:45    337s] <CMD> optDesign -postCTS
[06/15 19:02:45    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 954.0M, totSessionCpu=0:05:38 **
[06/15 19:02:45    337s] **WARN: (IMPOPT-576):	66 nets have unplaced terms. 
[06/15 19:02:45    337s] Type 'man IMPOPT-576' for more detail.
[06/15 19:02:45    337s] **INFO: User settings:
[06/15 19:02:45    337s] setExtractRCMode -engine                    preRoute
[06/15 19:02:45    337s] setDelayCalMode -engine                     aae
[06/15 19:02:45    337s] setDelayCalMode -ignoreNetLoad              false
[06/15 19:02:45    337s] setOptMode -fixCap                          true
[06/15 19:02:45    337s] setOptMode -fixFanoutLoad                   false
[06/15 19:02:45    337s] setOptMode -fixTran                         true
[06/15 19:02:45    337s] setPlaceMode -place_design_floorplan_mode   false
[06/15 19:02:45    337s] setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
[06/15 19:02:45    337s] setAnalysisMode -analysisType               single
[06/15 19:02:45    337s] setAnalysisMode -clkSrcPath                 true
[06/15 19:02:45    337s] setAnalysisMode -clockPropagation           sdcControl
[06/15 19:02:45    337s] setAnalysisMode -virtualIPO                 false
[06/15 19:02:45    337s] 
[06/15 19:02:45    337s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/15 19:02:45    337s] Need call spDPlaceInit before registerPrioInstLoc.
[06/15 19:02:45    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:45    337s] GigaOpt running with 1 threads.
[06/15 19:02:45    337s] Info: 1 threads available for lower-level modules during optimization.
[06/15 19:02:45    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:1163.6M
[06/15 19:02:45    337s] z: 2, totalTracks: 1
[06/15 19:02:45    337s] z: 4, totalTracks: 1
[06/15 19:02:45    337s] z: 6, totalTracks: 1
[06/15 19:02:45    337s] z: 8, totalTracks: 1
[06/15 19:02:45    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1163.6M
[06/15 19:02:45    337s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:02:45    337s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1163.6M
[06/15 19:02:45    337s] Fast DP-INIT is on for default
[06/15 19:02:45    337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:02:45    337s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF:     Starting CMU at level 3, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1163.6M
[06/15 19:02:45    337s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1163.6MB).
[06/15 19:02:45    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1163.6M
[06/15 19:02:45    337s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1163.6M
[06/15 19:02:45    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:02:45    337s] Summary for sequential cells identification: 
[06/15 19:02:45    337s]   Identified SBFF number: 16
[06/15 19:02:45    337s]   Identified MBFF number: 0
[06/15 19:02:45    337s]   Identified SB Latch number: 0
[06/15 19:02:45    337s]   Identified MB Latch number: 0
[06/15 19:02:45    337s]   Not identified SBFF number: 0
[06/15 19:02:45    337s]   Not identified MBFF number: 0
[06/15 19:02:45    337s]   Not identified SB Latch number: 0
[06/15 19:02:45    337s]   Not identified MB Latch number: 0
[06/15 19:02:45    337s]   Number of sequential cells which are not FFs: 13
[06/15 19:02:45    337s]  Visiting view : default
[06/15 19:02:45    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:02:45    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:02:45    337s]  Visiting view : default
[06/15 19:02:45    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:02:45    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:02:45    337s]  Setting StdDelay to 10.10
[06/15 19:02:45    337s] Creating Cell Server, finished. 
[06/15 19:02:45    337s] 
[06/15 19:02:45    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:45    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:45    337s] LayerId::1 widthSet size::4
[06/15 19:02:45    337s] LayerId::2 widthSet size::4
[06/15 19:02:45    337s] LayerId::3 widthSet size::4
[06/15 19:02:45    337s] LayerId::4 widthSet size::4
[06/15 19:02:45    337s] LayerId::5 widthSet size::4
[06/15 19:02:45    337s] LayerId::6 widthSet size::4
[06/15 19:02:45    337s] LayerId::7 widthSet size::4
[06/15 19:02:45    337s] LayerId::8 widthSet size::4
[06/15 19:02:45    337s] LayerId::9 widthSet size::4
[06/15 19:02:45    337s] LayerId::10 widthSet size::3
[06/15 19:02:45    337s] Updating RC grid for preRoute extraction ...
[06/15 19:02:45    337s] Initializing multi-corner capacitance tables ... 
[06/15 19:02:45    337s] Initializing multi-corner resistance tables ...
[06/15 19:02:45    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:45    337s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:45    337s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.102612 ; aWlH: 0.000000 ; Pmax: 0.818300 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:02:45    337s] 
[06/15 19:02:45    337s] Creating Lib Analyzer ...
[06/15 19:02:45    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:45    337s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:02:45    337s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:02:45    337s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:02:45    337s] 
[06/15 19:02:45    337s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:46    338s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=1169.6M
[06/15 19:02:46    338s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=1169.6M
[06/15 19:02:46    338s] Creating Lib Analyzer, finished. 
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (IMPOPT-665):	A[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:02:46    338s] Type 'man IMPOPT-665' for more detail.
[06/15 19:02:46    338s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/15 19:02:46    338s] To increase the message display limit, refer to the product command reference manual.
[06/15 19:02:46    338s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/15 19:02:46    338s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/15 19:02:46    338s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 960.0M, totSessionCpu=0:05:39 **
[06/15 19:02:46    338s] *** optDesign -postCTS ***
[06/15 19:02:46    338s] DRC Margin: user margin 0.0; extra margin 0.2
[06/15 19:02:46    338s] Hold Target Slack: user slack 0
[06/15 19:02:46    338s] Setup Target Slack: user slack 0; extra slack 0.0
[06/15 19:02:46    338s] setUsefulSkewMode -ecoRoute false
[06/15 19:02:46    338s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/15 19:02:46    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1169.6M
[06/15 19:02:46    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1169.6M
[06/15 19:02:46    338s] Multi-VT timing optimization disabled based on library information.
[06/15 19:02:46    338s] Deleting Cell Server ...
[06/15 19:02:46    338s] Deleting Lib Analyzer.
[06/15 19:02:46    338s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:02:46    338s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:02:46    338s] Summary for sequential cells identification: 
[06/15 19:02:46    338s]   Identified SBFF number: 16
[06/15 19:02:46    338s]   Identified MBFF number: 0
[06/15 19:02:46    338s]   Identified SB Latch number: 0
[06/15 19:02:46    338s]   Identified MB Latch number: 0
[06/15 19:02:46    338s]   Not identified SBFF number: 0
[06/15 19:02:46    338s]   Not identified MBFF number: 0
[06/15 19:02:46    338s]   Not identified SB Latch number: 0
[06/15 19:02:46    338s]   Not identified MB Latch number: 0
[06/15 19:02:46    338s]   Number of sequential cells which are not FFs: 13
[06/15 19:02:46    338s]  Visiting view : default
[06/15 19:02:46    338s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:02:46    338s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:02:46    338s]  Visiting view : default
[06/15 19:02:46    338s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:02:46    338s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:02:46    338s]  Setting StdDelay to 10.10
[06/15 19:02:46    338s] Creating Cell Server, finished. 
[06/15 19:02:46    338s] 
[06/15 19:02:46    338s] Deleting Cell Server ...
[06/15 19:02:46    338s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:46    338s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1169.6M
[06/15 19:02:46    338s] All LLGs are deleted
[06/15 19:02:46    338s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1169.6M
[06/15 19:02:46    338s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1169.6M
[06/15 19:02:46    338s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1169.6M
[06/15 19:02:46    338s] Start to check current routing status for nets...
[06/15 19:02:46    338s] Net S[0] is not routed.
[06/15 19:02:46    338s] All nets will be re-routed.
[06/15 19:02:46    338s] End to check current routing status for nets (mem=1169.6M)
[06/15 19:02:46    338s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:46    338s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=1169.6M
[06/15 19:02:46    338s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:47    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=1169.6M
[06/15 19:02:47    339s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Import and model ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Create place DB ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Import place data ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read instances and placement ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read nets ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Create route DB ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       == Non-default Options ==
[06/15 19:02:47    339s] (I)       Maximum routing layer                              : 10
[06/15 19:02:47    339s] (I)       Number of threads                                  : 1
[06/15 19:02:47    339s] (I)       Method to set GCell size                           : row
[06/15 19:02:47    339s] (I)       Counted 505 PG shapes. We will not process PG shapes layer by layer.
[06/15 19:02:47    339s] (I)       Started Import route data ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Use row-based GCell size
[06/15 19:02:47    339s] (I)       Use row-based GCell align
[06/15 19:02:47    339s] (I)       GCell unit size   : 2800
[06/15 19:02:47    339s] (I)       GCell multiplier  : 1
[06/15 19:02:47    339s] (I)       GCell row height  : 2800
[06/15 19:02:47    339s] (I)       Actual row height : 2800
[06/15 19:02:47    339s] (I)       GCell align ref   : 10260 10080
[06/15 19:02:47    339s] [NR-eGR] Track table information for default rule: 
[06/15 19:02:47    339s] [NR-eGR] metal1 has no routable track
[06/15 19:02:47    339s] [NR-eGR] metal2 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal3 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal4 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal5 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal6 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal7 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal8 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal9 has single uniform track structure
[06/15 19:02:47    339s] [NR-eGR] metal10 has single uniform track structure
[06/15 19:02:47    339s] (I)       ===========================================================================
[06/15 19:02:47    339s] (I)       == Report All Rule Vias ==
[06/15 19:02:47    339s] (I)       ===========================================================================
[06/15 19:02:47    339s] (I)        Via Rule : (Default)
[06/15 19:02:47    339s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/15 19:02:47    339s] (I)       ---------------------------------------------------------------------------
[06/15 19:02:47    339s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/15 19:02:47    339s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/15 19:02:47    339s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/15 19:02:47    339s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/15 19:02:47    339s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/15 19:02:47    339s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/15 19:02:47    339s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/15 19:02:47    339s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/15 19:02:47    339s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/15 19:02:47    339s] (I)       ===========================================================================
[06/15 19:02:47    339s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read routing blockages ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read instance blockages ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read PG blockages ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Read 816 PG shapes
[06/15 19:02:47    339s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read boundary cut boxes ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] #Routing Blockages  : 0
[06/15 19:02:47    339s] [NR-eGR] #Instance Blockages : 0
[06/15 19:02:47    339s] [NR-eGR] #PG Blockages       : 816
[06/15 19:02:47    339s] [NR-eGR] #Halo Blockages     : 0
[06/15 19:02:47    339s] [NR-eGR] #Boundary Blockages : 0
[06/15 19:02:47    339s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read blackboxes ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/15 19:02:47    339s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read prerouted ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/15 19:02:47    339s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read unlegalized nets ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read nets ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Read numTotalNets=582  numIgnoredNets=0
[06/15 19:02:47    339s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Set up via pillars ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       early_global_route_priority property id does not exist.
[06/15 19:02:47    339s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Model blockages into capacity
[06/15 19:02:47    339s] (I)       Read Num Blocks=816  Num Prerouted Wires=0  Num CS=0
[06/15 19:02:47    339s] (I)       Started Initialize 3D capacity ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 2 (H) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 3 (V) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 4 (H) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 5 (V) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 6 (H) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 7 (V) : #blockages 92 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 8 (H) : #blockages 108 : #preroutes 0
[06/15 19:02:47    339s] (I)       Layer 9 (V) : #blockages 64 : #preroutes 0
[06/15 19:02:47    339s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       -- layer congestion ratio --
[06/15 19:02:47    339s] (I)       Layer 1 : 0.100000
[06/15 19:02:47    339s] (I)       Layer 2 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 3 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 4 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 5 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 6 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 7 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 8 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 9 : 0.700000
[06/15 19:02:47    339s] (I)       Layer 10 : 0.700000
[06/15 19:02:47    339s] (I)       ----------------------------
[06/15 19:02:47    339s] (I)       Number of ignored nets                =      0
[06/15 19:02:47    339s] (I)       Number of connected nets              =      0
[06/15 19:02:47    339s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/15 19:02:47    339s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/15 19:02:47    339s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/15 19:02:47    339s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Read aux data ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Others data preparation ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Create route kernel ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Ndr track 0 does not exist
[06/15 19:02:47    339s] (I)       ---------------------Grid Graph Info--------------------
[06/15 19:02:47    339s] (I)       Routing area        : (0, 0) - (85500, 81760)
[06/15 19:02:47    339s] (I)       Core area           : (10260, 10080) - (75240, 71680)
[06/15 19:02:47    339s] (I)       Site width          :   380  (dbu)
[06/15 19:02:47    339s] (I)       Row height          :  2800  (dbu)
[06/15 19:02:47    339s] (I)       GCell row height    :  2800  (dbu)
[06/15 19:02:47    339s] (I)       GCell width         :  2800  (dbu)
[06/15 19:02:47    339s] (I)       GCell height        :  2800  (dbu)
[06/15 19:02:47    339s] (I)       Grid                :    30    29    10
[06/15 19:02:47    339s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/15 19:02:47    339s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/15 19:02:47    339s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/15 19:02:47    339s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/15 19:02:47    339s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/15 19:02:47    339s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/15 19:02:47    339s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/15 19:02:47    339s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/15 19:02:47    339s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/15 19:02:47    339s] (I)       Total num of tracks :     0   225   292   152   145   152    48    50    25    25
[06/15 19:02:47    339s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/15 19:02:47    339s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/15 19:02:47    339s] (I)       --------------------------------------------------------
[06/15 19:02:47    339s] 
[06/15 19:02:47    339s] [NR-eGR] ============ Routing rule table ============
[06/15 19:02:47    339s] [NR-eGR] Rule id: 0  Nets: 582 
[06/15 19:02:47    339s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/15 19:02:47    339s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/15 19:02:47    339s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 19:02:47    339s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 19:02:47    339s] [NR-eGR] ========================================
[06/15 19:02:47    339s] [NR-eGR] 
[06/15 19:02:47    339s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer2 : = 460 / 6525 (7.05%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer3 : = 114 / 8760 (1.30%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer4 : = 390 / 4408 (8.85%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer5 : = 114 / 4350 (2.62%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer6 : = 390 / 4408 (8.85%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer7 : = 192 / 1440 (13.33%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer8 : = 186 / 1450 (12.83%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer9 : = 290 / 750 (38.67%)
[06/15 19:02:47    339s] (I)       blocked tracks on layer10 : = 229 / 725 (31.59%)
[06/15 19:02:47    339s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Reset routing kernel
[06/15 19:02:47    339s] (I)       Started Global Routing ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Initialization ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       totalPins=1637  totalGlobalPin=1502 (91.75%)
[06/15 19:02:47    339s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Net group 1 ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Generate topology ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       total 2D Cap : 31231 = (14612 H, 16619 V)
[06/15 19:02:47    339s] [NR-eGR] Layer group 1: route 582 net(s) in layer range [2, 10]
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1a Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1a ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Pattern routing ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Usage: 2120 = (934 H, 1186 V) = (6.39% H, 7.14% V) = (1.308e+03um H, 1.660e+03um V)
[06/15 19:02:47    339s] (I)       Started Add via demand to 2D ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1b Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1b ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Usage: 2120 = (934 H, 1186 V) = (6.39% H, 7.14% V) = (1.308e+03um H, 1.660e+03um V)
[06/15 19:02:47    339s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.968000e+03um
[06/15 19:02:47    339s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1c Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1c ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Usage: 2120 = (934 H, 1186 V) = (6.39% H, 7.14% V) = (1.308e+03um H, 1.660e+03um V)
[06/15 19:02:47    339s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1d Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1d ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Usage: 2120 = (934 H, 1186 V) = (6.39% H, 7.14% V) = (1.308e+03um H, 1.660e+03um V)
[06/15 19:02:47    339s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1e Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1e ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Route legalization ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Usage: 2120 = (934 H, 1186 V) = (6.39% H, 7.14% V) = (1.308e+03um H, 1.660e+03um V)
[06/15 19:02:47    339s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.968000e+03um
[06/15 19:02:47    339s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] (I)       ============  Phase 1l Route ============
[06/15 19:02:47    339s] (I)       Started Phase 1l ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Layer assignment (1T) ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Clean cong LA ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/15 19:02:47    339s] (I)       Layer  2:       6162      1177         0           0        6189    ( 0.00%) 
[06/15 19:02:47    339s] (I)       Layer  3:       8369      1064         0           0        8410    ( 0.00%) 
[06/15 19:02:47    339s] (I)       Layer  4:       4127       637         0           0        4200    ( 0.00%) 
[06/15 19:02:47    339s] (I)       Layer  5:       4106         0         0           0        4205    ( 0.00%) 
[06/15 19:02:47    339s] (I)       Layer  6:       4096         0         0           0        4200    ( 0.00%) 
[06/15 19:02:47    339s] (I)       Layer  7:       1269         0         0          50        1351    ( 3.57%) 
[06/15 19:02:47    339s] (I)       Layer  8:       1214         0         0         153        1246    (10.94%) 
[06/15 19:02:47    339s] (I)       Layer  9:        464         0         0         317         418    (43.13%) 
[06/15 19:02:47    339s] (I)       Layer 10:        480         0         0         298         401    (42.63%) 
[06/15 19:02:47    339s] (I)       Total:         30287      2878         0         818       30620    ( 2.60%) 
[06/15 19:02:47    339s] (I)       
[06/15 19:02:47    339s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/15 19:02:47    339s] [NR-eGR]                        OverCon            
[06/15 19:02:47    339s] [NR-eGR]                         #Gcell     %Gcell
[06/15 19:02:47    339s] [NR-eGR]       Layer                (0)    OverCon 
[06/15 19:02:47    339s] [NR-eGR] ----------------------------------------------
[06/15 19:02:47    339s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR] ----------------------------------------------
[06/15 19:02:47    339s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/15 19:02:47    339s] [NR-eGR] 
[06/15 19:02:47    339s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Export 3D cong map ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       total 2D Cap : 31412 = (14712 H, 16700 V)
[06/15 19:02:47    339s] (I)       Started Export 2D cong map ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/15 19:02:47    339s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/15 19:02:47    339s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Free existing wires ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       ============= Track Assignment ============
[06/15 19:02:47    339s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Track Assignment (1T) ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/15 19:02:47    339s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Run Multi-thread track assignment
[06/15 19:02:47    339s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Export ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Started Export DB wires ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Started Export all nets ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Started Set wire vias ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:02:47    339s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1637
[06/15 19:02:47    339s] [NR-eGR] metal2  (2V) length: 1.023505e+03um, number of vias: 1957
[06/15 19:02:47    339s] [NR-eGR] metal3  (3H) length: 1.376240e+03um, number of vias: 340
[06/15 19:02:47    339s] [NR-eGR] metal4  (4V) length: 8.796700e+02um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/15 19:02:47    339s] [NR-eGR] Total length: 3.279415e+03um, number of vias: 3934
[06/15 19:02:47    339s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:02:47    339s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/15 19:02:47    339s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:02:47    339s] (I)       Started Update net boxes ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Update timing ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Started Postprocess design ( Curr Mem: 1169.64 MB )
[06/15 19:02:47    339s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1165.64 MB )
[06/15 19:02:47    339s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1165.64 MB )
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] Extraction called for design 'P4_ADDER' of instances=535 and nets=618 using extraction engine 'preRoute' .
[06/15 19:02:47    339s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:02:47    339s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:02:47    339s] PreRoute RC Extraction called for design P4_ADDER.
[06/15 19:02:47    339s] RC Extraction called in multi-corner(1) mode.
[06/15 19:02:47    339s] RCMode: PreRoute
[06/15 19:02:47    339s]       RC Corner Indexes            0   
[06/15 19:02:47    339s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:02:47    339s] Resistance Scaling Factor    : 1.00000 
[06/15 19:02:47    339s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:02:47    339s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:02:47    339s] Shrink Factor                : 1.00000
[06/15 19:02:47    339s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 19:02:47    339s] Using capacitance table file ...
[06/15 19:02:47    339s] LayerId::1 widthSet size::4
[06/15 19:02:47    339s] LayerId::2 widthSet size::4
[06/15 19:02:47    339s] LayerId::3 widthSet size::4
[06/15 19:02:47    339s] LayerId::4 widthSet size::4
[06/15 19:02:47    339s] LayerId::5 widthSet size::4
[06/15 19:02:47    339s] LayerId::6 widthSet size::4
[06/15 19:02:47    339s] LayerId::7 widthSet size::4
[06/15 19:02:47    339s] LayerId::8 widthSet size::4
[06/15 19:02:47    339s] LayerId::9 widthSet size::4
[06/15 19:02:47    339s] LayerId::10 widthSet size::3
[06/15 19:02:47    339s] Updating RC grid for preRoute extraction ...
[06/15 19:02:47    339s] Initializing multi-corner capacitance tables ... 
[06/15 19:02:47    339s] Initializing multi-corner resistance tables ...
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:47    339s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245484 ; uaWl: 1.000000 ; uaWlH: 0.268240 ; aWlH: 0.000000 ; Pmax: 0.845700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/15 19:02:47    339s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1165.645M)
[06/15 19:02:47    339s] ### Creating TopoMgr, started
[06/15 19:02:47    339s] ### Creating TopoMgr, finished
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] 
[06/15 19:02:47    339s] Footprint cell information for calculating maxBufDist
[06/15 19:02:47    339s] *info: There are 9 candidate Buffer cells
[06/15 19:02:47    339s] *info: There are 6 candidate Inverter cells
[06/15 19:02:47    339s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:02:47    339s] 
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:47    339s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:48    340s] Compute RC Scale Done ...
[06/15 19:02:48    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1329.7M
[06/15 19:02:48    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1329.7M
[06/15 19:02:48    340s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1329.7M
[06/15 19:02:48    340s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.011, MEM:1329.7M
[06/15 19:02:48    340s] Fast DP-INIT is on for default
[06/15 19:02:48    340s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1329.7M
[06/15 19:02:48    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1329.7M
[06/15 19:02:48    340s] Starting delay calculation for Setup views
[06/15 19:02:48    340s] #################################################################################
[06/15 19:02:48    340s] # Design Stage: PreRoute
[06/15 19:02:48    340s] # Design Name: P4_ADDER
[06/15 19:02:48    340s] # Design Mode: 90nm
[06/15 19:02:48    340s] # Analysis Mode: MMMC Non-OCV 
[06/15 19:02:48    340s] # Parasitics Mode: No SPEF/RCDB 
[06/15 19:02:48    340s] # Signoff Settings: SI Off 
[06/15 19:02:48    340s] #################################################################################
[06/15 19:02:48    340s] Calculate delays in Single mode...
[06/15 19:02:48    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 1329.7M, InitMEM = 1329.7M)
[06/15 19:02:48    340s] Start delay calculation (fullDC) (1 T). (MEM=1329.71)
[06/15 19:02:48    340s] End AAE Lib Interpolated Model. (MEM=1341.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:02:48    340s] First Iteration Infinite Tw... 
[06/15 19:02:48    340s] Total number of fetched objects 600
[06/15 19:02:48    340s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:02:48    340s] End delay calculation. (MEM=1336.29 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:02:48    340s] End delay calculation (fullDC). (MEM=1309.21 CPU=0:00:00.6 REAL=0:00:00.0)
[06/15 19:02:48    340s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1309.2M) ***
[06/15 19:02:48    340s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:05:41 mem=1309.2M)
[06/15 19:02:48    340s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.104  |
|           TNS (ns):| -1.078  |
|    Violating Paths:|   16    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.293%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1064.4M, totSessionCpu=0:05:41 **
[06/15 19:02:48    340s] ** INFO : this run is activating low effort ccoptDesign flow
[06/15 19:02:48    340s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:02:48    340s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1260.5M
[06/15 19:02:48    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1260.5M
[06/15 19:02:48    340s] z: 2, totalTracks: 1
[06/15 19:02:48    340s] z: 4, totalTracks: 1
[06/15 19:02:48    340s] z: 6, totalTracks: 1
[06/15 19:02:48    340s] z: 8, totalTracks: 1
[06/15 19:02:48    340s] #spOpts: mergeVia=F 
[06/15 19:02:48    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1260.5M
[06/15 19:02:48    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1260.5M
[06/15 19:02:48    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1260.5MB).
[06/15 19:02:48    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1260.5M
[06/15 19:02:48    340s] TotalInstCnt at PhyDesignMc Initialization: 535
[06/15 19:02:48    340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1260.5M
[06/15 19:02:48    340s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1260.5M
[06/15 19:02:48    340s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1260.5M
[06/15 19:02:48    340s] TotalInstCnt at PhyDesignMc Destruction: 535
[06/15 19:02:48    340s] #optDebug: fT-E <X 2 0 0 1>
[06/15 19:02:49    340s] *** Starting optimizing excluded clock nets MEM= 1260.5M) ***
[06/15 19:02:49    340s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1260.5M) ***
[06/15 19:02:49    340s] *** Starting optimizing excluded clock nets MEM= 1260.5M) ***
[06/15 19:02:49    340s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1260.5M) ***
[06/15 19:02:49    340s] Begin: GigaOpt high fanout net optimization
[06/15 19:02:49    340s] GigaOpt HFN: use maxLocalDensity 1.2
[06/15 19:02:49    340s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/15 19:02:49    340s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:40.9/0:23:04.7 (0.2), mem = 1260.5M
[06/15 19:02:49    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.1
[06/15 19:02:49    340s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:02:49    340s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1268.5M
[06/15 19:02:49    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1268.5M
[06/15 19:02:49    340s] z: 2, totalTracks: 1
[06/15 19:02:49    340s] z: 4, totalTracks: 1
[06/15 19:02:49    340s] z: 6, totalTracks: 1
[06/15 19:02:49    340s] z: 8, totalTracks: 1
[06/15 19:02:49    340s] #spOpts: mergeVia=F 
[06/15 19:02:49    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1268.5M
[06/15 19:02:49    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1268.5M
[06/15 19:02:49    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1268.5MB).
[06/15 19:02:49    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1268.5M
[06/15 19:02:49    340s] TotalInstCnt at PhyDesignMc Initialization: 535
[06/15 19:02:49    340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1268.5M
[06/15 19:02:49    340s] ### Creating RouteCongInterface, started
[06/15 19:02:49    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:49    340s] 
[06/15 19:02:49    340s] Creating Lib Analyzer ...
[06/15 19:02:49    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:49    340s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:02:49    340s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:02:49    340s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:02:49    340s] 
[06/15 19:02:49    340s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:49    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:41 mem=1284.5M
[06/15 19:02:49    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:41 mem=1284.5M
[06/15 19:02:49    341s] Creating Lib Analyzer, finished. 
[06/15 19:02:49    341s] 
[06/15 19:02:49    341s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/15 19:02:49    341s] 
[06/15 19:02:49    341s] #optDebug: {0, 1.000}
[06/15 19:02:49    341s] ### Creating RouteCongInterface, finished
[06/15 19:02:49    341s] ### Creating LA Mngr. totSessionCpu=0:05:41 mem=1284.5M
[06/15 19:02:49    341s] ### Creating LA Mngr, finished. totSessionCpu=0:05:41 mem=1284.5M
[06/15 19:02:50    342s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/15 19:02:50    342s] Total-nets :: 583, Stn-nets :: 1, ratio :: 0.171527 %
[06/15 19:02:50    342s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1284.5M
[06/15 19:02:50    342s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1284.5M
[06/15 19:02:50    342s] TotalInstCnt at PhyDesignMc Destruction: 535
[06/15 19:02:50    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.1
[06/15 19:02:50    342s] *** DrvOpt [finish] : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:05:42.7/0:23:06.6 (0.2), mem = 1284.5M
[06/15 19:02:50    342s] 
[06/15 19:02:50    342s] =============================================================================================
[06/15 19:02:50    342s]  Step TAT Report for DrvOpt #1
[06/15 19:02:50    342s] =============================================================================================
[06/15 19:02:50    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:02:50    342s] ---------------------------------------------------------------------------------------------
[06/15 19:02:50    342s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  26.0 % )     0:00:00.5 /  0:00:00.4    0.8
[06/15 19:02:50    342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:02:50    342s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:02:50    342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.4    0.9
[06/15 19:02:50    342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:02:50    342s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:02:50    342s] [ MISC                   ]          0:00:01.4  (  72.6 % )     0:00:01.4 /  0:00:01.4    1.0
[06/15 19:02:50    342s] ---------------------------------------------------------------------------------------------
[06/15 19:02:50    342s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.8    1.0
[06/15 19:02:50    342s] ---------------------------------------------------------------------------------------------
[06/15 19:02:50    342s] 
[06/15 19:02:50    342s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/15 19:02:50    342s] End: GigaOpt high fanout net optimization
[06/15 19:02:50    342s] Deleting Lib Analyzer.
[06/15 19:02:50    342s] Begin: GigaOpt Global Optimization
[06/15 19:02:50    342s] *info: use new DP (enabled)
[06/15 19:02:50    342s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/15 19:02:50    342s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:42.8/0:23:06.7 (0.2), mem = 1284.5M
[06/15 19:02:50    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.2
[06/15 19:02:50    342s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:02:50    342s] ### Creating PhyDesignMc. totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:50    342s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/15 19:02:50    342s] OPERPROF: Starting DPlace-Init at level 1, MEM:1284.5M
[06/15 19:02:50    342s] z: 2, totalTracks: 1
[06/15 19:02:50    342s] z: 4, totalTracks: 1
[06/15 19:02:50    342s] z: 6, totalTracks: 1
[06/15 19:02:50    342s] z: 8, totalTracks: 1
[06/15 19:02:50    342s] #spOpts: mergeVia=F 
[06/15 19:02:50    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1284.5M
[06/15 19:02:50    342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1284.5M
[06/15 19:02:50    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB).
[06/15 19:02:50    342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1284.5M
[06/15 19:02:50    342s] TotalInstCnt at PhyDesignMc Initialization: 535
[06/15 19:02:50    342s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:50    342s] ### Creating RouteCongInterface, started
[06/15 19:02:50    342s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:50    342s] 
[06/15 19:02:50    342s] Creating Lib Analyzer ...
[06/15 19:02:50    342s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:50    342s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:02:50    342s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:02:50    342s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:02:50    342s] 
[06/15 19:02:50    342s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:51    343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:51    343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:51    343s] Creating Lib Analyzer, finished. 
[06/15 19:02:51    343s] 
[06/15 19:02:51    343s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/15 19:02:51    343s] 
[06/15 19:02:51    343s] #optDebug: {0, 1.000}
[06/15 19:02:51    343s] ### Creating RouteCongInterface, finished
[06/15 19:02:51    343s] {MG  {4 0 1.1 0.110842}  {7 0 3.2 0.321269}  {9 0 9.7 0.966363} }
[06/15 19:02:51    343s] ### Creating LA Mngr. totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:51    343s] ### Creating LA Mngr, finished. totSessionCpu=0:05:43 mem=1284.5M
[06/15 19:02:55    347s] *info: 2 special nets excluded.
[06/15 19:02:55    347s] *info: 18 no-driver nets excluded.
[06/15 19:02:57    348s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1303.6M
[06/15 19:02:57    348s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1303.6M
[06/15 19:02:57    348s] ** GigaOpt Global Opt WNS Slack -0.104  TNS Slack -1.078 
[06/15 19:02:57    348s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[06/15 19:02:57    348s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[06/15 19:02:57    348s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[06/15 19:02:57    348s] |  -0.104|  -1.078|    58.29%|   0:00:00.0| 1303.6M|   default|  default| S[30]       |
[06/15 19:02:57    349s] |  -0.015|  -0.143|    58.61%|   0:00:00.0| 1359.2M|   default|  default| S[23]       |
[06/15 19:02:57    349s] |  -0.015|  -0.143|    58.61%|   0:00:00.0| 1359.2M|   default|  default| S[23]       |
[06/15 19:02:57    349s] |  -0.015|  -0.143|    58.61%|   0:00:00.0| 1359.2M|   default|  default| S[23]       |
[06/15 19:02:57    349s] |  -0.009|  -0.027|    58.69%|   0:00:00.0| 1359.2M|   default|  default| S[30]       |
[06/15 19:02:57    349s] |   0.000|   0.000|    58.72%|   0:00:00.0| 1361.7M|        NA|       NA| NA          |
[06/15 19:02:57    349s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1361.7M) ***
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1361.7M) ***
[06/15 19:02:57    349s] Bottom Preferred Layer:
[06/15 19:02:57    349s]     None
[06/15 19:02:57    349s] Via Pillar Rule:
[06/15 19:02:57    349s]     None
[06/15 19:02:57    349s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/15 19:02:57    349s] Total-nets :: 583, Stn-nets :: 9, ratio :: 1.54374 %
[06/15 19:02:57    349s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1342.6M
[06/15 19:02:57    349s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1342.6M
[06/15 19:02:57    349s] TotalInstCnt at PhyDesignMc Destruction: 535
[06/15 19:02:57    349s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.2
[06/15 19:02:57    349s] *** SetupOpt [finish] : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:05:49.5/0:23:13.4 (0.3), mem = 1342.6M
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] =============================================================================================
[06/15 19:02:57    349s]  Step TAT Report for GlobalOpt #1
[06/15 19:02:57    349s] =============================================================================================
[06/15 19:02:57    349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:02:57    349s] ---------------------------------------------------------------------------------------------
[06/15 19:02:57    349s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[06/15 19:02:57    349s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[06/15 19:02:57    349s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:02:57    349s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:02:57    349s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[06/15 19:02:57    349s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:02:57    349s] [ TransformInit          ]      1   0:00:05.5  (  81.9 % )     0:00:05.5 /  0:00:05.6    1.0
[06/15 19:02:57    349s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[06/15 19:02:57    349s] [ OptGetWeight           ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:02:57    349s] [ OptEval                ]      5   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/15 19:02:57    349s] [ OptCommit              ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[06/15 19:02:57    349s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:02:57    349s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/15 19:02:57    349s] [ IncrDelayCalc          ]     14   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[06/15 19:02:57    349s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[06/15 19:02:57    349s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:02:57    349s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[06/15 19:02:57    349s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.1    0.9
[06/15 19:02:57    349s] ---------------------------------------------------------------------------------------------
[06/15 19:02:57    349s]  GlobalOpt #1 TOTAL                 0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.8    1.0
[06/15 19:02:57    349s] ---------------------------------------------------------------------------------------------
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] End: GigaOpt Global Optimization
[06/15 19:02:57    349s] *** Timing Is met
[06/15 19:02:57    349s] *** Check timing (0:00:00.0)
[06/15 19:02:57    349s] Deleting Lib Analyzer.
[06/15 19:02:57    349s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/15 19:02:57    349s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1300.6M
[06/15 19:02:57    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1300.6M
[06/15 19:02:57    349s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/15 19:02:57    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1300.6M
[06/15 19:02:57    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1300.6M
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] Active setup views:
[06/15 19:02:57    349s]  default
[06/15 19:02:57    349s]   Dominating endpoints: 0
[06/15 19:02:57    349s]   Dominating TNS: -0.000
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:57    349s] **INFO: Flow update: Design timing is met.
[06/15 19:02:57    349s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:57    349s] **INFO: Flow update: Design timing is met.
[06/15 19:02:57    349s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/15 19:02:57    349s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1298.6M
[06/15 19:02:57    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1298.6M
[06/15 19:02:57    349s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:02:57    349s] ### Creating PhyDesignMc. totSessionCpu=0:05:50 mem=1317.7M
[06/15 19:02:57    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:1317.7M
[06/15 19:02:57    349s] z: 2, totalTracks: 1
[06/15 19:02:57    349s] z: 4, totalTracks: 1
[06/15 19:02:57    349s] z: 6, totalTracks: 1
[06/15 19:02:57    349s] z: 8, totalTracks: 1
[06/15 19:02:57    349s] #spOpts: mergeVia=F 
[06/15 19:02:57    349s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1317.7M
[06/15 19:02:57    349s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1317.7M
[06/15 19:02:57    349s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1317.7MB).
[06/15 19:02:57    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1317.7M
[06/15 19:02:57    349s] TotalInstCnt at PhyDesignMc Initialization: 535
[06/15 19:02:57    349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=1317.7M
[06/15 19:02:57    349s] Begin: Area Reclaim Optimization
[06/15 19:02:57    349s] 
[06/15 19:02:57    349s] Creating Lib Analyzer ...
[06/15 19:02:57    349s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:02:58    349s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:02:58    349s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:02:58    349s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:02:58    349s] 
[06/15 19:02:58    349s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:02:58    350s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:50 mem=1321.7M
[06/15 19:02:58    350s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:50 mem=1321.7M
[06/15 19:02:58    350s] Creating Lib Analyzer, finished. 
[06/15 19:02:58    350s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (41.0), totSession cpu/real = 0:05:50.4/0:23:14.3 (0.3), mem = 1321.7M
[06/15 19:02:58    350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.3
[06/15 19:02:58    350s] ### Creating RouteCongInterface, started
[06/15 19:02:58    350s] 
[06/15 19:02:58    350s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/15 19:02:58    350s] 
[06/15 19:02:58    350s] #optDebug: {0, 1.000}
[06/15 19:02:58    350s] ### Creating RouteCongInterface, finished
[06/15 19:02:58    350s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1321.7M
[06/15 19:02:58    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1321.7M
[06/15 19:02:58    350s] Usable buffer cells for single buffer setup transform:
[06/15 19:02:58    350s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/15 19:02:58    350s] Number of usable buffer cells above: 9
[06/15 19:02:59    350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1321.7M
[06/15 19:02:59    350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1321.7M
[06/15 19:02:59    350s] Reclaim Optimization WNS Slack 0.004  TNS Slack 0.000 Density 58.72
[06/15 19:02:59    350s] +----------+---------+--------+--------+------------+--------+
[06/15 19:02:59    350s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/15 19:02:59    350s] +----------+---------+--------+--------+------------+--------+
[06/15 19:02:59    350s] |    58.72%|        -|   0.004|   0.000|   0:00:00.0| 1321.7M|
[06/15 19:02:59    351s] |    57.76%|       15|   0.004|   0.000|   0:00:00.0| 1359.9M|
[06/15 19:02:59    351s] |    57.58%|        7|   0.004|   0.000|   0:00:00.0| 1359.9M|
[06/15 19:02:59    351s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[06/15 19:02:59    351s] |    57.58%|        0|   0.004|   0.000|   0:00:00.0| 1359.9M|
[06/15 19:03:00    351s] |    57.18%|        5|   0.004|   0.000|   0:00:01.0| 1359.9M|
[06/15 19:03:00    351s] |    57.18%|        0|   0.004|   0.000|   0:00:00.0| 1359.9M|
[06/15 19:03:00    351s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[06/15 19:03:00    351s] |    57.18%|        0|   0.004|   0.000|   0:00:00.0| 1359.9M|
[06/15 19:03:00    351s] +----------+---------+--------+--------+------------+--------+
[06/15 19:03:00    351s] Reclaim Optimization End WNS Slack 0.004  TNS Slack 0.000 Density 57.18
[06/15 19:03:00    351s] 
[06/15 19:03:00    351s] ** Summary: Restruct = 22 Buffer Deletion = 5 Declone = 0 Resize = 0 **
[06/15 19:03:00    351s] --------------------------------------------------------------
[06/15 19:03:00    351s] |                                   | Total     | Sequential |
[06/15 19:03:00    351s] --------------------------------------------------------------
[06/15 19:03:00    351s] | Num insts resized                 |       0  |       0    |
[06/15 19:03:00    351s] | Num insts undone                  |       0  |       0    |
[06/15 19:03:00    351s] | Num insts Downsized               |       0  |       0    |
[06/15 19:03:00    351s] | Num insts Samesized               |       0  |       0    |
[06/15 19:03:00    351s] | Num insts Upsized                 |       0  |       0    |
[06/15 19:03:00    351s] | Num multiple commits+uncommits    |       0  |       -    |
[06/15 19:03:00    351s] --------------------------------------------------------------
[06/15 19:03:00    351s] Bottom Preferred Layer:
[06/15 19:03:00    351s]     None
[06/15 19:03:00    351s] Via Pillar Rule:
[06/15 19:03:00    351s]     None
[06/15 19:03:00    351s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:03.0) **
[06/15 19:03:00    351s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1359.9M
[06/15 19:03:00    351s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:1359.9M
[06/15 19:03:00    351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6796.2
[06/15 19:03:00    351s] OPERPROF: Starting RefinePlace at level 1, MEM:1359.9M
[06/15 19:03:00    351s] *** Starting refinePlace (0:05:52 mem=1359.9M) ***
[06/15 19:03:00    351s] Total net bbox length = 5.476e+03 (2.610e+03 2.866e+03) (ext = 3.683e+03)
[06/15 19:03:00    351s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 19:03:00    351s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/15 19:03:00    351s] Type 'man IMPSP-5140' for more detail.
[06/15 19:03:00    351s] **WARN: (IMPSP-315):	Found 530 instances insts with no PG Term connections.
[06/15 19:03:00    351s] Type 'man IMPSP-315' for more detail.
[06/15 19:03:00    351s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1359.9M
[06/15 19:03:00    351s] Starting refinePlace ...
[06/15 19:03:00    351s] One DDP V2 for no tweak run.
[06/15 19:03:00    351s] 
[06/15 19:03:00    351s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/15 19:03:00    352s] Move report: legalization moves 7 insts, mean move: 0.63 um, max move: 1.40 um
[06/15 19:03:00    352s] 	Max move on inst (carry_net/p_3_4/U3): (23.56, 14.84) --> (23.56, 16.24)
[06/15 19:03:00    352s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1362.9MB) @(0:05:52 - 0:05:52).
[06/15 19:03:00    352s] Move report: Detail placement moves 7 insts, mean move: 0.63 um, max move: 1.40 um
[06/15 19:03:00    352s] 	Max move on inst (carry_net/p_3_4/U3): (23.56, 14.84) --> (23.56, 16.24)
[06/15 19:03:00    352s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.9MB
[06/15 19:03:00    352s] Statistics of distance of Instance movement in refine placement:
[06/15 19:03:00    352s]   maximum (X+Y) =         1.40 um
[06/15 19:03:00    352s]   inst (carry_net/p_3_4/U3) with max move: (23.56, 14.84) -> (23.56, 16.24)
[06/15 19:03:00    352s]   mean    (X+Y) =         0.63 um
[06/15 19:03:00    352s] Summary Report:
[06/15 19:03:00    352s] Instances move: 7 (out of 530 movable)
[06/15 19:03:00    352s] Instances flipped: 0
[06/15 19:03:00    352s] Mean displacement: 0.63 um
[06/15 19:03:00    352s] Max displacement: 1.40 um (Instance: carry_net/p_3_4/U3) (23.56, 14.84) -> (23.56, 16.24)
[06/15 19:03:00    352s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[06/15 19:03:00    352s] Total instances moved : 7
[06/15 19:03:00    352s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:1362.9M
[06/15 19:03:00    352s] Total net bbox length = 5.483e+03 (2.612e+03 2.871e+03) (ext = 3.683e+03)
[06/15 19:03:00    352s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.9MB
[06/15 19:03:00    352s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1362.9MB) @(0:05:52 - 0:05:52).
[06/15 19:03:00    352s] *** Finished refinePlace (0:05:52 mem=1362.9M) ***
[06/15 19:03:00    352s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6796.2
[06/15 19:03:00    352s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.035, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1362.9M
[06/15 19:03:00    352s] *** maximum move = 1.40 um ***
[06/15 19:03:00    352s] *** Finished re-routing un-routed nets (1362.9M) ***
[06/15 19:03:00    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1362.9M
[06/15 19:03:00    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1362.9M
[06/15 19:03:00    352s] 
[06/15 19:03:00    352s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1362.9M) ***
[06/15 19:03:00    352s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.3
[06/15 19:03:00    352s] *** AreaOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:52.1/0:23:16.0 (0.3), mem = 1362.9M
[06/15 19:03:00    352s] 
[06/15 19:03:00    352s] =============================================================================================
[06/15 19:03:00    352s]  Step TAT Report for AreaOpt #1
[06/15 19:03:00    352s] =============================================================================================
[06/15 19:03:00    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:03:00    352s] ---------------------------------------------------------------------------------------------
[06/15 19:03:00    352s] [ RefinePlace            ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:00    352s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/15 19:03:00    352s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  25.3 % )     0:00:00.6 /  0:00:00.6    1.0
[06/15 19:03:00    352s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:00    352s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:00    352s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:00    352s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.1 % )     0:00:01.1 /  0:00:01.1    1.0
[06/15 19:03:00    352s] [ OptGetWeight           ]     61   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:00    352s] [ OptEval                ]     61   0:00:00.7  (  32.6 % )     0:00:00.7 /  0:00:00.8    1.0
[06/15 19:03:00    352s] [ OptCommit              ]     61   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/15 19:03:00    352s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:00    352s] [ PostCommitDelayUpdate  ]     62   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[06/15 19:03:00    352s] [ IncrDelayCalc          ]     16   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:00    352s] [ MISC                   ]          0:00:00.5  (  23.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/15 19:03:00    352s] ---------------------------------------------------------------------------------------------
[06/15 19:03:00    352s]  AreaOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[06/15 19:03:00    352s] ---------------------------------------------------------------------------------------------
[06/15 19:03:00    352s] 
[06/15 19:03:00    352s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1343.9M
[06/15 19:03:00    352s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1343.9M
[06/15 19:03:00    352s] TotalInstCnt at PhyDesignMc Destruction: 530
[06/15 19:03:00    352s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1302.86M, totSessionCpu=0:05:52).
[06/15 19:03:00    352s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1302.9M
[06/15 19:03:00    352s] All LLGs are deleted
[06/15 19:03:00    352s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1302.9M
[06/15 19:03:00    352s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1302.9M
[06/15 19:03:00    352s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1302.9M
[06/15 19:03:00    352s] ### Creating LA Mngr. totSessionCpu=0:05:52 mem=1302.9M
[06/15 19:03:00    352s] ### Creating LA Mngr, finished. totSessionCpu=0:05:52 mem=1302.9M
[06/15 19:03:00    352s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Import and model ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Create place DB ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Import place data ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read instances and placement ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read nets ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Create route DB ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       == Non-default Options ==
[06/15 19:03:00    352s] (I)       Maximum routing layer                              : 10
[06/15 19:03:00    352s] (I)       Number of threads                                  : 1
[06/15 19:03:00    352s] (I)       Method to set GCell size                           : row
[06/15 19:03:00    352s] (I)       Counted 505 PG shapes. We will not process PG shapes layer by layer.
[06/15 19:03:00    352s] (I)       Started Import route data ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Use row-based GCell size
[06/15 19:03:00    352s] (I)       Use row-based GCell align
[06/15 19:03:00    352s] (I)       GCell unit size   : 2800
[06/15 19:03:00    352s] (I)       GCell multiplier  : 1
[06/15 19:03:00    352s] (I)       GCell row height  : 2800
[06/15 19:03:00    352s] (I)       Actual row height : 2800
[06/15 19:03:00    352s] (I)       GCell align ref   : 10260 10080
[06/15 19:03:00    352s] [NR-eGR] Track table information for default rule: 
[06/15 19:03:00    352s] [NR-eGR] metal1 has no routable track
[06/15 19:03:00    352s] [NR-eGR] metal2 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal3 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal4 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal5 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal6 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal7 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal8 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal9 has single uniform track structure
[06/15 19:03:00    352s] [NR-eGR] metal10 has single uniform track structure
[06/15 19:03:00    352s] (I)       ===========================================================================
[06/15 19:03:00    352s] (I)       == Report All Rule Vias ==
[06/15 19:03:00    352s] (I)       ===========================================================================
[06/15 19:03:00    352s] (I)        Via Rule : (Default)
[06/15 19:03:00    352s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/15 19:03:00    352s] (I)       ---------------------------------------------------------------------------
[06/15 19:03:00    352s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/15 19:03:00    352s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/15 19:03:00    352s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/15 19:03:00    352s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/15 19:03:00    352s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/15 19:03:00    352s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/15 19:03:00    352s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/15 19:03:00    352s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/15 19:03:00    352s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/15 19:03:00    352s] (I)       ===========================================================================
[06/15 19:03:00    352s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read routing blockages ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read instance blockages ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read PG blockages ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Read 816 PG shapes
[06/15 19:03:00    352s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read boundary cut boxes ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] #Routing Blockages  : 0
[06/15 19:03:00    352s] [NR-eGR] #Instance Blockages : 0
[06/15 19:03:00    352s] [NR-eGR] #PG Blockages       : 816
[06/15 19:03:00    352s] [NR-eGR] #Halo Blockages     : 0
[06/15 19:03:00    352s] [NR-eGR] #Boundary Blockages : 0
[06/15 19:03:00    352s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read blackboxes ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/15 19:03:00    352s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read prerouted ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/15 19:03:00    352s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read unlegalized nets ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read nets ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Read numTotalNets=577  numIgnoredNets=0
[06/15 19:03:00    352s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Set up via pillars ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       early_global_route_priority property id does not exist.
[06/15 19:03:00    352s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Model blockages into capacity
[06/15 19:03:00    352s] (I)       Read Num Blocks=816  Num Prerouted Wires=0  Num CS=0
[06/15 19:03:00    352s] (I)       Started Initialize 3D capacity ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 2 (H) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 3 (V) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 4 (H) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 5 (V) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 6 (H) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 7 (V) : #blockages 92 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 8 (H) : #blockages 108 : #preroutes 0
[06/15 19:03:00    352s] (I)       Layer 9 (V) : #blockages 64 : #preroutes 0
[06/15 19:03:00    352s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       -- layer congestion ratio --
[06/15 19:03:00    352s] (I)       Layer 1 : 0.100000
[06/15 19:03:00    352s] (I)       Layer 2 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 3 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 4 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 5 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 6 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 7 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 8 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 9 : 0.700000
[06/15 19:03:00    352s] (I)       Layer 10 : 0.700000
[06/15 19:03:00    352s] (I)       ----------------------------
[06/15 19:03:00    352s] (I)       Number of ignored nets                =      0
[06/15 19:03:00    352s] (I)       Number of connected nets              =      0
[06/15 19:03:00    352s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/15 19:03:00    352s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/15 19:03:00    352s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/15 19:03:00    352s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Read aux data ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Others data preparation ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Create route kernel ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Ndr track 0 does not exist
[06/15 19:03:00    352s] (I)       ---------------------Grid Graph Info--------------------
[06/15 19:03:00    352s] (I)       Routing area        : (0, 0) - (85500, 81760)
[06/15 19:03:00    352s] (I)       Core area           : (10260, 10080) - (75240, 71680)
[06/15 19:03:00    352s] (I)       Site width          :   380  (dbu)
[06/15 19:03:00    352s] (I)       Row height          :  2800  (dbu)
[06/15 19:03:00    352s] (I)       GCell row height    :  2800  (dbu)
[06/15 19:03:00    352s] (I)       GCell width         :  2800  (dbu)
[06/15 19:03:00    352s] (I)       GCell height        :  2800  (dbu)
[06/15 19:03:00    352s] (I)       Grid                :    30    29    10
[06/15 19:03:00    352s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/15 19:03:00    352s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/15 19:03:00    352s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/15 19:03:00    352s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/15 19:03:00    352s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/15 19:03:00    352s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/15 19:03:00    352s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/15 19:03:00    352s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/15 19:03:00    352s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/15 19:03:00    352s] (I)       Total num of tracks :     0   225   292   152   145   152    48    50    25    25
[06/15 19:03:00    352s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/15 19:03:00    352s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/15 19:03:00    352s] (I)       --------------------------------------------------------
[06/15 19:03:00    352s] 
[06/15 19:03:00    352s] [NR-eGR] ============ Routing rule table ============
[06/15 19:03:00    352s] [NR-eGR] Rule id: 0  Nets: 577 
[06/15 19:03:00    352s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/15 19:03:00    352s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/15 19:03:00    352s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 19:03:00    352s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/15 19:03:00    352s] [NR-eGR] ========================================
[06/15 19:03:00    352s] [NR-eGR] 
[06/15 19:03:00    352s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer2 : = 460 / 6525 (7.05%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer3 : = 114 / 8760 (1.30%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer4 : = 390 / 4408 (8.85%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer5 : = 114 / 4350 (2.62%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer6 : = 390 / 4408 (8.85%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer7 : = 192 / 1440 (13.33%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer8 : = 186 / 1450 (12.83%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer9 : = 290 / 750 (38.67%)
[06/15 19:03:00    352s] (I)       blocked tracks on layer10 : = 229 / 725 (31.59%)
[06/15 19:03:00    352s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Reset routing kernel
[06/15 19:03:00    352s] (I)       Started Global Routing ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Initialization ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       totalPins=1620  totalGlobalPin=1488 (91.85%)
[06/15 19:03:00    352s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Net group 1 ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Generate topology ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       total 2D Cap : 31231 = (14612 H, 16619 V)
[06/15 19:03:00    352s] [NR-eGR] Layer group 1: route 577 net(s) in layer range [2, 10]
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1a Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1a ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Pattern routing ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Usage: 2130 = (947 H, 1183 V) = (6.48% H, 7.12% V) = (1.326e+03um H, 1.656e+03um V)
[06/15 19:03:00    352s] (I)       Started Add via demand to 2D ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1b Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1b ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Usage: 2130 = (947 H, 1183 V) = (6.48% H, 7.12% V) = (1.326e+03um H, 1.656e+03um V)
[06/15 19:03:00    352s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.982000e+03um
[06/15 19:03:00    352s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1c Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1c ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Usage: 2130 = (947 H, 1183 V) = (6.48% H, 7.12% V) = (1.326e+03um H, 1.656e+03um V)
[06/15 19:03:00    352s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1d Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1d ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Usage: 2130 = (947 H, 1183 V) = (6.48% H, 7.12% V) = (1.326e+03um H, 1.656e+03um V)
[06/15 19:03:00    352s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1e Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1e ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Route legalization ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Usage: 2130 = (947 H, 1183 V) = (6.48% H, 7.12% V) = (1.326e+03um H, 1.656e+03um V)
[06/15 19:03:00    352s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.982000e+03um
[06/15 19:03:00    352s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] (I)       ============  Phase 1l Route ============
[06/15 19:03:00    352s] (I)       Started Phase 1l ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Layer assignment (1T) ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Clean cong LA ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/15 19:03:00    352s] (I)       Layer  2:       6162      1170         0           0        6189    ( 0.00%) 
[06/15 19:03:00    352s] (I)       Layer  3:       8369      1078         0           0        8410    ( 0.00%) 
[06/15 19:03:00    352s] (I)       Layer  4:       4127       632         0           0        4200    ( 0.00%) 
[06/15 19:03:00    352s] (I)       Layer  5:       4106        10         0           0        4205    ( 0.00%) 
[06/15 19:03:00    352s] (I)       Layer  6:       4096        24         0           0        4200    ( 0.00%) 
[06/15 19:03:00    352s] (I)       Layer  7:       1269         0         0          50        1351    ( 3.57%) 
[06/15 19:03:00    352s] (I)       Layer  8:       1214         0         0         153        1246    (10.94%) 
[06/15 19:03:00    352s] (I)       Layer  9:        464         0         0         317         418    (43.13%) 
[06/15 19:03:00    352s] (I)       Layer 10:        480         0         0         298         401    (42.63%) 
[06/15 19:03:00    352s] (I)       Total:         30287      2914         0         818       30620    ( 2.60%) 
[06/15 19:03:00    352s] (I)       
[06/15 19:03:00    352s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/15 19:03:00    352s] [NR-eGR]                        OverCon            
[06/15 19:03:00    352s] [NR-eGR]                         #Gcell     %Gcell
[06/15 19:03:00    352s] [NR-eGR]       Layer                (0)    OverCon 
[06/15 19:03:00    352s] [NR-eGR] ----------------------------------------------
[06/15 19:03:00    352s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR] ----------------------------------------------
[06/15 19:03:00    352s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/15 19:03:00    352s] [NR-eGR] 
[06/15 19:03:00    352s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Export 3D cong map ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       total 2D Cap : 31412 = (14712 H, 16700 V)
[06/15 19:03:00    352s] (I)       Started Export 2D cong map ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/15 19:03:00    352s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/15 19:03:00    352s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Free existing wires ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       ============= Track Assignment ============
[06/15 19:03:00    352s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Track Assignment (1T) ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/15 19:03:00    352s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Run Multi-thread track assignment
[06/15 19:03:00    352s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Export ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Started Export DB wires ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Started Export all nets ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Started Set wire vias ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:03:00    352s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1620
[06/15 19:03:00    352s] [NR-eGR] metal2  (2V) length: 9.852000e+02um, number of vias: 1938
[06/15 19:03:00    352s] [NR-eGR] metal3  (3H) length: 1.376240e+03um, number of vias: 362
[06/15 19:03:00    352s] [NR-eGR] metal4  (4V) length: 8.737100e+02um, number of vias: 2
[06/15 19:03:00    352s] [NR-eGR] metal5  (5H) length: 1.292000e+01um, number of vias: 2
[06/15 19:03:00    352s] [NR-eGR] metal6  (6V) length: 3.388000e+01um, number of vias: 0
[06/15 19:03:00    352s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/15 19:03:00    352s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/15 19:03:00    352s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/15 19:03:00    352s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/15 19:03:00    352s] [NR-eGR] Total length: 3.281950e+03um, number of vias: 3924
[06/15 19:03:00    352s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:03:00    352s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/15 19:03:00    352s] [NR-eGR] --------------------------------------------------------------------------
[06/15 19:03:00    352s] (I)       Started Update net boxes ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Started Update timing ( Curr Mem: 1302.86 MB )
[06/15 19:03:00    352s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1293.34 MB )
[06/15 19:03:00    352s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1293.34 MB )
[06/15 19:03:00    352s] (I)       Started Postprocess design ( Curr Mem: 1293.34 MB )
[06/15 19:03:00    352s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[06/15 19:03:00    352s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1285.34 MB )
[06/15 19:03:00    352s] Extraction called for design 'P4_ADDER' of instances=530 and nets=615 using extraction engine 'preRoute' .
[06/15 19:03:00    352s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:03:00    352s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:03:00    352s] PreRoute RC Extraction called for design P4_ADDER.
[06/15 19:03:00    352s] RC Extraction called in multi-corner(1) mode.
[06/15 19:03:00    352s] RCMode: PreRoute
[06/15 19:03:00    352s]       RC Corner Indexes            0   
[06/15 19:03:00    352s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:03:00    352s] Resistance Scaling Factor    : 1.00000 
[06/15 19:03:00    352s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:03:00    352s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:03:00    352s] Shrink Factor                : 1.00000
[06/15 19:03:00    352s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 19:03:00    352s] Using capacitance table file ...
[06/15 19:03:00    352s] LayerId::1 widthSet size::4
[06/15 19:03:00    352s] LayerId::2 widthSet size::4
[06/15 19:03:00    352s] LayerId::3 widthSet size::4
[06/15 19:03:00    352s] LayerId::4 widthSet size::4
[06/15 19:03:00    352s] LayerId::5 widthSet size::4
[06/15 19:03:00    352s] LayerId::6 widthSet size::4
[06/15 19:03:00    352s] LayerId::7 widthSet size::4
[06/15 19:03:00    352s] LayerId::8 widthSet size::4
[06/15 19:03:00    352s] LayerId::9 widthSet size::4
[06/15 19:03:00    352s] LayerId::10 widthSet size::3
[06/15 19:03:00    352s] Updating RC grid for preRoute extraction ...
[06/15 19:03:00    352s] Initializing multi-corner capacitance tables ... 
[06/15 19:03:00    352s] Initializing multi-corner resistance tables ...
[06/15 19:03:00    352s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:03:00    352s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.243052 ; uaWl: 1.000000 ; uaWlH: 0.280477 ; aWlH: 0.000000 ; Pmax: 0.848500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/15 19:03:00    352s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1285.344M)
[06/15 19:03:00    352s] Compute RC Scale Done ...
[06/15 19:03:00    352s] OPERPROF: Starting HotSpotCal at level 1, MEM:1285.3M
[06/15 19:03:00    352s] [hotspot] +------------+---------------+---------------+
[06/15 19:03:00    352s] [hotspot] |            |   max hotspot | total hotspot |
[06/15 19:03:00    352s] [hotspot] +------------+---------------+---------------+
[06/15 19:03:00    352s] [hotspot] | normalized |          0.00 |          0.00 |
[06/15 19:03:00    352s] [hotspot] +------------+---------------+---------------+
[06/15 19:03:00    352s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/15 19:03:00    352s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/15 19:03:00    352s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1285.3M
[06/15 19:03:00    352s] #################################################################################
[06/15 19:03:00    352s] # Design Stage: PreRoute
[06/15 19:03:00    352s] # Design Name: P4_ADDER
[06/15 19:03:00    352s] # Design Mode: 90nm
[06/15 19:03:00    352s] # Analysis Mode: MMMC Non-OCV 
[06/15 19:03:00    352s] # Parasitics Mode: No SPEF/RCDB 
[06/15 19:03:00    352s] # Signoff Settings: SI Off 
[06/15 19:03:00    352s] #################################################################################
[06/15 19:03:00    352s] Calculate delays in Single mode...
[06/15 19:03:00    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 1279.1M, InitMEM = 1279.1M)
[06/15 19:03:00    352s] Start delay calculation (fullDC) (1 T). (MEM=1279.11)
[06/15 19:03:00    352s] End AAE Lib Interpolated Model. (MEM=1290.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:01    352s] Total number of fetched objects 595
[06/15 19:03:01    352s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:01    352s] End delay calculation. (MEM=1307.05 CPU=0:00:00.3 REAL=0:00:01.0)
[06/15 19:03:01    352s] End delay calculation (fullDC). (MEM=1307.05 CPU=0:00:00.4 REAL=0:00:01.0)
[06/15 19:03:01    352s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1307.1M) ***
[06/15 19:03:01    352s] Begin: GigaOpt postEco DRV Optimization
[06/15 19:03:01    352s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[06/15 19:03:01    352s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:53.0/0:23:16.9 (0.3), mem = 1307.1M
[06/15 19:03:01    352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.4
[06/15 19:03:01    352s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:03:01    352s] ### Creating PhyDesignMc. totSessionCpu=0:05:53 mem=1307.1M
[06/15 19:03:01    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1307.1M
[06/15 19:03:01    352s] z: 2, totalTracks: 1
[06/15 19:03:01    352s] z: 4, totalTracks: 1
[06/15 19:03:01    352s] z: 6, totalTracks: 1
[06/15 19:03:01    352s] z: 8, totalTracks: 1
[06/15 19:03:01    352s] #spOpts: mergeVia=F 
[06/15 19:03:01    352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1307.1M
[06/15 19:03:01    352s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1307.1M
[06/15 19:03:01    353s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:03:01    353s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1307.1M
[06/15 19:03:01    353s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1339.1M
[06/15 19:03:01    353s] Fast DP-INIT is on for default
[06/15 19:03:01    353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:03:01    353s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:1339.1M
[06/15 19:03:01    353s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1339.1M
[06/15 19:03:01    353s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB).
[06/15 19:03:01    353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1339.1M
[06/15 19:03:01    353s] TotalInstCnt at PhyDesignMc Initialization: 530
[06/15 19:03:01    353s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:53 mem=1339.1M
[06/15 19:03:01    353s] ### Creating RouteCongInterface, started
[06/15 19:03:01    353s] 
[06/15 19:03:01    353s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/15 19:03:01    353s] 
[06/15 19:03:01    353s] #optDebug: {0, 1.000}
[06/15 19:03:01    353s] ### Creating RouteCongInterface, finished
[06/15 19:03:01    353s] ### Creating LA Mngr. totSessionCpu=0:05:53 mem=1339.1M
[06/15 19:03:01    353s] ### Creating LA Mngr, finished. totSessionCpu=0:05:53 mem=1339.1M
[06/15 19:03:02    354s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1358.1M
[06/15 19:03:02    354s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1358.1M
[06/15 19:03:02    354s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:03:02    354s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/15 19:03:02    354s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:03:02    354s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/15 19:03:02    354s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:03:02    354s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/15 19:03:02    354s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.18|          |         |
[06/15 19:03:02    354s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/15 19:03:02    354s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  57.18| 0:00:00.0|  1358.1M|
[06/15 19:03:02    354s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:03:02    354s] Bottom Preferred Layer:
[06/15 19:03:02    354s]     None
[06/15 19:03:02    354s] Via Pillar Rule:
[06/15 19:03:02    354s]     None
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1358.1M) ***
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] Total-nets :: 578, Stn-nets :: 1, ratio :: 0.17301 %
[06/15 19:03:02    354s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1339.1M
[06/15 19:03:02    354s] TotalInstCnt at PhyDesignMc Destruction: 530
[06/15 19:03:02    354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.4
[06/15 19:03:02    354s] *** DrvOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:54.4/0:23:18.3 (0.3), mem = 1339.1M
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] =============================================================================================
[06/15 19:03:02    354s]  Step TAT Report for DrvOpt #2
[06/15 19:03:02    354s] =============================================================================================
[06/15 19:03:02    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:03:02    354s] ---------------------------------------------------------------------------------------------
[06/15 19:03:02    354s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[06/15 19:03:02    354s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:02    354s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[06/15 19:03:02    354s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.2
[06/15 19:03:02    354s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:02    354s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/15 19:03:02    354s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:02    354s] [ MISC                   ]          0:00:01.3  (  96.0 % )     0:00:01.3 /  0:00:01.4    1.0
[06/15 19:03:02    354s] ---------------------------------------------------------------------------------------------
[06/15 19:03:02    354s]  DrvOpt #2 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[06/15 19:03:02    354s] ---------------------------------------------------------------------------------------------
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] End: GigaOpt postEco DRV Optimization
[06/15 19:03:02    354s] **INFO: Flow update: Design timing is met.
[06/15 19:03:02    354s] Running refinePlace -preserveRouting true -hardFence false
[06/15 19:03:02    354s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1339.1M
[06/15 19:03:02    354s] z: 2, totalTracks: 1
[06/15 19:03:02    354s] z: 4, totalTracks: 1
[06/15 19:03:02    354s] z: 6, totalTracks: 1
[06/15 19:03:02    354s] z: 8, totalTracks: 1
[06/15 19:03:02    354s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1339.1M
[06/15 19:03:02    354s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB).
[06/15 19:03:02    354s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:1339.1M
[06/15 19:03:02    354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6796.3
[06/15 19:03:02    354s] OPERPROF:   Starting RefinePlace at level 2, MEM:1339.1M
[06/15 19:03:02    354s] *** Starting refinePlace (0:05:54 mem=1339.1M) ***
[06/15 19:03:02    354s] Total net bbox length = 5.483e+03 (2.612e+03 2.871e+03) (ext = 3.683e+03)
[06/15 19:03:02    354s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/15 19:03:02    354s] Type 'man IMPSP-5140' for more detail.
[06/15 19:03:02    354s] **WARN: (IMPSP-315):	Found 530 instances insts with no PG Term connections.
[06/15 19:03:02    354s] Type 'man IMPSP-315' for more detail.
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] Starting Small incrNP...
[06/15 19:03:02    354s] User Input Parameters:
[06/15 19:03:02    354s] - Congestion Driven    : Off
[06/15 19:03:02    354s] - Timing Driven        : Off
[06/15 19:03:02    354s] - Area-Violation Based : Off
[06/15 19:03:02    354s] - Start Rollback Level : -5
[06/15 19:03:02    354s] - Legalized            : On
[06/15 19:03:02    354s] - Window Based         : Off
[06/15 19:03:02    354s] - eDen incr mode       : Off
[06/15 19:03:02    354s] - Small incr mode      : On
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1339.1M
[06/15 19:03:02    354s] default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
[06/15 19:03:02    354s] Density distribution unevenness ratio = 0.315%
[06/15 19:03:02    354s] cost 0.739130, thresh 1.000000
[06/15 19:03:02    354s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1M)
[06/15 19:03:02    354s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/15 19:03:02    354s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1339.1M
[06/15 19:03:02    354s] Starting refinePlace ...
[06/15 19:03:02    354s] One DDP V2 for no tweak run.
[06/15 19:03:02    354s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/15 19:03:02    354s] ** Cut row section cpu time 0:00:00.0.
[06/15 19:03:02    354s]    Spread Effort: high, pre-route mode, useDDP on.
[06/15 19:03:02    354s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB) @(0:05:54 - 0:05:54).
[06/15 19:03:02    354s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 19:03:02    354s] wireLenOptFixPriorityInst 0 inst fixed
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/15 19:03:02    354s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 19:03:02    354s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB) @(0:05:54 - 0:05:54).
[06/15 19:03:02    354s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/15 19:03:02    354s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1339.1MB
[06/15 19:03:02    354s] Statistics of distance of Instance movement in refine placement:
[06/15 19:03:02    354s]   maximum (X+Y) =         0.00 um
[06/15 19:03:02    354s]   mean    (X+Y) =         0.00 um
[06/15 19:03:02    354s] Summary Report:
[06/15 19:03:02    354s] Instances move: 0 (out of 530 movable)
[06/15 19:03:02    354s] Instances flipped: 0
[06/15 19:03:02    354s] Mean displacement: 0.00 um
[06/15 19:03:02    354s] Max displacement: 0.00 um 
[06/15 19:03:02    354s] Total instances moved : 0
[06/15 19:03:02    354s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.029, MEM:1339.1M
[06/15 19:03:02    354s] Total net bbox length = 5.483e+03 (2.612e+03 2.871e+03) (ext = 3.683e+03)
[06/15 19:03:02    354s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1339.1MB
[06/15 19:03:02    354s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB) @(0:05:54 - 0:05:54).
[06/15 19:03:02    354s] *** Finished refinePlace (0:05:54 mem=1339.1M) ***
[06/15 19:03:02    354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6796.3
[06/15 19:03:02    354s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.038, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:1339.1M
[06/15 19:03:02    354s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.053, MEM:1339.1M
[06/15 19:03:02    354s] **INFO: Flow update: Design timing is met.
[06/15 19:03:02    354s] **INFO: Flow update: Design timing is met.
[06/15 19:03:02    354s] #optDebug: fT-D <X 1 0 0 0>
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] Active setup views:
[06/15 19:03:02    354s]  default
[06/15 19:03:02    354s]   Dominating endpoints: 0
[06/15 19:03:02    354s]   Dominating TNS: -0.000
[06/15 19:03:02    354s] 
[06/15 19:03:02    354s] Extraction called for design 'P4_ADDER' of instances=530 and nets=615 using extraction engine 'preRoute' .
[06/15 19:03:02    354s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:03:02    354s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:03:02    354s] PreRoute RC Extraction called for design P4_ADDER.
[06/15 19:03:02    354s] RC Extraction called in multi-corner(1) mode.
[06/15 19:03:02    354s] RCMode: PreRoute
[06/15 19:03:02    354s]       RC Corner Indexes            0   
[06/15 19:03:02    354s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:03:02    354s] Resistance Scaling Factor    : 1.00000 
[06/15 19:03:02    354s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:03:02    354s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:03:02    354s] Shrink Factor                : 1.00000
[06/15 19:03:02    354s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/15 19:03:02    354s] Using capacitance table file ...
[06/15 19:03:02    354s] LayerId::1 widthSet size::4
[06/15 19:03:02    354s] LayerId::2 widthSet size::4
[06/15 19:03:02    354s] LayerId::3 widthSet size::4
[06/15 19:03:02    354s] LayerId::4 widthSet size::4
[06/15 19:03:02    354s] LayerId::5 widthSet size::4
[06/15 19:03:02    354s] LayerId::6 widthSet size::4
[06/15 19:03:02    354s] LayerId::7 widthSet size::4
[06/15 19:03:02    354s] LayerId::8 widthSet size::4
[06/15 19:03:02    354s] LayerId::9 widthSet size::4
[06/15 19:03:02    354s] LayerId::10 widthSet size::3
[06/15 19:03:02    354s] Updating RC grid for preRoute extraction ...
[06/15 19:03:02    354s] Initializing multi-corner capacitance tables ... 
[06/15 19:03:02    354s] Initializing multi-corner resistance tables ...
[06/15 19:03:02    354s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:03:02    354s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.243052 ; uaWl: 1.000000 ; uaWlH: 0.280477 ; aWlH: 0.000000 ; Pmax: 0.848500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/15 19:03:02    354s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1281.543M)
[06/15 19:03:02    354s] Starting delay calculation for Setup views
[06/15 19:03:02    354s] #################################################################################
[06/15 19:03:02    354s] # Design Stage: PreRoute
[06/15 19:03:02    354s] # Design Name: P4_ADDER
[06/15 19:03:02    354s] # Design Mode: 90nm
[06/15 19:03:02    354s] # Analysis Mode: MMMC Non-OCV 
[06/15 19:03:02    354s] # Parasitics Mode: No SPEF/RCDB 
[06/15 19:03:02    354s] # Signoff Settings: SI Off 
[06/15 19:03:02    354s] #################################################################################
[06/15 19:03:02    354s] Calculate delays in Single mode...
[06/15 19:03:02    354s] Topological Sorting (REAL = 0:00:00.0, MEM = 1281.6M, InitMEM = 1281.6M)
[06/15 19:03:02    354s] Start delay calculation (fullDC) (1 T). (MEM=1281.55)
[06/15 19:03:02    354s] End AAE Lib Interpolated Model. (MEM=1293.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:03    355s] Total number of fetched objects 595
[06/15 19:03:03    355s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:03    355s] End delay calculation. (MEM=1308.75 CPU=0:00:00.3 REAL=0:00:00.0)
[06/15 19:03:03    355s] End delay calculation (fullDC). (MEM=1308.75 CPU=0:00:00.4 REAL=0:00:01.0)
[06/15 19:03:03    355s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1308.8M) ***
[06/15 19:03:03    355s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:05:55 mem=1308.8M)
[06/15 19:03:03    355s] Reported timing to dir ./timingReports
[06/15 19:03:03    355s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1090.0M, totSessionCpu=0:05:55 **
[06/15 19:03:03    355s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1264.8M
[06/15 19:03:03    355s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1264.8M
[06/15 19:03:06    355s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:21, mem = 1092.2M, totSessionCpu=0:05:55 **
[06/15 19:03:06    355s] *** Finished optDesign ***
[06/15 19:03:06    355s] Info: pop threads available for lower-level modules during optimization.
[06/15 19:03:06    355s] Deleting Lib Analyzer.
[06/15 19:03:06    355s] Info: Destroy the CCOpt slew target map.
[06/15 19:03:06    355s] clean pInstBBox. size 0
[06/15 19:03:06    355s] All LLGs are deleted
[06/15 19:03:06    355s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1280.0M
[06/15 19:03:06    355s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1280.0M
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] =============================================================================================
[06/15 19:03:06    355s]  Final TAT Report for optDesign
[06/15 19:03:06    355s] =============================================================================================
[06/15 19:03:06    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:03:06    355s] ---------------------------------------------------------------------------------------------
[06/15 19:03:06    355s] [ GlobalOpt              ]      1   0:00:06.8  (  33.2 % )     0:00:06.8 /  0:00:06.8    1.0
[06/15 19:03:06    355s] [ DrvOpt                 ]      2   0:00:03.3  (  16.0 % )     0:00:03.3 /  0:00:03.2    1.0
[06/15 19:03:06    355s] [ AreaOpt                ]      1   0:00:02.2  (  10.7 % )     0:00:02.3 /  0:00:02.3    1.0
[06/15 19:03:06    355s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/15 19:03:06    355s] [ RefinePlace            ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/15 19:03:06    355s] [ TimingUpdate           ]      4   0:00:00.1  (   0.3 % )     0:00:01.3 /  0:00:01.2    1.0
[06/15 19:03:06    355s] [ FullDelayCalc          ]      2   0:00:01.2  (   5.8 % )     0:00:01.2 /  0:00:01.1    1.0
[06/15 19:03:06    355s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:03.6 /  0:00:00.9    0.3
[06/15 19:03:06    355s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:03:06    355s] [ DrvReport              ]      2   0:00:02.7  (  13.4 % )     0:00:02.7 /  0:00:00.1    0.0
[06/15 19:03:06    355s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:06    355s] [ MISC                   ]          0:00:03.8  (  18.7 % )     0:00:03.8 /  0:00:03.8    1.0
[06/15 19:03:06    355s] ---------------------------------------------------------------------------------------------
[06/15 19:03:06    355s]  optDesign TOTAL                    0:00:20.4  ( 100.0 % )     0:00:20.4 /  0:00:17.6    0.9
[06/15 19:03:06    355s] ---------------------------------------------------------------------------------------------
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] Deleting Cell Server ...
[06/15 19:03:06    355s] <CMD> optDesign -postCTS -hold
[06/15 19:03:06    355s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1010.2M, totSessionCpu=0:05:55 **
[06/15 19:03:06    355s] **WARN: (IMPOPT-576):	66 nets have unplaced terms. 
[06/15 19:03:06    355s] Type 'man IMPOPT-576' for more detail.
[06/15 19:03:06    355s] **INFO: User settings:
[06/15 19:03:06    355s] setExtractRCMode -engine                    preRoute
[06/15 19:03:06    355s] setUsefulSkewMode -ecoRoute                 false
[06/15 19:03:06    355s] setDelayCalMode -enable_high_fanout         true
[06/15 19:03:06    355s] setDelayCalMode -eng_copyNetPropToNewNet    true
[06/15 19:03:06    355s] setDelayCalMode -engine                     aae
[06/15 19:03:06    355s] setDelayCalMode -ignoreNetLoad              false
[06/15 19:03:06    355s] setOptMode -activeHoldViews                 { default }
[06/15 19:03:06    355s] setOptMode -activeSetupViews                { default }
[06/15 19:03:06    355s] setOptMode -autoSetupViews                  { default}
[06/15 19:03:06    355s] setOptMode -autoTDGRSetupViews              { default}
[06/15 19:03:06    355s] setOptMode -drcMargin                       0
[06/15 19:03:06    355s] setOptMode -fixCap                          true
[06/15 19:03:06    355s] setOptMode -fixDrc                          true
[06/15 19:03:06    355s] setOptMode -fixFanoutLoad                   false
[06/15 19:03:06    355s] setOptMode -fixTran                         true
[06/15 19:03:06    355s] setOptMode -setupTargetSlack                0
[06/15 19:03:06    355s] setPlaceMode -place_design_floorplan_mode   false
[06/15 19:03:06    355s] setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
[06/15 19:03:06    355s] setAnalysisMode -analysisType               single
[06/15 19:03:06    355s] setAnalysisMode -clkSrcPath                 true
[06/15 19:03:06    355s] setAnalysisMode -clockPropagation           sdcControl
[06/15 19:03:06    355s] setAnalysisMode -virtualIPO                 false
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/15 19:03:06    355s] GigaOpt running with 1 threads.
[06/15 19:03:06    355s] Info: 1 threads available for lower-level modules during optimization.
[06/15 19:03:06    355s] Need call spDPlaceInit before registerPrioInstLoc.
[06/15 19:03:06    355s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1197.0M
[06/15 19:03:06    355s] z: 2, totalTracks: 1
[06/15 19:03:06    355s] z: 4, totalTracks: 1
[06/15 19:03:06    355s] z: 6, totalTracks: 1
[06/15 19:03:06    355s] z: 8, totalTracks: 1
[06/15 19:03:06    355s] #spOpts: mergeVia=F 
[06/15 19:03:06    355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1197.0M
[06/15 19:03:06    355s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1197.0M
[06/15 19:03:06    355s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:03:06    355s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1197.0M
[06/15 19:03:06    355s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1213.8M
[06/15 19:03:06    355s] Fast DP-INIT is on for default
[06/15 19:03:06    355s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:03:06    355s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1213.8M
[06/15 19:03:06    355s] OPERPROF:     Starting CMU at level 3, MEM:1213.8M
[06/15 19:03:06    355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1213.8M
[06/15 19:03:06    355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1213.8M
[06/15 19:03:06    355s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1213.8MB).
[06/15 19:03:06    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1213.8M
[06/15 19:03:06    355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1213.8M
[06/15 19:03:06    355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1213.8M
[06/15 19:03:06    355s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:03:06    355s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:03:06    355s] Summary for sequential cells identification: 
[06/15 19:03:06    355s]   Identified SBFF number: 16
[06/15 19:03:06    355s]   Identified MBFF number: 0
[06/15 19:03:06    355s]   Identified SB Latch number: 0
[06/15 19:03:06    355s]   Identified MB Latch number: 0
[06/15 19:03:06    355s]   Not identified SBFF number: 0
[06/15 19:03:06    355s]   Not identified MBFF number: 0
[06/15 19:03:06    355s]   Not identified SB Latch number: 0
[06/15 19:03:06    355s]   Not identified MB Latch number: 0
[06/15 19:03:06    355s]   Number of sequential cells which are not FFs: 13
[06/15 19:03:06    355s]  Visiting view : default
[06/15 19:03:06    355s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:06    355s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:06    355s]  Visiting view : default
[06/15 19:03:06    355s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:06    355s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:06    355s]  Setting StdDelay to 10.10
[06/15 19:03:06    355s] Creating Cell Server, finished. 
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] Creating Lib Analyzer ...
[06/15 19:03:06    355s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    355s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:03:06    355s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:03:06    355s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:03:06    355s] 
[06/15 19:03:06    355s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:03:06    356s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:56 mem=1219.8M
[06/15 19:03:06    356s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:56 mem=1219.8M
[06/15 19:03:06    356s] Creating Lib Analyzer, finished. 
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (IMPOPT-665):	A[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:03:06    356s] Type 'man IMPOPT-665' for more detail.
[06/15 19:03:06    356s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/15 19:03:06    356s] To increase the message display limit, refer to the product command reference manual.
[06/15 19:03:06    356s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1015.3M, totSessionCpu=0:05:56 **
[06/15 19:03:06    356s] *** optDesign -postCTS ***
[06/15 19:03:06    356s] DRC Margin: user margin 0.0
[06/15 19:03:06    356s] Hold Target Slack: user slack 0
[06/15 19:03:06    356s] Setup Target Slack: user slack 0;
[06/15 19:03:06    356s] setUsefulSkewMode -ecoRoute false
[06/15 19:03:06    356s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1219.8M
[06/15 19:03:06    356s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1219.8M
[06/15 19:03:06    356s] Deleting Cell Server ...
[06/15 19:03:06    356s] Deleting Lib Analyzer.
[06/15 19:03:06    356s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:03:06    356s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:03:06    356s] Summary for sequential cells identification: 
[06/15 19:03:06    356s]   Identified SBFF number: 16
[06/15 19:03:06    356s]   Identified MBFF number: 0
[06/15 19:03:06    356s]   Identified SB Latch number: 0
[06/15 19:03:06    356s]   Identified MB Latch number: 0
[06/15 19:03:06    356s]   Not identified SBFF number: 0
[06/15 19:03:06    356s]   Not identified MBFF number: 0
[06/15 19:03:06    356s]   Not identified SB Latch number: 0
[06/15 19:03:06    356s]   Not identified MB Latch number: 0
[06/15 19:03:06    356s]   Number of sequential cells which are not FFs: 13
[06/15 19:03:06    356s]  Visiting view : default
[06/15 19:03:06    356s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:06    356s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:06    356s]  Visiting view : default
[06/15 19:03:06    356s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:06    356s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:06    356s]  Setting StdDelay to 10.10
[06/15 19:03:06    356s] Creating Cell Server, finished. 
[06/15 19:03:06    356s] 
[06/15 19:03:06    356s] Deleting Cell Server ...
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1219.8M
[06/15 19:03:06    356s] All LLGs are deleted
[06/15 19:03:06    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1219.8M
[06/15 19:03:06    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1219.8M
[06/15 19:03:06    356s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1219.8M
[06/15 19:03:06    356s] Start to check current routing status for nets...
[06/15 19:03:06    356s] All nets are already routed correctly.
[06/15 19:03:06    356s] End to check current routing status for nets (mem=1219.8M)
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:06    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] Compute RC Scale Done ...
[06/15 19:03:07    356s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:03:07    356s] ### Creating PhyDesignMc. totSessionCpu=0:05:56 mem=1379.2M
[06/15 19:03:07    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.2M
[06/15 19:03:07    356s] z: 2, totalTracks: 1
[06/15 19:03:07    356s] z: 4, totalTracks: 1
[06/15 19:03:07    356s] z: 6, totalTracks: 1
[06/15 19:03:07    356s] z: 8, totalTracks: 1
[06/15 19:03:07    356s] #spOpts: mergeVia=F 
[06/15 19:03:07    356s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1379.2M
[06/15 19:03:07    356s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1379.2M
[06/15 19:03:07    356s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:03:07    356s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1379.2M
[06/15 19:03:07    356s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1379.2M
[06/15 19:03:07    356s] Fast DP-INIT is on for default
[06/15 19:03:07    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:03:07    356s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:1379.2M
[06/15 19:03:07    356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1379.2M
[06/15 19:03:07    356s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1379.2MB).
[06/15 19:03:07    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1379.2M
[06/15 19:03:07    356s] TotalInstCnt at PhyDesignMc Initialization: 530
[06/15 19:03:07    356s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:56 mem=1379.2M
[06/15 19:03:07    356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1379.2M
[06/15 19:03:07    356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1379.2M
[06/15 19:03:07    356s] TotalInstCnt at PhyDesignMc Destruction: 530
[06/15 19:03:07    356s] GigaOpt Hold Optimizer is used
[06/15 19:03:07    356s] End AAE Lib Interpolated Model. (MEM=1379.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:07    356s] 
[06/15 19:03:07    356s] Creating Lib Analyzer ...
[06/15 19:03:07    356s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:03:07    356s] Summary for sequential cells identification: 
[06/15 19:03:07    356s]   Identified SBFF number: 16
[06/15 19:03:07    356s]   Identified MBFF number: 0
[06/15 19:03:07    356s]   Identified SB Latch number: 0
[06/15 19:03:07    356s]   Identified MB Latch number: 0
[06/15 19:03:07    356s]   Not identified SBFF number: 0
[06/15 19:03:07    356s]   Not identified MBFF number: 0
[06/15 19:03:07    356s]   Not identified SB Latch number: 0
[06/15 19:03:07    356s]   Not identified MB Latch number: 0
[06/15 19:03:07    356s]   Number of sequential cells which are not FFs: 13
[06/15 19:03:07    356s]  Visiting view : default
[06/15 19:03:07    356s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:07    356s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:07    356s]  Visiting view : default
[06/15 19:03:07    356s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:07    356s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:07    356s]  Setting StdDelay to 10.10
[06/15 19:03:07    356s] Creating Cell Server, finished. 
[06/15 19:03:07    356s] 
[06/15 19:03:07    356s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:07    356s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:03:07    356s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:03:07    356s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:03:07    356s] 
[06/15 19:03:07    356s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:03:08    357s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:57 mem=1379.2M
[06/15 19:03:08    357s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:57 mem=1379.2M
[06/15 19:03:08    357s] Creating Lib Analyzer, finished. 
[06/15 19:03:08    357s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:57 mem=1379.2M ***
[06/15 19:03:08    357s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_svsYE2/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_svsYE2 -prefix timingGraph'
[06/15 19:03:08    357s] Done saveTimingGraph
[06/15 19:03:08    357s] Starting delay calculation for Hold views
[06/15 19:03:08    357s] #################################################################################
[06/15 19:03:08    357s] # Design Stage: PreRoute
[06/15 19:03:08    357s] # Design Name: P4_ADDER
[06/15 19:03:08    357s] # Design Mode: 90nm
[06/15 19:03:08    357s] # Analysis Mode: MMMC Non-OCV 
[06/15 19:03:08    357s] # Parasitics Mode: No SPEF/RCDB 
[06/15 19:03:08    357s] # Signoff Settings: SI Off 
[06/15 19:03:08    357s] #################################################################################
[06/15 19:03:08    357s] Calculate delays in Single mode...
[06/15 19:03:08    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 1367.6M, InitMEM = 1367.6M)
[06/15 19:03:08    357s] Start delay calculation (fullDC) (1 T). (MEM=1367.64)
[06/15 19:03:08    357s] End AAE Lib Interpolated Model. (MEM=1379.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:09    358s] Total number of fetched objects 595
[06/15 19:03:09    358s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:09    358s] End delay calculation. (MEM=1347.15 CPU=0:00:00.3 REAL=0:00:01.0)
[06/15 19:03:09    358s] End delay calculation (fullDC). (MEM=1347.15 CPU=0:00:00.3 REAL=0:00:01.0)
[06/15 19:03:09    358s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1347.2M) ***
[06/15 19:03:09    358s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:58 mem=1347.2M)
[06/15 19:03:09    358s] 
[06/15 19:03:09    358s] Active hold views:
[06/15 19:03:09    358s]  default
[06/15 19:03:09    358s]   Dominating endpoints: 0
[06/15 19:03:09    358s]   Dominating TNS: -0.000
[06/15 19:03:09    358s] 
[06/15 19:03:09    358s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:05:58 mem=1362.4M ***
[06/15 19:03:09    358s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:05:58 mem=1362.4M ***
[06/15 19:03:09    358s] Running 'restoreTimingGraph -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_svsYE2/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_svsYE2 -prefix timingGraph'
[06/15 19:03:09    358s] Done restoreTimingGraph
[06/15 19:03:09    358s] Done building cte setup timing graph (fixHold) cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:05:59 mem=1375.7M ***
[06/15 19:03:10    359s] *info: category slack lower bound [L 0.0] default
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s]          WNS    reg2regWNS
[06/15 19:03:10    359s]     0.004 ns      0.004 ns
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s] Deleting Cell Server ...
[06/15 19:03:10    359s] Deleting Lib Analyzer.
[06/15 19:03:10    359s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:03:10    359s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:03:10    359s] Summary for sequential cells identification: 
[06/15 19:03:10    359s]   Identified SBFF number: 16
[06/15 19:03:10    359s]   Identified MBFF number: 0
[06/15 19:03:10    359s]   Identified SB Latch number: 0
[06/15 19:03:10    359s]   Identified MB Latch number: 0
[06/15 19:03:10    359s]   Not identified SBFF number: 0
[06/15 19:03:10    359s]   Not identified MBFF number: 0
[06/15 19:03:10    359s]   Not identified SB Latch number: 0
[06/15 19:03:10    359s]   Not identified MB Latch number: 0
[06/15 19:03:10    359s]   Number of sequential cells which are not FFs: 13
[06/15 19:03:10    359s]  Visiting view : default
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:10    359s]  Visiting view : default
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:10    359s]  Setting StdDelay to 10.10
[06/15 19:03:10    359s] Creating Cell Server, finished. 
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] Deleting Cell Server ...
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] Creating Lib Analyzer ...
[06/15 19:03:10    359s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:03:10    359s] Summary for sequential cells identification: 
[06/15 19:03:10    359s]   Identified SBFF number: 16
[06/15 19:03:10    359s]   Identified MBFF number: 0
[06/15 19:03:10    359s]   Identified SB Latch number: 0
[06/15 19:03:10    359s]   Identified MB Latch number: 0
[06/15 19:03:10    359s]   Not identified SBFF number: 0
[06/15 19:03:10    359s]   Not identified MBFF number: 0
[06/15 19:03:10    359s]   Not identified SB Latch number: 0
[06/15 19:03:10    359s]   Not identified MB Latch number: 0
[06/15 19:03:10    359s]   Number of sequential cells which are not FFs: 13
[06/15 19:03:10    359s]  Visiting view : default
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:10    359s]  Visiting view : default
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:10    359s]  Setting StdDelay to 10.10
[06/15 19:03:10    359s] Creating Cell Server, finished. 
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:03:10    359s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:03:10    359s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:03:10    359s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:03:10    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:00 mem=1391.7M
[06/15 19:03:10    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:00 mem=1391.7M
[06/15 19:03:10    359s] Creating Lib Analyzer, finished. 
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[06/15 19:03:10    359s] *Info: worst delay setup view: default
[06/15 19:03:10    359s] Footprint list for hold buffering (delay unit: ps)
[06/15 19:03:10    359s] =================================================================
[06/15 19:03:10    359s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/15 19:03:10    359s] ------------------------------------------------------------------
[06/15 19:03:10    359s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[06/15 19:03:10    359s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[06/15 19:03:10    359s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[06/15 19:03:10    359s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[06/15 19:03:10    359s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[06/15 19:03:10    359s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[06/15 19:03:10    359s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[06/15 19:03:10    359s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[06/15 19:03:10    359s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[06/15 19:03:10    359s] =================================================================
[06/15 19:03:10    359s] Hold Timer stdDelay = 10.1ps
[06/15 19:03:10    359s]  Visiting view : default
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:03:10    359s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:03:10    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1391.7M
[06/15 19:03:10    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1391.7M
[06/15 19:03:10    359s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1159.4M, totSessionCpu=0:06:00 **
[06/15 19:03:10    359s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:59.8/0:23:26.4 (0.3), mem = 1363.7M
[06/15 19:03:10    359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.5
[06/15 19:03:10    359s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1363.7M
[06/15 19:03:10    359s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1363.7M
[06/15 19:03:10    359s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/15 19:03:10    359s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/15 19:03:10    359s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/15 19:03:10    359s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/15 19:03:10    359s] *info: Run optDesign holdfix with 1 thread.
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s]    Hold Timing Summary  - Initial 
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s]  Target slack:       0.0000 ns
[06/15 19:03:10    359s]  View: default 
[06/15 19:03:10    359s]    WNS:  200000.0000
[06/15 19:03:10    359s]    TNS:       0.0000
[06/15 19:03:10    359s]    VP :            0
[06/15 19:03:10    359s]    Worst hold path end point: S[20] 
[06/15 19:03:10    359s] --------------------------------------------------- 
[06/15 19:03:10    359s] *** Hold timing is met. Hold fixing is not needed 
[06/15 19:03:10    359s] **INFO: total 0 insts, 0 nets marked don't touch
[06/15 19:03:10    359s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/15 19:03:10    359s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] Capturing REF for hold ...
[06/15 19:03:10    359s]    Hold Timing Snapshot: (REF)
[06/15 19:03:10    359s]              All PG WNS: 0.000
[06/15 19:03:10    359s]              All PG TNS: 0.000
[06/15 19:03:10    359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.5
[06/15 19:03:10    359s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:59.8/0:23:26.4 (0.3), mem = 1364.7M
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] =============================================================================================
[06/15 19:03:10    359s]  Step TAT Report for HoldOpt #1
[06/15 19:03:10    359s] =============================================================================================
[06/15 19:03:10    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:03:10    359s] ---------------------------------------------------------------------------------------------
[06/15 19:03:10    359s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[06/15 19:03:10    359s] [ TimingUpdate           ]      5   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    0.9
[06/15 19:03:10    359s] [ FullDelayCalc          ]      1   0:00:00.4  (  11.8 % )     0:00:00.4 /  0:00:00.4    0.9
[06/15 19:03:10    359s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:10    359s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/15 19:03:10    359s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[06/15 19:03:10    359s] [ SlackTraversorInit     ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[06/15 19:03:10    359s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[06/15 19:03:10    359s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  36.9 % )     0:00:01.3 /  0:00:01.3    1.0
[06/15 19:03:10    359s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[06/15 19:03:10    359s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:03:10    359s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[06/15 19:03:10    359s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[06/15 19:03:10    359s] [ MISC                   ]          0:00:01.5  (  44.1 % )     0:00:01.5 /  0:00:01.4    1.0
[06/15 19:03:10    359s] ---------------------------------------------------------------------------------------------
[06/15 19:03:10    359s]  HoldOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.3    1.0
[06/15 19:03:10    359s] ---------------------------------------------------------------------------------------------
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] Active setup views:
[06/15 19:03:10    359s]  default
[06/15 19:03:10    359s]   Dominating endpoints: 0
[06/15 19:03:10    359s]   Dominating TNS: -0.000
[06/15 19:03:10    359s] 
[06/15 19:03:10    359s] Reported timing to dir ./timingReports
[06/15 19:03:10    359s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1161.4M, totSessionCpu=0:06:00 **
[06/15 19:03:10    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1364.7M
[06/15 19:03:10    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1364.7M
[06/15 19:03:10    359s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_rdULYh/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_rdULYh -prefix timingGraph'
[06/15 19:03:11    360s] Done saveTimingGraph
[06/15 19:03:11    360s] Starting delay calculation for Hold views
[06/15 19:03:11    360s] #################################################################################
[06/15 19:03:11    360s] # Design Stage: PreRoute
[06/15 19:03:11    360s] # Design Name: P4_ADDER
[06/15 19:03:11    360s] # Design Mode: 90nm
[06/15 19:03:11    360s] # Analysis Mode: MMMC Non-OCV 
[06/15 19:03:11    360s] # Parasitics Mode: No SPEF/RCDB 
[06/15 19:03:11    360s] # Signoff Settings: SI Off 
[06/15 19:03:11    360s] #################################################################################
[06/15 19:03:11    360s] Calculate delays in Single mode...
[06/15 19:03:11    360s] Topological Sorting (REAL = 0:00:00.0, MEM = 1383.7M, InitMEM = 1383.7M)
[06/15 19:03:11    360s] Start delay calculation (fullDC) (1 T). (MEM=1383.73)
[06/15 19:03:11    360s] End AAE Lib Interpolated Model. (MEM=1395.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:11    360s] Total number of fetched objects 595
[06/15 19:03:11    360s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:03:11    360s] End delay calculation. (MEM=1363.97 CPU=0:00:00.3 REAL=0:00:00.0)
[06/15 19:03:11    360s] End delay calculation (fullDC). (MEM=1363.97 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:03:11    360s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1364.0M) ***
[06/15 19:03:11    360s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:06:01 mem=1364.0M)
[06/15 19:03:12    361s] Running 'restoreTimingGraph -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_rdULYh/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_rdULYh -prefix timingGraph'
[06/15 19:03:12    361s] Done restoreTimingGraph
[06/15 19:03:15    361s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.2, REAL=0:00:05.0, MEM=1354.3M
[06/15 19:03:15    361s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1159.7M, totSessionCpu=0:06:02 **
[06/15 19:03:15    361s] *** Finished optDesign ***
[06/15 19:03:15    361s] Info: pop threads available for lower-level modules during optimization.
[06/15 19:03:15    361s] Deleting Lib Analyzer.
[06/15 19:03:15    362s] Info: Destroy the CCOpt slew target map.
[06/15 19:03:15    362s] clean pInstBBox. size 0
[06/15 19:03:15    362s] All LLGs are deleted
[06/15 19:03:15    362s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1354.3M
[06/15 19:03:15    362s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1354.3M
[06/15 19:03:15    362s] 
[06/15 19:03:15    362s] =============================================================================================
[06/15 19:03:15    362s]  Final TAT Report for optDesign
[06/15 19:03:15    362s] =============================================================================================
[06/15 19:03:15    362s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:03:15    362s] ---------------------------------------------------------------------------------------------
[06/15 19:03:15    362s] [ HoldOpt                ]      1   0:00:02.9  (  30.9 % )     0:00:03.4 /  0:00:03.3    1.0
[06/15 19:03:15    362s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:03:15    362s] [ TimingUpdate           ]      9   0:00:00.1  (   0.7 % )     0:00:00.9 /  0:00:00.8    1.0
[06/15 19:03:15    362s] [ FullDelayCalc          ]      2   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:00.8    1.0
[06/15 19:03:15    362s] [ OptSummaryReport       ]      2   0:00:01.6  (  17.4 % )     0:00:04.9 /  0:00:02.2    0.5
[06/15 19:03:15    362s] [ TimingReport           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/15 19:03:15    362s] [ DrvReport              ]      2   0:00:02.7  (  28.7 % )     0:00:02.7 /  0:00:00.1    0.0
[06/15 19:03:15    362s] [ GenerateReports        ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:03:15    362s] [ MISC                   ]          0:00:01.1  (  11.7 % )     0:00:01.1 /  0:00:01.1    1.0
[06/15 19:03:15    362s] ---------------------------------------------------------------------------------------------
[06/15 19:03:15    362s]  optDesign TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:06.6    0.7
[06/15 19:03:15    362s] ---------------------------------------------------------------------------------------------
[06/15 19:03:15    362s] 
[06/15 19:03:15    362s] Deleting Cell Server ...
[06/15 19:03:52    369s] <CMD> getFillerMode -quiet
[06/15 19:05:27    390s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[06/15 19:05:27    390s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1354.3M
[06/15 19:05:27    390s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1354.3M
[06/15 19:05:27    390s] z: 2, totalTracks: 1
[06/15 19:05:27    390s] z: 4, totalTracks: 1
[06/15 19:05:27    390s] z: 6, totalTracks: 1
[06/15 19:05:27    390s] z: 8, totalTracks: 1
[06/15 19:05:27    390s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1354.3M
[06/15 19:05:27    390s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1354.3M
[06/15 19:05:27    390s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:05:27    390s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1354.3M
[06/15 19:05:27    390s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.050, REAL:0.021, MEM:1371.0M
[06/15 19:05:27    390s] SiteArray: non-trimmed site array dimensions = 22 x 171
[06/15 19:05:27    390s] SiteArray: use 24,576 bytes
[06/15 19:05:27    390s] SiteArray: current memory after site array memory allocation 1371.0M
[06/15 19:05:27    390s] SiteArray: FP blocked sites are writable
[06/15 19:05:27    390s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:05:27    390s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1371.0M
[06/15 19:05:27    390s] Process 8742 wires and vias for routing blockage and capacity analysis
[06/15 19:05:27    390s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.005, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.035, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.035, MEM:1371.0M
[06/15 19:05:27    390s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1371.0MB).
[06/15 19:05:27    390s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.040, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1371.0M
[06/15 19:05:27    390s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/15 19:05:27    390s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1371.0M
[06/15 19:05:27    390s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/15 19:05:27    390s] AddFiller main function time CPU:0.107, REAL:0.110
[06/15 19:05:27    390s] Filler instance commit time CPU:0.050, REAL:0.050
[06/15 19:05:27    390s] *INFO: Adding fillers to top-module.
[06/15 19:05:27    390s] *INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILLER).
[06/15 19:05:27    390s] *INFO:   Added 3 filler insts (cell FILLCELL_X16 / prefix FILLER).
[06/15 19:05:27    390s] *INFO:   Added 21 filler insts (cell FILLCELL_X8 / prefix FILLER).
[06/15 19:05:27    390s] *INFO:   Added 158 filler insts (cell FILLCELL_X4 / prefix FILLER).
[06/15 19:05:27    390s] *INFO:   Added 763 filler insts (cell FILLCELL_X1 / prefix FILLER).
[06/15 19:05:27    390s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[06/15 19:05:27    390s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.110, REAL:0.111, MEM:1371.0M
[06/15 19:05:27    390s] *INFO: Total 945 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[06/15 19:05:27    390s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.110, REAL:0.112, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1371.0M
[06/15 19:05:27    390s] For 945 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[06/15 19:05:27    390s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.110, REAL:0.113, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.110, REAL:0.113, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1371.0M
[06/15 19:05:27    390s] All LLGs are deleted
[06/15 19:05:27    390s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.006, MEM:1371.0M
[06/15 19:05:27    390s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.180, REAL:0.163, MEM:1371.0M
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[06/15 19:06:02    397s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[06/15 19:06:02    397s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[06/15 19:06:02    397s] Running Native NanoRoute ...
[06/15 19:06:02    397s] <CMD> routeDesign -globalDetail
[06/15 19:06:02    397s] ### Time Record (routeDesign) is installed.
[06/15 19:06:02    397s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[06/15 19:06:02    397s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.83 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    397s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/15 19:06:02    397s] **INFO: User settings:
[06/15 19:06:02    397s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/15 19:06:02    397s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/15 19:06:02    397s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[06/15 19:06:02    397s] setNanoRouteMode -routeWithSiDriven                             false
[06/15 19:06:02    397s] setNanoRouteMode -routeWithTimingDriven                         false
[06/15 19:06:02    397s] setNanoRouteMode -timingEngine                                  {}
[06/15 19:06:02    397s] setExtractRCMode -engine                                        preRoute
[06/15 19:06:02    397s] setDelayCalMode -enable_high_fanout                             true
[06/15 19:06:02    397s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/15 19:06:02    397s] setDelayCalMode -engine                                         aae
[06/15 19:06:02    397s] setDelayCalMode -ignoreNetLoad                                  false
[06/15 19:06:02    397s] setSIMode -separate_delta_delay_on_data                         true
[06/15 19:06:02    397s] 
[06/15 19:06:02    397s] #**INFO: setDesignMode -flowEffort standard
[06/15 19:06:02    397s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/15 19:06:02    397s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/15 19:06:02    397s] OPERPROF: Starting checkPlace at level 1, MEM:1290.0M
[06/15 19:06:02    397s] z: 2, totalTracks: 1
[06/15 19:06:02    397s] z: 4, totalTracks: 1
[06/15 19:06:02    397s] z: 6, totalTracks: 1
[06/15 19:06:02    397s] z: 8, totalTracks: 1
[06/15 19:06:02    397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.0M
[06/15 19:06:02    397s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1290.0M
[06/15 19:06:02    397s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:06:02    397s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1290.0M
[06/15 19:06:02    397s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1290.0M
[06/15 19:06:02    397s] SiteArray: non-trimmed site array dimensions = 22 x 171
[06/15 19:06:02    397s] SiteArray: use 24,576 bytes
[06/15 19:06:02    397s] SiteArray: current memory after site array memory allocation 1290.0M
[06/15 19:06:02    397s] SiteArray: FP blocked sites are writable
[06/15 19:06:02    397s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1290.0M
[06/15 19:06:02    397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1290.0M
[06/15 19:06:02    397s] Begin checking placement ... (start mem=1290.0M, init mem=1290.0M)
[06/15 19:06:02    397s] 
[06/15 19:06:02    397s] Running CheckPlace using 1 thread in normal mode...
[06/15 19:06:02    397s] 
[06/15 19:06:02    397s] ...checkPlace normal is done!
[06/15 19:06:02    397s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1290.0M
[06/15 19:06:02    397s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1290.0M
[06/15 19:06:02    397s] *info: Placed = 1475          
[06/15 19:06:02    397s] *info: Unplaced = 0           
[06/15 19:06:02    397s] Placement Density:100.00%(1001/1001)
[06/15 19:06:02    397s] Placement Density (including fixed std cells):100.00%(1001/1001)
[06/15 19:06:02    397s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1290.0M
[06/15 19:06:02    397s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1290.0M
[06/15 19:06:02    397s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1290.0M)
[06/15 19:06:02    397s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.041, MEM:1290.0M
[06/15 19:06:02    397s] 
[06/15 19:06:02    397s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/15 19:06:02    397s] *** Changed status on (0) nets in Clock.
[06/15 19:06:02    397s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1290.0M) ***
[06/15 19:06:02    398s] 
[06/15 19:06:02    398s] globalDetailRoute
[06/15 19:06:02    398s] 
[06/15 19:06:02    398s] ### Time Record (globalDetailRoute) is installed.
[06/15 19:06:02    398s] #Start globalDetailRoute on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### Time Record (Pre Callback) is installed.
[06/15 19:06:02    398s] ### Time Record (Pre Callback) is uninstalled.
[06/15 19:06:02    398s] ### Time Record (DB Import) is installed.
[06/15 19:06:02    398s] ### Time Record (Timing Data Generation) is installed.
[06/15 19:06:02    398s] ### Time Record (Timing Data Generation) is uninstalled.
[06/15 19:06:02    398s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[31] of net A[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[30] of net A[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[29] of net A[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[28] of net A[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[27] of net A[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[26] of net A[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[25] of net A[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[24] of net A[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[23] of net A[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[22] of net A[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[21] of net A[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[20] of net A[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[19] of net A[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[18] of net A[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[17] of net A[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[16] of net A[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[15] of net A[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[14] of net A[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[13] of net A[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[12] of net A[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:06:02    398s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/15 19:06:02    398s] #To increase the message display limit, refer to the product command reference manual.
[06/15 19:06:02    398s] ### Net info: total nets: 615
[06/15 19:06:02    398s] ### Net info: dirty nets: 0
[06/15 19:06:02    398s] ### Net info: marked as disconnected nets: 0
[06/15 19:06:02    398s] #num needed restored net=0
[06/15 19:06:02    398s] #need_extraction net=0 (total=615)
[06/15 19:06:02    398s] ### Net info: fully routed nets: 0
[06/15 19:06:02    398s] ### Net info: trivial (< 2 pins) nets: 37
[06/15 19:06:02    398s] ### Net info: unrouted nets: 578
[06/15 19:06:02    398s] ### Net info: re-extraction nets: 0
[06/15 19:06:02    398s] ### Net info: ignored nets: 0
[06/15 19:06:02    398s] ### Net info: skip routing nets: 0
[06/15 19:06:02    398s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/15 19:06:02    398s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/15 19:06:02    398s] ### import design signature (5): route=1336379657 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1323970970 dirty_area=1432227602 del_dirty_area=0 cell=1934431269 placement=1776702645 pin_access=1 halo=0
[06/15 19:06:02    398s] ### Time Record (DB Import) is uninstalled.
[06/15 19:06:02    398s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[06/15 19:06:02    398s] #RTESIG:78da8dcf3f4fc330100570663ec593db21480ddc396eecac48ac802a6045863869a4d491
[06/15 19:06:02    398s] #       6c67e0db63c4044affdc78f7d3d3bdd5faed610721e996b98c5cd13be37127890cc952ca
[06/15 19:06:02    398s] #       adbe9379c5e5ebbdb85ead9f9e5f64dda0b36374283ea669dca0fdf2f6307ca2759d9dc7
[06/15 19:06:02    398s] #       84e8521a7c7ff3cb1529108ac127d7bbb0c11c5df8478ce1bf890b862ba3c1f949fa1914
[06/15 19:06:02    398s] #       dd38d9b42c15cbf371ca5c80b68d82d80ffd5ea08829e4cbb2ab3541c4647d6b439badf3
[06/15 19:06:02    398s] #       f3e19864083f797752995a2185f9e46f4da5cf1768145d80746e79b4e1d5372d7aa34a
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### Time Record (Data Preparation) is installed.
[06/15 19:06:02    398s] #RTESIG:78da8dd0b14ec330100660669ee297db21480ddc396eecac48ac802a60ad0c71d248a923
[06/15 19:06:02    398s] #       c5cec0db636002a54d3d9e3fddfd77abf5dbc30e42d22d731eb8a03de37127890cc95cca
[06/15 19:06:02    398s] #       adbe93a9c4f9ebbdb85ead9f9e5f6459a1b17d70c8de87a1dfa0fef4f6d87da0768d9dfa
[06/15 19:06:02    398s] #       88e062ec7c7bf3cb152910b2ce47d7ba718329b8f11f3186ff769c315c180d4e21e9fb21
[06/15 19:06:02    398s] #       6bfac1c679a9582eb753e602b4ad14c4a16b0f02598863fa9977a5268810adafed5827eb
[06/15 19:06:02    398s] #       fc743c2519c20fde9d559a4a889f740b834da910c7e9ec1255a19737ad145d80743ac7c9
[06/15 19:06:02    398s] #       44575f639baffc
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:06:02    398s] ### Time Record (Global Routing) is installed.
[06/15 19:06:02    398s] ### Time Record (Global Routing) is uninstalled.
[06/15 19:06:02    398s] ### Time Record (Data Preparation) is installed.
[06/15 19:06:02    398s] #Start routing data preparation on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Minimum voltage of a net in the design = 0.000.
[06/15 19:06:02    398s] #Maximum voltage of a net in the design = 1.100.
[06/15 19:06:02    398s] #Voltage range [0.000 - 1.100] has 597 nets.
[06/15 19:06:02    398s] #Voltage range [0.000 - 0.000] has 9 nets.
[06/15 19:06:02    398s] #Voltage range [1.100 - 1.100] has 9 nets.
[06/15 19:06:02    398s] ### Time Record (Cell Pin Access) is installed.
[06/15 19:06:02    398s] #Rebuild pin access data for design.
[06/15 19:06:02    398s] #Initial pin access analysis.
[06/15 19:06:02    398s] #Detail pin access analysis.
[06/15 19:06:02    398s] ### Time Record (Cell Pin Access) is uninstalled.
[06/15 19:06:02    398s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/15 19:06:02    398s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/15 19:06:02    398s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/15 19:06:02    398s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:06:02    398s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:06:02    398s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:06:02    398s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/15 19:06:02    398s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/15 19:06:02    398s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/15 19:06:02    398s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/15 19:06:02    398s] #Monitoring time of adding inner blkg by smac
[06/15 19:06:02    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.59 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] #Regenerating Ggrids automatically.
[06/15 19:06:02    398s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/15 19:06:02    398s] #Using automatically generated G-grids.
[06/15 19:06:02    398s] #Done routing data preparation.
[06/15 19:06:02    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.96 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Finished routing data preparation on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Cpu time = 00:00:00
[06/15 19:06:02    398s] #Elapsed time = 00:00:00
[06/15 19:06:02    398s] #Increased memory = 5.79 (MB)
[06/15 19:06:02    398s] #Total memory = 1089.05 (MB)
[06/15 19:06:02    398s] #Peak memory = 1198.21 (MB)
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:06:02    398s] ### Time Record (Global Routing) is installed.
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Start global routing on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Start global routing initialization on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Number of eco nets is 0
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Start global routing data preparation on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### build_merged_routing_blockage_rect_list starts on Thu Jun 15 19:06:02 2023 with memory = 1089.11 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] #Start routing resource analysis on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### init_is_bin_blocked starts on Thu Jun 15 19:06:02 2023 with memory = 1089.14 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jun 15 19:06:02 2023 with memory = 1089.17 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### adjust_flow_cap starts on Thu Jun 15 19:06:02 2023 with memory = 1089.28 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### adjust_partial_route_blockage starts on Thu Jun 15 19:06:02 2023 with memory = 1089.28 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### set_via_blocked starts on Thu Jun 15 19:06:02 2023 with memory = 1089.28 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### copy_flow starts on Thu Jun 15 19:06:02 2023 with memory = 1089.28 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] #Routing resource analysis is done on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### report_flow_cap starts on Thu Jun 15 19:06:02 2023 with memory = 1089.29 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] #  Resource Analysis:
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/15 19:06:02    398s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/15 19:06:02    398s] #  --------------------------------------------------------------
[06/15 19:06:02    398s] #  metal1         H         292           0         380    51.58%
[06/15 19:06:02    398s] #  metal2         V         225           0         380     0.00%
[06/15 19:06:02    398s] #  metal3         H         292           0         380     0.00%
[06/15 19:06:02    398s] #  metal4         V         152           0         380     0.00%
[06/15 19:06:02    398s] #  metal5         H         145           0         380     0.00%
[06/15 19:06:02    398s] #  metal6         V         152           0         380     0.00%
[06/15 19:06:02    398s] #  metal7         H          48           0         380     0.00%
[06/15 19:06:02    398s] #  metal8         V          50           0         380     8.16%
[06/15 19:06:02    398s] #  metal9         H          15           5         380    36.84%
[06/15 19:06:02    398s] #  metal10        V          13           8         380    34.21%
[06/15 19:06:02    398s] #  --------------------------------------------------------------
[06/15 19:06:02    398s] #  Total                   1384       6.31%        3800    13.08%
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### analyze_m2_tracks starts on Thu Jun 15 19:06:02 2023 with memory = 1089.29 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### report_initial_resource starts on Thu Jun 15 19:06:02 2023 with memory = 1089.30 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### mark_pg_pins_accessibility starts on Thu Jun 15 19:06:02 2023 with memory = 1089.31 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### set_net_region starts on Thu Jun 15 19:06:02 2023 with memory = 1089.31 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Global routing data preparation is done on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.32 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] ### prepare_level starts on Thu Jun 15 19:06:02 2023 with memory = 1089.33 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### init level 1 starts on Thu Jun 15 19:06:02 2023 with memory = 1089.34 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### Level 1 hgrid = 20 X 19
[06/15 19:06:02    398s] ### prepare_level_flow starts on Thu Jun 15 19:06:02 2023 with memory = 1089.38 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #Global routing initialization is done on Thu Jun 15 19:06:02 2023
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.39 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] #
[06/15 19:06:02    398s] #start global routing iteration 1...
[06/15 19:06:02    398s] ### init_flow_edge starts on Thu Jun 15 19:06:02 2023 with memory = 1089.44 (MB), peak = 1198.21 (MB)
[06/15 19:06:02    398s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:02    398s] ### routing at level 1 (topmost level) iter 0
[06/15 19:06:03    398s] ### measure_qor starts on Thu Jun 15 19:06:03 2023 with memory = 1091.94 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### measure_congestion starts on Thu Jun 15 19:06:03 2023 with memory = 1091.95 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.92 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #start global routing iteration 2...
[06/15 19:06:03    398s] ### routing at level 1 (topmost level) iter 1
[06/15 19:06:03    398s] ### measure_qor starts on Thu Jun 15 19:06:03 2023 with memory = 1092.01 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### measure_congestion starts on Thu Jun 15 19:06:03 2023 with memory = 1092.01 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.01 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### route_end starts on Thu Jun 15 19:06:03 2023 with memory = 1092.02 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Total number of trivial nets (e.g. < 2 pins) = 37 (skipped).
[06/15 19:06:03    398s] #Total number of routable nets = 578.
[06/15 19:06:03    398s] #Total number of nets in the design = 615.
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #578 routable nets have only global wires.
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Routed nets constraints summary:
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #        Rules   Unconstrained  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #      Default             578  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #        Total             578  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Routing constraints summary of the whole design:
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #        Rules   Unconstrained  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #      Default             578  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #        Total             578  
[06/15 19:06:03    398s] #-----------------------------
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### cal_base_flow starts on Thu Jun 15 19:06:03 2023 with memory = 1092.02 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### init_flow_edge starts on Thu Jun 15 19:06:03 2023 with memory = 1092.02 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### cal_flow starts on Thu Jun 15 19:06:03 2023 with memory = 1092.15 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### report_overcon starts on Thu Jun 15 19:06:03 2023 with memory = 1092.17 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #                 OverCon          
[06/15 19:06:03    398s] #                  #Gcell    %Gcell
[06/15 19:06:03    398s] #     Layer           (1)   OverCon  Flow/Cap
[06/15 19:06:03    398s] #  ----------------------------------------------
[06/15 19:06:03    398s] #  metal1        0(0.00%)   (0.00%)     0.52  
[06/15 19:06:03    398s] #  metal2        0(0.00%)   (0.00%)     0.38  
[06/15 19:06:03    398s] #  metal3        0(0.00%)   (0.00%)     0.21  
[06/15 19:06:03    398s] #  metal4        0(0.00%)   (0.00%)     0.11  
[06/15 19:06:03    398s] #  metal5        0(0.00%)   (0.00%)     0.04  
[06/15 19:06:03    398s] #  metal6        0(0.00%)   (0.00%)     0.09  
[06/15 19:06:03    398s] #  metal7        0(0.00%)   (0.00%)     0.11  
[06/15 19:06:03    398s] #  metal8        0(0.00%)   (0.00%)     0.13  
[06/15 19:06:03    398s] #  metal9        0(0.00%)   (0.00%)     0.18  
[06/15 19:06:03    398s] #  metal10       0(0.00%)   (0.00%)     0.00  
[06/15 19:06:03    398s] #  ----------------------------------------------
[06/15 19:06:03    398s] #     Total      0(0.00%)   (0.00%)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/15 19:06:03    398s] #  Overflow after GR: 0.00% H + 0.00% V
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### cal_base_flow starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### init_flow_edge starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### cal_flow starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### export_cong_map starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### PDZT_Export::export_cong_map starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### import_cong_map starts on Thu Jun 15 19:06:03 2023 with memory = 1092.18 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #Hotspot report including placement blocked areas
[06/15 19:06:03    398s] OPERPROF: Starting HotSpotCal at level 1, MEM:1293.8M
[06/15 19:06:03    398s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/15 19:06:03    398s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/15 19:06:03    398s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/15 19:06:03    398s] [hotspot] |   metal1(H)    |             18.00 |             18.00 |     5.59    11.20    33.59    33.59 |
[06/15 19:06:03    398s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] |   metal9(H)    |              5.00 |              5.00 |    39.20     5.59    42.76    33.59 |
[06/15 19:06:03    398s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[06/15 19:06:03    398s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/15 19:06:03    398s] [hotspot] |      worst     | (metal1)    18.00 | (metal1)    18.00 |                                     |
[06/15 19:06:03    398s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/15 19:06:03    398s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[06/15 19:06:03    398s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/15 19:06:03    398s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/15 19:06:03    398s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/15 19:06:03    398s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/15 19:06:03    398s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1293.8M
[06/15 19:06:03    398s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### update starts on Thu Jun 15 19:06:03 2023 with memory = 1092.19 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #Complete Global Routing.
[06/15 19:06:03    398s] #Total wire length = 2627 um.
[06/15 19:06:03    398s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal1 = 74 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal2 = 1124 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal3 = 1179 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:06:03    398s] #Total number of vias = 2175
[06/15 19:06:03    398s] #Up-Via Summary (total 2175):
[06/15 19:06:03    398s] #           
[06/15 19:06:03    398s] #-----------------------
[06/15 19:06:03    398s] # metal1           1506
[06/15 19:06:03    398s] # metal2            647
[06/15 19:06:03    398s] # metal3             22
[06/15 19:06:03    398s] #-----------------------
[06/15 19:06:03    398s] #                  2175 
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### report_overcon starts on Thu Jun 15 19:06:03 2023 with memory = 1092.64 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### report_overcon starts on Thu Jun 15 19:06:03 2023 with memory = 1092.64 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #Max overcon = 0 track.
[06/15 19:06:03    398s] #Total overcon = 0.00%.
[06/15 19:06:03    398s] #Worst layer Gcell overcon rate = 0.00%.
[06/15 19:06:03    398s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### global_route design signature (8): route=528463895 net_attr=622214857
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Global routing statistics:
[06/15 19:06:03    398s] #Cpu time = 00:00:00
[06/15 19:06:03    398s] #Elapsed time = 00:00:00
[06/15 19:06:03    398s] #Increased memory = 3.14 (MB)
[06/15 19:06:03    398s] #Total memory = 1092.20 (MB)
[06/15 19:06:03    398s] #Peak memory = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Finished global routing on Thu Jun 15 19:06:03 2023
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### Time Record (Global Routing) is uninstalled.
[06/15 19:06:03    398s] ### Time Record (Data Preparation) is installed.
[06/15 19:06:03    398s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:06:03    398s] ### track-assign external-init starts on Thu Jun 15 19:06:03 2023 with memory = 1092.20 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### Time Record (Track Assignment) is installed.
[06/15 19:06:03    398s] ### Time Record (Track Assignment) is uninstalled.
[06/15 19:06:03    398s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.21 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### track-assign engine-init starts on Thu Jun 15 19:06:03 2023 with memory = 1092.21 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] ### Time Record (Track Assignment) is installed.
[06/15 19:06:03    398s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### track-assign core-engine starts on Thu Jun 15 19:06:03 2023 with memory = 1092.26 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #Start Track Assignment.
[06/15 19:06:03    398s] #Done with 420 horizontal wires in 1 hboxes and 424 vertical wires in 1 hboxes.
[06/15 19:06:03    398s] #Done with 92 horizontal wires in 1 hboxes and 98 vertical wires in 1 hboxes.
[06/15 19:06:03    398s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Track assignment summary:
[06/15 19:06:03    398s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/15 19:06:03    398s] #------------------------------------------------------------------------
[06/15 19:06:03    398s] # metal1        71.24 	  3.30%  	  0.00% 	  3.30%
[06/15 19:06:03    398s] # metal2      1120.00 	  0.03%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal3      1147.99 	  0.11%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal4       255.50 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[06/15 19:06:03    398s] #------------------------------------------------------------------------
[06/15 19:06:03    398s] # All        2594.73  	  0.15% 	  0.00% 	  0.00%
[06/15 19:06:03    398s] #Complete Track Assignment.
[06/15 19:06:03    398s] #Total wire length = 2810 um.
[06/15 19:06:03    398s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal1 = 210 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal2 = 1101 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal3 = 1244 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal4 = 255 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:06:03    398s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:06:03    398s] #Total number of vias = 2175
[06/15 19:06:03    398s] #Up-Via Summary (total 2175):
[06/15 19:06:03    398s] #           
[06/15 19:06:03    398s] #-----------------------
[06/15 19:06:03    398s] # metal1           1506
[06/15 19:06:03    398s] # metal2            647
[06/15 19:06:03    398s] # metal3             22
[06/15 19:06:03    398s] #-----------------------
[06/15 19:06:03    398s] #                  2175 
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] ### track_assign design signature (11): route=803952271
[06/15 19:06:03    398s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:03    398s] ### Time Record (Track Assignment) is uninstalled.
[06/15 19:06:03    398s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.49 (MB), peak = 1198.21 (MB)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/15 19:06:03    398s] #Cpu time = 00:00:01
[06/15 19:06:03    398s] #Elapsed time = 00:00:01
[06/15 19:06:03    398s] #Increased memory = 9.29 (MB)
[06/15 19:06:03    398s] #Total memory = 1092.50 (MB)
[06/15 19:06:03    398s] #Peak memory = 1198.21 (MB)
[06/15 19:06:03    398s] ### Time Record (Detail Routing) is installed.
[06/15 19:06:03    398s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:06:03    398s] #
[06/15 19:06:03    398s] #Start Detail Routing..
[06/15 19:06:03    398s] #start initial detail routing ...
[06/15 19:06:03    398s] ### Design has 0 dirty nets, has valid drcs
[06/15 19:06:05    401s] #   number of violations = 0
[06/15 19:06:05    401s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1101.16 (MB), peak = 1198.21 (MB)
[06/15 19:06:05    401s] #Complete Detail Routing.
[06/15 19:06:05    401s] #Total wire length = 3026 um.
[06/15 19:06:05    401s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal1 = 353 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal2 = 1568 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal3 = 855 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:06:05    401s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:06:05    401s] #Total number of vias = 2110
[06/15 19:06:05    401s] #Up-Via Summary (total 2110):
[06/15 19:06:05    401s] #           
[06/15 19:06:05    401s] #-----------------------
[06/15 19:06:05    401s] # metal1           1578
[06/15 19:06:05    401s] # metal2            508
[06/15 19:06:05    401s] # metal3             24
[06/15 19:06:05    401s] #-----------------------
[06/15 19:06:05    401s] #                  2110 
[06/15 19:06:05    401s] #
[06/15 19:06:05    401s] #Total number of DRC violations = 0
[06/15 19:06:05    401s] ### Time Record (Detail Routing) is uninstalled.
[06/15 19:06:05    401s] #Cpu time = 00:00:03
[06/15 19:06:05    401s] #Elapsed time = 00:00:03
[06/15 19:06:05    401s] #Increased memory = 6.54 (MB)
[06/15 19:06:05    401s] #Total memory = 1099.04 (MB)
[06/15 19:06:05    401s] #Peak memory = 1198.21 (MB)
[06/15 19:06:05    401s] ### Time Record (Post Route Wire Spreading) is installed.
[06/15 19:06:05    401s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Start Post Route wire spreading..
[06/15 19:06:06    401s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Start DRC checking..
[06/15 19:06:06    401s] #   number of violations = 0
[06/15 19:06:06    401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.01 (MB), peak = 1198.21 (MB)
[06/15 19:06:06    401s] #CELL_VIEW P4_ADDER,init has no DRC violation.
[06/15 19:06:06    401s] #Total number of DRC violations = 0
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Start data preparation for wire spreading...
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Data preparation is done on Thu Jun 15 19:06:06 2023
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] ### track-assign engine-init starts on Thu Jun 15 19:06:06 2023 with memory = 1101.01 (MB), peak = 1198.21 (MB)
[06/15 19:06:06    401s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Start Post Route Wire Spread.
[06/15 19:06:06    401s] #Done with 59 horizontal wires in 1 hboxes and 55 vertical wires in 1 hboxes.
[06/15 19:06:06    401s] #Complete Post Route Wire Spread.
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Total wire length = 3062 um.
[06/15 19:06:06    401s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal1 = 355 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal2 = 1586 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal3 = 872 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:06:06    401s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:06:06    401s] #Total number of vias = 2110
[06/15 19:06:06    401s] #Up-Via Summary (total 2110):
[06/15 19:06:06    401s] #           
[06/15 19:06:06    401s] #-----------------------
[06/15 19:06:06    401s] # metal1           1578
[06/15 19:06:06    401s] # metal2            508
[06/15 19:06:06    401s] # metal3             24
[06/15 19:06:06    401s] #-----------------------
[06/15 19:06:06    401s] #                  2110 
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:06:06    401s] #
[06/15 19:06:06    401s] #Start DRC checking..
[06/15 19:06:06    402s] #   number of violations = 0
[06/15 19:06:06    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.14 (MB), peak = 1198.21 (MB)
[06/15 19:06:06    402s] #CELL_VIEW P4_ADDER,init has no DRC violation.
[06/15 19:06:06    402s] #Total number of DRC violations = 0
[06/15 19:06:06    402s] #   number of violations = 0
[06/15 19:06:06    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.14 (MB), peak = 1198.21 (MB)
[06/15 19:06:06    402s] #CELL_VIEW P4_ADDER,init has no DRC violation.
[06/15 19:06:06    402s] #Total number of DRC violations = 0
[06/15 19:06:06    402s] #Post Route wire spread is done.
[06/15 19:06:06    402s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/15 19:06:06    402s] #Total wire length = 3062 um.
[06/15 19:06:06    402s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal1 = 355 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal2 = 1586 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal3 = 872 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:06:06    402s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:06:06    402s] #Total number of vias = 2110
[06/15 19:06:06    402s] #Up-Via Summary (total 2110):
[06/15 19:06:06    402s] #           
[06/15 19:06:06    402s] #-----------------------
[06/15 19:06:06    402s] # metal1           1578
[06/15 19:06:06    402s] # metal2            508
[06/15 19:06:06    402s] # metal3             24
[06/15 19:06:06    402s] #-----------------------
[06/15 19:06:06    402s] #                  2110 
[06/15 19:06:06    402s] #
[06/15 19:06:06    402s] #detailRoute Statistics:
[06/15 19:06:06    402s] #Cpu time = 00:00:04
[06/15 19:06:06    402s] #Elapsed time = 00:00:04
[06/15 19:06:06    402s] #Increased memory = 6.52 (MB)
[06/15 19:06:06    402s] #Total memory = 1099.03 (MB)
[06/15 19:06:06    402s] #Peak memory = 1198.21 (MB)
[06/15 19:06:06    402s] ### global_detail_route design signature (29): route=1473523480 flt_obj=0 vio=1905142130 shield_wire=1
[06/15 19:06:06    402s] ### Time Record (DB Export) is installed.
[06/15 19:06:06    402s] ### export design design signature (30): route=1473523480 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1627666562 dirty_area=0 del_dirty_area=0 cell=1934431269 placement=1776702645 pin_access=1633531032 halo=741630521
[06/15 19:06:07    402s] ### Time Record (DB Export) is uninstalled.
[06/15 19:06:07    402s] ### Time Record (Post Callback) is installed.
[06/15 19:06:07    402s] ### Time Record (Post Callback) is uninstalled.
[06/15 19:06:07    402s] #
[06/15 19:06:07    402s] #globalDetailRoute statistics:
[06/15 19:06:07    402s] #Cpu time = 00:00:04
[06/15 19:06:07    402s] #Elapsed time = 00:00:04
[06/15 19:06:07    402s] #Increased memory = 8.79 (MB)
[06/15 19:06:07    402s] #Total memory = 1089.34 (MB)
[06/15 19:06:07    402s] #Peak memory = 1198.21 (MB)
[06/15 19:06:07    402s] #Number of warnings = 24
[06/15 19:06:07    402s] #Total number of warnings = 25
[06/15 19:06:07    402s] #Number of fails = 0
[06/15 19:06:07    402s] #Total number of fails = 0
[06/15 19:06:07    402s] #Complete globalDetailRoute on Thu Jun 15 19:06:07 2023
[06/15 19:06:07    402s] #
[06/15 19:06:07    402s] ### import design signature (31): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1633531032 halo=0
[06/15 19:06:07    402s] ### Time Record (globalDetailRoute) is uninstalled.
[06/15 19:06:07    402s] #Default setup view is reset to default.
[06/15 19:06:07    402s] #Default setup view is reset to default.
[06/15 19:06:07    402s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1065.69 (MB), peak = 1198.21 (MB)
[06/15 19:06:07    402s] *** Message Summary: 0 warning(s), 0 error(s)
[06/15 19:06:07    402s] 
[06/15 19:06:07    402s] ### Time Record (routeDesign) is uninstalled.
[06/15 19:06:07    402s] ### 
[06/15 19:06:07    402s] ###   Scalability Statistics
[06/15 19:06:07    402s] ### 
[06/15 19:06:07    402s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:06:07    402s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/15 19:06:07    402s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:06:07    402s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/15 19:06:07    402s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[06/15 19:06:07    402s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[06/15 19:06:07    402s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[06/15 19:06:07    402s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:06:07    402s] ### 
[06/15 19:07:25    419s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/15 19:08:02    426s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/15 19:08:02    426s] <CMD> optDesign -postRoute
[06/15 19:08:02    426s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1065.8M, totSessionCpu=0:07:07 **
[06/15 19:08:02    426s] **WARN: (IMPOPT-576):	66 nets have unplaced terms. 
[06/15 19:08:02    426s] Type 'man IMPOPT-576' for more detail.
[06/15 19:08:02    426s] **INFO: User settings:
[06/15 19:08:02    426s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/15 19:08:02    426s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/15 19:08:02    426s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/15 19:08:02    426s] setNanoRouteMode -routeWithSiDriven                             false
[06/15 19:08:02    426s] setNanoRouteMode -routeWithTimingDriven                         false
[06/15 19:08:02    426s] setNanoRouteMode -timingEngine                                  {}
[06/15 19:08:02    426s] setExtractRCMode -engine                                        preRoute
[06/15 19:08:02    426s] setUsefulSkewMode -ecoRoute                                     false
[06/15 19:08:02    426s] setDelayCalMode -enable_high_fanout                             true
[06/15 19:08:02    426s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/15 19:08:02    426s] setDelayCalMode -engine                                         aae
[06/15 19:08:02    426s] setDelayCalMode -ignoreNetLoad                                  false
[06/15 19:08:02    426s] setOptMode -activeHoldViews                                     { default }
[06/15 19:08:02    426s] setOptMode -activeSetupViews                                    { default }
[06/15 19:08:02    426s] setOptMode -autoHoldViews                                       { default}
[06/15 19:08:02    426s] setOptMode -autoSetupViews                                      { default}
[06/15 19:08:02    426s] setOptMode -autoTDGRSetupViews                                  { default}
[06/15 19:08:02    426s] setOptMode -autoViewHoldTargetSlack                             0
[06/15 19:08:02    426s] setOptMode -drcMargin                                           0
[06/15 19:08:02    426s] setOptMode -fixCap                                              true
[06/15 19:08:02    426s] setOptMode -fixDrc                                              true
[06/15 19:08:02    426s] setOptMode -fixFanoutLoad                                       false
[06/15 19:08:02    426s] setOptMode -fixTran                                             true
[06/15 19:08:02    426s] setOptMode -setupTargetSlack                                    0
[06/15 19:08:02    426s] setSIMode -separate_delta_delay_on_data                         true
[06/15 19:08:02    426s] setPlaceMode -place_design_floorplan_mode                       false
[06/15 19:08:02    426s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[06/15 19:08:02    426s] setAnalysisMode -analysisType                                   onChipVariation
[06/15 19:08:02    426s] setAnalysisMode -checkType                                      setup
[06/15 19:08:02    426s] setAnalysisMode -clkSrcPath                                     true
[06/15 19:08:02    426s] setAnalysisMode -clockPropagation                               sdcControl
[06/15 19:08:02    426s] setAnalysisMode -virtualIPO                                     false
[06/15 19:08:02    426s] 
[06/15 19:08:02    426s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/15 19:08:02    426s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/15 19:08:02    426s] Need call spDPlaceInit before registerPrioInstLoc.
[06/15 19:08:02    426s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:02    426s] Switching SI Aware to true by default in postroute mode   
[06/15 19:08:02    426s] GigaOpt running with 1 threads.
[06/15 19:08:02    426s] Info: 1 threads available for lower-level modules during optimization.
[06/15 19:08:02    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1273.7M
[06/15 19:08:02    426s] z: 2, totalTracks: 1
[06/15 19:08:02    426s] z: 4, totalTracks: 1
[06/15 19:08:02    426s] z: 6, totalTracks: 1
[06/15 19:08:02    426s] z: 8, totalTracks: 1
[06/15 19:08:02    426s] All LLGs are deleted
[06/15 19:08:02    426s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1273.7M
[06/15 19:08:02    426s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:08:02    426s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1273.7M
[06/15 19:08:02    426s] SiteArray: non-trimmed site array dimensions = 22 x 171
[06/15 19:08:02    426s] SiteArray: use 24,576 bytes
[06/15 19:08:02    426s] SiteArray: current memory after site array memory allocation 1273.7M
[06/15 19:08:02    426s] SiteArray: FP blocked sites are writable
[06/15 19:08:02    426s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:08:02    426s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:     Starting CMU at level 3, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1273.7M
[06/15 19:08:02    426s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1273.7MB).
[06/15 19:08:02    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1273.7M
[06/15 19:08:02    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1273.7M
[06/15 19:08:02    427s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1273.7M
[06/15 19:08:02    427s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:08:02    427s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:02    427s] Summary for sequential cells identification: 
[06/15 19:08:02    427s]   Identified SBFF number: 16
[06/15 19:08:02    427s]   Identified MBFF number: 0
[06/15 19:08:02    427s]   Identified SB Latch number: 0
[06/15 19:08:02    427s]   Identified MB Latch number: 0
[06/15 19:08:02    427s]   Not identified SBFF number: 0
[06/15 19:08:02    427s]   Not identified MBFF number: 0
[06/15 19:08:02    427s]   Not identified SB Latch number: 0
[06/15 19:08:02    427s]   Not identified MB Latch number: 0
[06/15 19:08:02    427s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:02    427s]  Visiting view : default
[06/15 19:08:02    427s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:02    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:02    427s]  Visiting view : default
[06/15 19:08:02    427s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:02    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:02    427s]  Setting StdDelay to 10.10
[06/15 19:08:02    427s] Creating Cell Server, finished. 
[06/15 19:08:02    427s] 
[06/15 19:08:02    427s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:02    427s] LayerId::1 widthSet size::4
[06/15 19:08:02    427s] LayerId::2 widthSet size::4
[06/15 19:08:02    427s] LayerId::3 widthSet size::4
[06/15 19:08:02    427s] LayerId::4 widthSet size::4
[06/15 19:08:02    427s] LayerId::5 widthSet size::4
[06/15 19:08:02    427s] LayerId::6 widthSet size::4
[06/15 19:08:02    427s] LayerId::7 widthSet size::4
[06/15 19:08:02    427s] LayerId::8 widthSet size::4
[06/15 19:08:02    427s] LayerId::9 widthSet size::4
[06/15 19:08:02    427s] LayerId::10 widthSet size::3
[06/15 19:08:02    427s] Updating RC grid for preRoute extraction ...
[06/15 19:08:02    427s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:02    427s] Initializing multi-corner resistance tables ...
[06/15 19:08:02    427s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:02    427s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:02    427s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081224 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:02    427s] 
[06/15 19:08:02    427s] Creating Lib Analyzer ...
[06/15 19:08:02    427s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:02    427s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:08:02    427s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:08:02    427s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:08:02    427s] 
[06/15 19:08:02    427s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:02    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=1279.7M
[06/15 19:08:02    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=1279.7M
[06/15 19:08:02    427s] Creating Lib Analyzer, finished. 
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (IMPOPT-665):	A[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:02    427s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:02    427s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/15 19:08:02    427s] To increase the message display limit, refer to the product command reference manual.
[06/15 19:08:03    427s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1070.3M, totSessionCpu=0:07:08 **
[06/15 19:08:03    427s] Existing Dirty Nets : 0
[06/15 19:08:03    427s] New Signature Flow (optDesignCheckOptions) ....
[06/15 19:08:03    427s] #Taking db snapshot
[06/15 19:08:03    427s] #Taking db snapshot ... done
[06/15 19:08:03    427s] OPERPROF: Starting checkPlace at level 1, MEM:1281.7M
[06/15 19:08:03    427s] z: 2, totalTracks: 1
[06/15 19:08:03    427s] z: 4, totalTracks: 1
[06/15 19:08:03    427s] z: 6, totalTracks: 1
[06/15 19:08:03    427s] z: 8, totalTracks: 1
[06/15 19:08:03    427s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1281.7M
[06/15 19:08:03    427s] Begin checking placement ... (start mem=1281.7M, init mem=1281.7M)
[06/15 19:08:03    427s] 
[06/15 19:08:03    427s] Running CheckPlace using 1 thread in normal mode...
[06/15 19:08:03    427s] 
[06/15 19:08:03    427s] ...checkPlace normal is done!
[06/15 19:08:03    427s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.002, MEM:1281.7M
[06/15 19:08:03    427s] *info: Placed = 1475          
[06/15 19:08:03    427s] *info: Unplaced = 0           
[06/15 19:08:03    427s] Placement Density:100.00%(1001/1001)
[06/15 19:08:03    427s] Placement Density (including fixed std cells):100.00%(1001/1001)
[06/15 19:08:03    427s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1281.7M
[06/15 19:08:03    427s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1281.7M)
[06/15 19:08:03    427s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.049, MEM:1281.7M
[06/15 19:08:03    427s]  Initial DC engine is -> aae
[06/15 19:08:03    427s]  
[06/15 19:08:03    427s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/15 19:08:03    427s]  
[06/15 19:08:03    427s]  
[06/15 19:08:03    427s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/15 19:08:03    427s]  
[06/15 19:08:03    427s] Reset EOS DB
[06/15 19:08:03    427s] Ignoring AAE DB Resetting ...
[06/15 19:08:03    427s]  Set Options for AAE Based Opt flow 
[06/15 19:08:03    427s] *** optDesign -postRoute ***
[06/15 19:08:03    427s] DRC Margin: user margin 0.0; extra margin 0
[06/15 19:08:03    427s] Setup Target Slack: user slack 0
[06/15 19:08:03    427s] Hold Target Slack: user slack 0
[06/15 19:08:03    427s] Opt: RC extraction mode changed to 'detail'
[06/15 19:08:03    427s] All LLGs are deleted
[06/15 19:08:03    427s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1281.7M
[06/15 19:08:03    427s] Fast DP-INIT is on for default
[06/15 19:08:03    427s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1281.7M
[06/15 19:08:03    427s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1281.7M
[06/15 19:08:03    427s] Multi-VT timing optimization disabled based on library information.
[06/15 19:08:03    427s] Deleting Cell Server ...
[06/15 19:08:03    427s] Deleting Lib Analyzer.
[06/15 19:08:03    427s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:08:03    427s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:03    427s] Summary for sequential cells identification: 
[06/15 19:08:03    427s]   Identified SBFF number: 16
[06/15 19:08:03    427s]   Identified MBFF number: 0
[06/15 19:08:03    427s]   Identified SB Latch number: 0
[06/15 19:08:03    427s]   Identified MB Latch number: 0
[06/15 19:08:03    427s]   Not identified SBFF number: 0
[06/15 19:08:03    427s]   Not identified MBFF number: 0
[06/15 19:08:03    427s]   Not identified SB Latch number: 0
[06/15 19:08:03    427s]   Not identified MB Latch number: 0
[06/15 19:08:03    427s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:03    427s]  Visiting view : default
[06/15 19:08:03    427s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:03    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:03    427s]  Visiting view : default
[06/15 19:08:03    427s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:03    427s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:03    427s]  Setting StdDelay to 10.10
[06/15 19:08:03    427s] Creating Cell Server, finished. 
[06/15 19:08:03    427s] 
[06/15 19:08:03    427s] Deleting Cell Server ...
[06/15 19:08:03    427s] ** INFO : this run is activating 'postRoute' automaton
[06/15 19:08:03    427s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:08:03    427s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:08:03    427s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:08:03    427s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:08:03    427s] RC Extraction called in multi-corner(1) mode.
[06/15 19:08:03    427s] Process corner(s) are loaded.
[06/15 19:08:03    427s]  Corner: standard
[06/15 19:08:03    427s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d  -extended
[06/15 19:08:03    427s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:08:03    427s]       RC Corner Indexes            0   
[06/15 19:08:03    427s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:08:03    427s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:08:03    427s] Resistance Scaling Factor    : 1.00000 
[06/15 19:08:03    427s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:08:03    427s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:08:03    427s] Shrink Factor                : 1.00000
[06/15 19:08:03    427s] LayerId::1 widthSet size::4
[06/15 19:08:03    427s] LayerId::2 widthSet size::4
[06/15 19:08:03    427s] LayerId::3 widthSet size::4
[06/15 19:08:03    427s] LayerId::4 widthSet size::4
[06/15 19:08:03    427s] LayerId::5 widthSet size::4
[06/15 19:08:03    427s] LayerId::6 widthSet size::4
[06/15 19:08:03    427s] LayerId::7 widthSet size::4
[06/15 19:08:03    427s] LayerId::8 widthSet size::4
[06/15 19:08:03    427s] LayerId::9 widthSet size::4
[06/15 19:08:03    427s] LayerId::10 widthSet size::3
[06/15 19:08:03    427s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:03    427s] Initializing multi-corner resistance tables ...
[06/15 19:08:03    427s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081224 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:03    427s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1275.7M)
[06/15 19:08:03    427s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for storing RC.
[06/15 19:08:03    427s] Extracted 10.0402% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 20.0494% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 30.0587% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 40.0371% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 50.0463% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 60.0556% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 70.034% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 80.0432% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 90.0525% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1331.7M)
[06/15 19:08:03    427s] Number of Extracted Resistors     : 5411
[06/15 19:08:03    427s] Number of Extracted Ground Cap.   : 5922
[06/15 19:08:03    427s] Number of Extracted Coupling Cap. : 5828
[06/15 19:08:03    427s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1299.707M)
[06/15 19:08:03    427s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:08:03    427s]  Corner: standard
[06/15 19:08:03    427s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1299.7M)
[06/15 19:08:03    428s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:08:04    428s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1303.707M)
[06/15 19:08:04    428s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1303.707M)
[06/15 19:08:04    428s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1303.707M)
[06/15 19:08:04    428s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:08:05    428s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 0 access done (mem: 1303.707M)
[06/15 19:08:05    428s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1303.707M)
[06/15 19:08:05    428s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 1303.707M)
[06/15 19:08:05    428s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1303.707M)
[06/15 19:08:05    428s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1303.7M)
[06/15 19:08:05    428s] LayerId::1 widthSet size::4
[06/15 19:08:05    428s] LayerId::2 widthSet size::4
[06/15 19:08:05    428s] LayerId::3 widthSet size::4
[06/15 19:08:05    428s] LayerId::4 widthSet size::4
[06/15 19:08:05    428s] LayerId::5 widthSet size::4
[06/15 19:08:05    428s] LayerId::6 widthSet size::4
[06/15 19:08:05    428s] LayerId::7 widthSet size::4
[06/15 19:08:05    428s] LayerId::8 widthSet size::4
[06/15 19:08:05    428s] LayerId::9 widthSet size::4
[06/15 19:08:05    428s] LayerId::10 widthSet size::3
[06/15 19:08:05    428s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:05    428s] Initializing multi-corner resistance tables ...
[06/15 19:08:05    428s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081224 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:05    429s] Starting delay calculation for Hold views
[06/15 19:08:05    429s] AAE DB initialization (MEM=1301.71 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/15 19:08:05    429s] #################################################################################
[06/15 19:08:05    429s] # Design Stage: PostRoute
[06/15 19:08:05    429s] # Design Name: P4_ADDER
[06/15 19:08:05    429s] # Design Mode: 90nm
[06/15 19:08:05    429s] # Analysis Mode: MMMC OCV 
[06/15 19:08:05    429s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:05    429s] # Signoff Settings: SI Off 
[06/15 19:08:05    429s] #################################################################################
[06/15 19:08:05    429s] Calculate late delays in OCV mode...
[06/15 19:08:05    429s] Calculate early delays in OCV mode...
[06/15 19:08:05    429s] Topological Sorting (REAL = 0:00:00.0, MEM = 1301.7M, InitMEM = 1301.7M)
[06/15 19:08:05    429s] Start delay calculation (fullDC) (1 T). (MEM=1301.71)
[06/15 19:08:05    429s] Start AAE Lib Loading. (MEM=1313.22)
[06/15 19:08:05    429s] End AAE Lib Loading. (MEM=1322.76 CPU=0:00:00.0 Real=0:00:00.0)
[06/15 19:08:05    429s] End AAE Lib Interpolated Model. (MEM=1322.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:05    429s] First Iteration Infinite Tw... 
[06/15 19:08:06    429s] Total number of fetched objects 595
[06/15 19:08:06    429s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:06    429s] End delay calculation. (MEM=1327.36 CPU=0:00:00.3 REAL=0:00:01.0)
[06/15 19:08:06    429s] End delay calculation (fullDC). (MEM=1300.29 CPU=0:00:00.5 REAL=0:00:01.0)
[06/15 19:08:06    429s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1300.3M) ***
[06/15 19:08:06    429s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:07:10 mem=1300.3M)
[06/15 19:08:06    429s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:10 mem=1300.3M ***
[06/15 19:08:06    429s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/15 19:08:06    430s] Starting delay calculation for Setup views
[06/15 19:08:06    430s] Starting SI iteration 1 using Infinite Timing Windows
[06/15 19:08:06    430s] #################################################################################
[06/15 19:08:06    430s] # Design Stage: PostRoute
[06/15 19:08:06    430s] # Design Name: P4_ADDER
[06/15 19:08:06    430s] # Design Mode: 90nm
[06/15 19:08:06    430s] # Analysis Mode: MMMC OCV 
[06/15 19:08:06    430s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:06    430s] # Signoff Settings: SI On 
[06/15 19:08:06    430s] #################################################################################
[06/15 19:08:06    430s] AAE_INFO: 1 threads acquired from CTE.
[06/15 19:08:06    430s] Setting infinite Tws ...
[06/15 19:08:06    430s] First Iteration Infinite Tw... 
[06/15 19:08:06    430s] Calculate early delays in OCV mode...
[06/15 19:08:06    430s] Calculate late delays in OCV mode...
[06/15 19:08:06    430s] Topological Sorting (REAL = 0:00:00.0, MEM = 1304.0M, InitMEM = 1304.0M)
[06/15 19:08:06    430s] Start delay calculation (fullDC) (1 T). (MEM=1304.04)
[06/15 19:08:06    430s] End AAE Lib Interpolated Model. (MEM=1315.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:06    430s] Total number of fetched objects 595
[06/15 19:08:06    430s] AAE_INFO-618: Total number of nets in the design is 615,  94.8 percent of the nets selected for SI analysis
[06/15 19:08:06    430s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:06    430s] End delay calculation. (MEM=1300.38 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:08:06    430s] End delay calculation (fullDC). (MEM=1300.38 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:08:06    430s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1300.4M) ***
[06/15 19:08:07    430s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1300.4M)
[06/15 19:08:07    430s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 19:08:07    430s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1300.4M)
[06/15 19:08:07    430s] 
[06/15 19:08:07    430s] Executing IPO callback for view pruning ..
[06/15 19:08:07    430s] Starting SI iteration 2
[06/15 19:08:07    430s] Calculate early delays in OCV mode...
[06/15 19:08:07    430s] Calculate late delays in OCV mode...
[06/15 19:08:07    430s] Start delay calculation (fullDC) (1 T). (MEM=1219.29)
[06/15 19:08:07    430s] End AAE Lib Interpolated Model. (MEM=1219.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:07    430s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/15 19:08:07    430s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 595. 
[06/15 19:08:07    430s] Total number of fetched objects 595
[06/15 19:08:07    430s] AAE_INFO-618: Total number of nets in the design is 615,  1.3 percent of the nets selected for SI analysis
[06/15 19:08:07    430s] End delay calculation. (MEM=1259.46 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:07    430s] End delay calculation (fullDC). (MEM=1259.46 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:07    430s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1259.5M) ***
[06/15 19:08:07    431s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:11 mem=1259.5M)
[06/15 19:08:07    431s] End AAE Lib Interpolated Model. (MEM=1259.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:07    431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1259.5M
[06/15 19:08:07    431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1259.5M
[06/15 19:08:07    431s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1051.5M, totSessionCpu=0:07:11 **
[06/15 19:08:07    431s] Setting latch borrow mode to budget during optimization.
[06/15 19:08:07    431s] Glitch fixing enabled
[06/15 19:08:07    431s] **INFO: Start fixing DRV (Mem = 1246.26M) ...
[06/15 19:08:07    431s] Begin: GigaOpt DRV Optimization
[06/15 19:08:07    431s] Glitch fixing enabled
[06/15 19:08:07    431s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[06/15 19:08:07    431s] End AAE Lib Interpolated Model. (MEM=1246.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:07    431s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:11.2/0:28:23.2 (0.3), mem = 1246.3M
[06/15 19:08:07    431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.6
[06/15 19:08:07    431s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/15 19:08:07    431s] ### Creating PhyDesignMc. totSessionCpu=0:07:11 mem=1246.3M
[06/15 19:08:07    431s] OPERPROF: Starting DPlace-Init at level 1, MEM:1246.3M
[06/15 19:08:07    431s] z: 2, totalTracks: 1
[06/15 19:08:07    431s] z: 4, totalTracks: 1
[06/15 19:08:07    431s] z: 6, totalTracks: 1
[06/15 19:08:07    431s] z: 8, totalTracks: 1
[06/15 19:08:07    431s] #spOpts: mergeVia=F 
[06/15 19:08:07    431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1246.3M
[06/15 19:08:07    431s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1246.3M
[06/15 19:08:07    431s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1246.3MB).
[06/15 19:08:07    431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1246.3M
[06/15 19:08:07    431s] TotalInstCnt at PhyDesignMc Initialization: 530
[06/15 19:08:07    431s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:11 mem=1246.3M
[06/15 19:08:07    431s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:07    431s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:07    431s] ### Creating RouteCongInterface, started
[06/15 19:08:07    431s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:07    431s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:07    431s] ### Creating LA Mngr. totSessionCpu=0:07:12 mem=1408.8M
[06/15 19:08:07    431s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:08    432s] ### Creating LA Mngr, finished. totSessionCpu=0:07:12 mem=1424.8M
[06/15 19:08:08    432s] ### Creating RouteCongInterface, finished
[06/15 19:08:08    432s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/15 19:08:08    432s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:08    432s] 
[06/15 19:08:08    432s] Creating Lib Analyzer ...
[06/15 19:08:08    432s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:08    432s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:08:08    432s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:08:08    432s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:08:08    432s] 
[06/15 19:08:08    432s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:09    432s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:13 mem=1424.8M
[06/15 19:08:09    432s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:13 mem=1424.8M
[06/15 19:08:09    432s] Creating Lib Analyzer, finished. 
[06/15 19:08:09    433s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[06/15 19:08:09    433s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1443.8M
[06/15 19:08:09    433s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1443.8M
[06/15 19:08:09    433s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:08:09    433s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/15 19:08:09    433s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:08:09    433s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/15 19:08:09    433s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:08:09    433s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/15 19:08:09    433s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00|          |         |
[06/15 19:08:09    433s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/15 19:08:09    433s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1443.8M|
[06/15 19:08:09    433s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/15 19:08:09    433s] Bottom Preferred Layer:
[06/15 19:08:09    433s]     None
[06/15 19:08:09    433s] Via Pillar Rule:
[06/15 19:08:09    433s]     None
[06/15 19:08:09    433s] 
[06/15 19:08:09    433s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1443.8M) ***
[06/15 19:08:09    433s] 
[06/15 19:08:09    433s] Begin: glitch net info
[06/15 19:08:09    433s] glitch slack range: number of glitch nets
[06/15 19:08:09    433s] glitch slack < -0.32 : 0
[06/15 19:08:09    433s] -0.32 < glitch slack < -0.28 : 0
[06/15 19:08:09    433s] -0.28 < glitch slack < -0.24 : 0
[06/15 19:08:09    433s] -0.24 < glitch slack < -0.2 : 0
[06/15 19:08:09    433s] -0.2 < glitch slack < -0.16 : 0
[06/15 19:08:09    433s] -0.16 < glitch slack < -0.12 : 0
[06/15 19:08:09    433s] -0.12 < glitch slack < -0.08 : 0
[06/15 19:08:09    433s] -0.08 < glitch slack < -0.04 : 0
[06/15 19:08:09    433s] -0.04 < glitch slack : 0
[06/15 19:08:09    433s] End: glitch net info
[06/15 19:08:09    433s] Total-nets :: 578, Stn-nets :: 1, ratio :: 0.17301 %
[06/15 19:08:09    433s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1424.8M
[06/15 19:08:09    433s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1424.8M
[06/15 19:08:09    433s] TotalInstCnt at PhyDesignMc Destruction: 530
[06/15 19:08:09    433s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.6
[06/15 19:08:09    433s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:07:13.6/0:28:25.6 (0.3), mem = 1424.8M
[06/15 19:08:09    433s] 
[06/15 19:08:09    433s] =============================================================================================
[06/15 19:08:09    433s]  Step TAT Report for DrvOpt #3
[06/15 19:08:09    433s] =============================================================================================
[06/15 19:08:09    433s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:08:09    433s] ---------------------------------------------------------------------------------------------
[06/15 19:08:09    433s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[06/15 19:08:09    433s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:09    433s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  54.1 % )     0:00:01.3 /  0:00:01.3    1.0
[06/15 19:08:09    433s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:09    433s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:08:09    433s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.6    1.0
[06/15 19:08:09    433s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.3    1.0
[06/15 19:08:09    433s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[06/15 19:08:09    433s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[06/15 19:08:09    433s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:09    433s] [ MISC                   ]          0:00:00.7  (  28.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/15 19:08:09    433s] ---------------------------------------------------------------------------------------------
[06/15 19:08:09    433s]  DrvOpt #3 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[06/15 19:08:09    433s] ---------------------------------------------------------------------------------------------
[06/15 19:08:09    433s] 
[06/15 19:08:09    433s] drv optimizer changes nothing and skips refinePlace
[06/15 19:08:09    433s] End: GigaOpt DRV Optimization
[06/15 19:08:09    433s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1141.4M, totSessionCpu=0:07:14 **
[06/15 19:08:09    433s] *info:
[06/15 19:08:09    433s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1345.77M).
[06/15 19:08:09    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1345.8M
[06/15 19:08:09    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1345.8M
[06/15 19:08:09    433s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=1345.8M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.007  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1141.4M, totSessionCpu=0:07:14 **
[06/15 19:08:09    433s]   DRV Snapshot: (REF)
[06/15 19:08:09    433s]          Tran DRV: 0 (0)
[06/15 19:08:09    433s]           Cap DRV: 0 (0)
[06/15 19:08:09    433s]        Fanout DRV: 0 (0)
[06/15 19:08:09    433s]            Glitch: 0 (0)
[06/15 19:08:09    433s] *** Timing Is met
[06/15 19:08:09    433s] *** Check timing (0:00:00.0)
[06/15 19:08:09    433s] *** Setup timing is met (target slack 0ns)
[06/15 19:08:09    433s]   Timing Snapshot: (REF)
[06/15 19:08:09    433s]      Weighted WNS: 0.000
[06/15 19:08:09    433s]       All  PG WNS: 0.000
[06/15 19:08:09    433s]       High PG WNS: 0.000
[06/15 19:08:09    433s]       All  PG TNS: 0.000
[06/15 19:08:09    433s]       High PG TNS: 0.000
[06/15 19:08:09    433s]    Category Slack: { [L, 0.007] }
[06/15 19:08:09    433s] 
[06/15 19:08:09    433s] Running postRoute recovery in preEcoRoute mode
[06/15 19:08:09    433s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1141.4M, totSessionCpu=0:07:14 **
[06/15 19:08:10    433s]   DRV Snapshot: (TGT)
[06/15 19:08:10    433s]          Tran DRV: 0 (0)
[06/15 19:08:10    433s]           Cap DRV: 0 (0)
[06/15 19:08:10    433s]        Fanout DRV: 0 (0)
[06/15 19:08:10    433s]            Glitch: 0 (0)
[06/15 19:08:10    433s] Checking DRV degradation...
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s] Recovery Manager:
[06/15 19:08:10    433s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/15 19:08:10    433s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/15 19:08:10    433s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/15 19:08:10    433s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/15 19:08:10    433s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1336.23M, totSessionCpu=0:07:14).
[06/15 19:08:10    433s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1141.5M, totSessionCpu=0:07:14 **
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s]   DRV Snapshot: (REF)
[06/15 19:08:10    433s]          Tran DRV: 0 (0)
[06/15 19:08:10    433s]           Cap DRV: 0 (0)
[06/15 19:08:10    433s]        Fanout DRV: 0 (0)
[06/15 19:08:10    433s]            Glitch: 0 (0)
[06/15 19:08:10    433s] Skipping post route harden opt
[06/15 19:08:10    433s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1336.2M
[06/15 19:08:10    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1336.2M
[06/15 19:08:10    433s] Default Rule : ""
[06/15 19:08:10    433s] Non Default Rules :
[06/15 19:08:10    433s] Worst Slack : 214748.365 ns
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s] Start Layer Assignment ...
[06/15 19:08:10    433s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s] Select 0 cadidates out of 615.
[06/15 19:08:10    433s] No critical nets selected. Skipped !
[06/15 19:08:10    433s] GigaOpt: setting up router preferences
[06/15 19:08:10    433s] GigaOpt: 0 nets assigned router directives
[06/15 19:08:10    433s] 
[06/15 19:08:10    433s] Start Assign Priority Nets ...
[06/15 19:08:10    433s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/15 19:08:10    433s] Existing Priority Nets 0 (0.0%)
[06/15 19:08:10    433s] Assigned Priority Nets 0 (0.0%)
[06/15 19:08:10    433s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1336.2M
[06/15 19:08:10    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1336.2M
[06/15 19:08:10    434s] Default Rule : ""
[06/15 19:08:10    434s] Non Default Rules :
[06/15 19:08:10    434s] Worst Slack : 0.007 ns
[06/15 19:08:10    434s] 
[06/15 19:08:10    434s] Start Layer Assignment ...
[06/15 19:08:10    434s] WNS(0.007ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[06/15 19:08:10    434s] 
[06/15 19:08:10    434s] Select 0 cadidates out of 615.
[06/15 19:08:10    434s] No critical nets selected. Skipped !
[06/15 19:08:10    434s] GigaOpt: setting up router preferences
[06/15 19:08:10    434s] GigaOpt: 0 nets assigned router directives
[06/15 19:08:10    434s] 
[06/15 19:08:10    434s] Start Assign Priority Nets ...
[06/15 19:08:10    434s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/15 19:08:10    434s] Existing Priority Nets 0 (0.0%)
[06/15 19:08:10    434s] Total Assign Priority Nets 6 (1.0%)
[06/15 19:08:10    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1422.2M
[06/15 19:08:10    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1422.2M
[06/15 19:08:10    434s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |   N/A   |   N/A   |   N/A   |  0.007  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1064.6M, totSessionCpu=0:07:14 **
[06/15 19:08:10    434s] Running refinePlace -preserveRouting true -hardFence false
[06/15 19:08:10    434s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1264.2M
[06/15 19:08:10    434s] z: 2, totalTracks: 1
[06/15 19:08:10    434s] z: 4, totalTracks: 1
[06/15 19:08:10    434s] z: 6, totalTracks: 1
[06/15 19:08:10    434s] z: 8, totalTracks: 1
[06/15 19:08:10    434s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:1264.2M
[06/15 19:08:10    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1264.2MB).
[06/15 19:08:10    434s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.019, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:1264.2M
[06/15 19:08:10    434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6796.4
[06/15 19:08:10    434s] OPERPROF:   Starting RefinePlace at level 2, MEM:1264.2M
[06/15 19:08:10    434s] *** Starting refinePlace (0:07:14 mem=1264.2M) ***
[06/15 19:08:10    434s] Total net bbox length = 5.483e+03 (2.612e+03 2.871e+03) (ext = 3.683e+03)
[06/15 19:08:10    434s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[06/15 19:08:10    434s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/15 19:08:10    434s] Type 'man IMPSP-5140' for more detail.
[06/15 19:08:10    434s] **WARN: (IMPSP-315):	Found 1475 instances insts with no PG Term connections.
[06/15 19:08:10    434s] Type 'man IMPSP-315' for more detail.
[06/15 19:08:10    434s] Total net bbox length = 5.483e+03 (2.612e+03 2.871e+03) (ext = 3.683e+03)
[06/15 19:08:10    434s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1264.2MB
[06/15 19:08:10    434s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1264.2MB) @(0:07:14 - 0:07:14).
[06/15 19:08:10    434s] *** Finished refinePlace (0:07:14 mem=1264.2M) ***
[06/15 19:08:10    434s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6796.4
[06/15 19:08:10    434s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.010, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.004, MEM:1264.2M
[06/15 19:08:10    434s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.034, MEM:1264.2M
[06/15 19:08:10    434s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[06/15 19:08:10    434s] -routeWithEco true                        # bool, default=false, user setting
[06/15 19:08:10    434s] -routeSelectedNetOnly false               # bool, default=false
[06/15 19:08:10    434s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/15 19:08:10    434s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/15 19:08:10    434s] Existing Dirty Nets : 0
[06/15 19:08:10    434s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/15 19:08:10    434s] Reset Dirty Nets : 0
[06/15 19:08:10    434s] 
[06/15 19:08:10    434s] globalDetailRoute
[06/15 19:08:10    434s] 
[06/15 19:08:10    434s] ### Time Record (globalDetailRoute) is installed.
[06/15 19:08:10    434s] #Start globalDetailRoute on Thu Jun 15 19:08:10 2023
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] ### Time Record (Pre Callback) is installed.
[06/15 19:08:10    434s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1264.172M)
[06/15 19:08:10    434s] ### Time Record (Pre Callback) is uninstalled.
[06/15 19:08:10    434s] ### Time Record (DB Import) is installed.
[06/15 19:08:10    434s] ### Time Record (Timing Data Generation) is installed.
[06/15 19:08:10    434s] ### Time Record (Timing Data Generation) is uninstalled.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[31] of net A[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[30] of net A[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[29] of net A[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[28] of net A[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[27] of net A[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[26] of net A[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[25] of net A[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[24] of net A[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[23] of net A[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[22] of net A[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[21] of net A[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[20] of net A[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[19] of net A[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[18] of net A[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[17] of net A[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[16] of net A[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[15] of net A[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[14] of net A[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[13] of net A[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[12] of net A[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/15 19:08:10    434s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/15 19:08:10    434s] #To increase the message display limit, refer to the product command reference manual.
[06/15 19:08:10    434s] ### Net info: total nets: 615
[06/15 19:08:10    434s] ### Net info: dirty nets: 0
[06/15 19:08:10    434s] ### Net info: marked as disconnected nets: 0
[06/15 19:08:10    434s] #num needed restored net=0
[06/15 19:08:10    434s] #need_extraction net=0 (total=615)
[06/15 19:08:10    434s] ### Net info: fully routed nets: 578
[06/15 19:08:10    434s] ### Net info: trivial (< 2 pins) nets: 37
[06/15 19:08:10    434s] ### Net info: unrouted nets: 0
[06/15 19:08:10    434s] ### Net info: re-extraction nets: 0
[06/15 19:08:10    434s] ### Net info: ignored nets: 0
[06/15 19:08:10    434s] ### Net info: skip routing nets: 0
[06/15 19:08:10    434s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/15 19:08:10    434s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/15 19:08:10    434s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/15 19:08:10    434s] ### import design signature (32): route=855955251 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2029379259 dirty_area=0 del_dirty_area=0 cell=1934431269 placement=1776702645 pin_access=1633531032 halo=0
[06/15 19:08:10    434s] ### Time Record (DB Import) is uninstalled.
[06/15 19:08:10    434s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[06/15 19:08:10    434s] #RTESIG:78da8dd03d0bc230100660677fc5111d2a58cd5da34957c15545d455a24d45a82934e9e0
[06/15 19:08:10    434s] #       bf37e2a4a8e98dc7c37b1f83e161b905467c82983accf81161b525ce15a7946826a7145a
[06/15 19:08:10    434s] #       98ee17ac3f18ae373b9ae750eaca19484e755d8da1b85b7dbb9ea130a56e2b0fce787fb5
[06/15 19:08:10    434s] #       97d18b2b85efbc75a6f9309829091836e0cf82a4ac6aedbf4b81148f13243b20d521692e
[06/15 19:08:10    434s] #       3930e7b52d745330488c6d6fbf2402b3b5351125c037eddf995260dca8b8c949c54dd6e1
[06/15 19:08:10    434s] #       537996c78304ef1014ae67e13fce37a1fb697a0f5b7cc4bc
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Skip comparing routing design signature in db-snapshot flow
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is installed.
[06/15 19:08:10    434s] #RTESIG:78da8dd0b16ec2301080e1ce3cc5c9300489c0ddc5c4ce8ac45a2ad476ad5ce220a4e048
[06/15 19:08:10    434s] #       b133f0f635746ad5d4f1687ffa6ddf7cf1be3f82605c13e59e0afc20783e32a246ce99b7
[06/15 19:08:10    434s] #       6ac3718bf2b79d98cd178797572e2b684ceb2d649f5dd7aea0be3973bd9ca0b68d19da00
[06/15 19:08:10    434s] #       de867071e7e537d79a7ef2c1dbfe97a1422ba0f802bc2fc89ab633e16f2989d339c96a02
[06/15 19:08:10    434s] #       d2134aa542103e18579bbe169059375cc72481709db3092521f4c3bf772a2c413c5e1653
[06/15 19:08:10    434s] #       3ef4f168044a4ac774da54acd3a69830d2aaa8d221891342714c62f4f74f5fe297d16e
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:08:10    434s] ### Time Record (Global Routing) is installed.
[06/15 19:08:10    434s] ### Time Record (Global Routing) is uninstalled.
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is installed.
[06/15 19:08:10    434s] #Start routing data preparation on Thu Jun 15 19:08:10 2023
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Minimum voltage of a net in the design = 0.000.
[06/15 19:08:10    434s] #Maximum voltage of a net in the design = 1.100.
[06/15 19:08:10    434s] #Voltage range [0.000 - 1.100] has 597 nets.
[06/15 19:08:10    434s] #Voltage range [0.000 - 0.000] has 9 nets.
[06/15 19:08:10    434s] #Voltage range [1.100 - 1.100] has 9 nets.
[06/15 19:08:10    434s] ### Time Record (Cell Pin Access) is installed.
[06/15 19:08:10    434s] #Initial pin access analysis.
[06/15 19:08:10    434s] #Detail pin access analysis.
[06/15 19:08:10    434s] ### Time Record (Cell Pin Access) is uninstalled.
[06/15 19:08:10    434s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/15 19:08:10    434s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/15 19:08:10    434s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/15 19:08:10    434s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:08:10    434s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:08:10    434s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/15 19:08:10    434s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/15 19:08:10    434s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/15 19:08:10    434s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/15 19:08:10    434s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/15 19:08:10    434s] #Monitoring time of adding inner blkg by smac
[06/15 19:08:10    434s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.90 (MB), peak = 1198.21 (MB)
[06/15 19:08:10    434s] #Regenerating Ggrids automatically.
[06/15 19:08:10    434s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/15 19:08:10    434s] #Using automatically generated G-grids.
[06/15 19:08:10    434s] #Done routing data preparation.
[06/15 19:08:10    434s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.90 (MB), peak = 1198.21 (MB)
[06/15 19:08:10    434s] #Found 0 nets for post-route si or timing fixing.
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Finished routing data preparation on Thu Jun 15 19:08:10 2023
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Cpu time = 00:00:00
[06/15 19:08:10    434s] #Elapsed time = 00:00:00
[06/15 19:08:10    434s] #Increased memory = 4.09 (MB)
[06/15 19:08:10    434s] #Total memory = 1065.90 (MB)
[06/15 19:08:10    434s] #Peak memory = 1198.21 (MB)
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:08:10    434s] ### Time Record (Global Routing) is installed.
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Start global routing on Thu Jun 15 19:08:10 2023
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #Start global routing initialization on Thu Jun 15 19:08:10 2023
[06/15 19:08:10    434s] #
[06/15 19:08:10    434s] #WARNING (NRGR-22) Design is already detail routed.
[06/15 19:08:10    434s] ### Time Record (Global Routing) is uninstalled.
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is installed.
[06/15 19:08:10    434s] ### Time Record (Data Preparation) is uninstalled.
[06/15 19:08:10    434s] ### track-assign external-init starts on Thu Jun 15 19:08:10 2023 with memory = 1065.90 (MB), peak = 1198.21 (MB)
[06/15 19:08:10    434s] ### Time Record (Track Assignment) is installed.
[06/15 19:08:10    434s] ### Time Record (Track Assignment) is uninstalled.
[06/15 19:08:10    434s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/15 19:08:10    434s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/15 19:08:10    434s] #Cpu time = 00:00:00
[06/15 19:08:10    434s] #Elapsed time = 00:00:00
[06/15 19:08:10    434s] #Increased memory = 4.09 (MB)
[06/15 19:08:10    434s] #Total memory = 1065.90 (MB)
[06/15 19:08:10    434s] #Peak memory = 1198.21 (MB)
[06/15 19:08:10    434s] ### Time Record (Detail Routing) is installed.
[06/15 19:08:10    434s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:08:11    434s] #
[06/15 19:08:11    434s] #Start Detail Routing..
[06/15 19:08:11    434s] #start initial detail routing ...
[06/15 19:08:11    434s] ### Design has 0 dirty nets, has valid drcs
[06/15 19:08:11    434s] #   number of violations = 0
[06/15 19:08:11    434s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.04 (MB), peak = 1198.21 (MB)
[06/15 19:08:11    434s] #Complete Detail Routing.
[06/15 19:08:11    434s] #Total wire length = 3062 um.
[06/15 19:08:11    434s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal1 = 355 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal2 = 1586 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal3 = 872 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:08:11    434s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:08:11    434s] #Total number of vias = 2110
[06/15 19:08:11    434s] #Up-Via Summary (total 2110):
[06/15 19:08:11    434s] #           
[06/15 19:08:11    434s] #-----------------------
[06/15 19:08:11    434s] # metal1           1578
[06/15 19:08:11    434s] # metal2            508
[06/15 19:08:11    434s] # metal3             24
[06/15 19:08:11    434s] #-----------------------
[06/15 19:08:11    434s] #                  2110 
[06/15 19:08:11    434s] #
[06/15 19:08:11    434s] #Total number of DRC violations = 0
[06/15 19:08:11    434s] ### Time Record (Detail Routing) is uninstalled.
[06/15 19:08:11    434s] #Cpu time = 00:00:00
[06/15 19:08:11    434s] #Elapsed time = 00:00:00
[06/15 19:08:11    434s] #Increased memory = 0.02 (MB)
[06/15 19:08:11    434s] #Total memory = 1065.91 (MB)
[06/15 19:08:11    434s] #Peak memory = 1198.21 (MB)
[06/15 19:08:11    434s] ### Time Record (Post Route Wire Spreading) is installed.
[06/15 19:08:11    434s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #Start Post Route wire spreading..
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #Start data preparation for wire spreading...
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #Data preparation is done on Thu Jun 15 19:08:11 2023
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] ### track-assign engine-init starts on Thu Jun 15 19:08:11 2023 with memory = 1068.04 (MB), peak = 1198.21 (MB)
[06/15 19:08:11    435s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #Start Post Route Wire Spread.
[06/15 19:08:11    435s] #Done with 9 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[06/15 19:08:11    435s] #Complete Post Route Wire Spread.
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #Total wire length = 3067 um.
[06/15 19:08:11    435s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal1 = 355 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal2 = 1589 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal3 = 873 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:08:11    435s] #Total number of vias = 2110
[06/15 19:08:11    435s] #Up-Via Summary (total 2110):
[06/15 19:08:11    435s] #           
[06/15 19:08:11    435s] #-----------------------
[06/15 19:08:11    435s] # metal1           1578
[06/15 19:08:11    435s] # metal2            508
[06/15 19:08:11    435s] # metal3             24
[06/15 19:08:11    435s] #-----------------------
[06/15 19:08:11    435s] #                  2110 
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #   number of violations = 0
[06/15 19:08:11    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.00 (MB), peak = 1198.21 (MB)
[06/15 19:08:11    435s] #CELL_VIEW P4_ADDER,init has no DRC violation.
[06/15 19:08:11    435s] #Total number of DRC violations = 0
[06/15 19:08:11    435s] #Post Route wire spread is done.
[06/15 19:08:11    435s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/15 19:08:11    435s] #Total wire length = 3067 um.
[06/15 19:08:11    435s] #Total half perimeter of net bounding box = 3447 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal1 = 355 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal2 = 1589 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal3 = 873 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal4 = 250 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal5 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal6 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal7 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal8 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal9 = 0 um.
[06/15 19:08:11    435s] #Total wire length on LAYER metal10 = 0 um.
[06/15 19:08:11    435s] #Total number of vias = 2110
[06/15 19:08:11    435s] #Up-Via Summary (total 2110):
[06/15 19:08:11    435s] #           
[06/15 19:08:11    435s] #-----------------------
[06/15 19:08:11    435s] # metal1           1578
[06/15 19:08:11    435s] # metal2            508
[06/15 19:08:11    435s] # metal3             24
[06/15 19:08:11    435s] #-----------------------
[06/15 19:08:11    435s] #                  2110 
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #detailRoute Statistics:
[06/15 19:08:11    435s] #Cpu time = 00:00:01
[06/15 19:08:11    435s] #Elapsed time = 00:00:01
[06/15 19:08:11    435s] #Increased memory = -0.02 (MB)
[06/15 19:08:11    435s] #Total memory = 1065.88 (MB)
[06/15 19:08:11    435s] #Peak memory = 1198.21 (MB)
[06/15 19:08:11    435s] #Skip updating routing design signature in db-snapshot flow
[06/15 19:08:11    435s] ### global_detail_route design signature (45): route=44541457 flt_obj=0 vio=1905142130 shield_wire=1
[06/15 19:08:11    435s] ### Time Record (DB Export) is installed.
[06/15 19:08:11    435s] ### export design design signature (46): route=44541457 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=923109885 dirty_area=0 del_dirty_area=0 cell=1934431269 placement=1776702645 pin_access=1633531032 halo=741630521
[06/15 19:08:11    435s] ### Time Record (DB Export) is uninstalled.
[06/15 19:08:11    435s] ### Time Record (Post Callback) is installed.
[06/15 19:08:11    435s] ### Time Record (Post Callback) is uninstalled.
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] #globalDetailRoute statistics:
[06/15 19:08:11    435s] #Cpu time = 00:00:01
[06/15 19:08:11    435s] #Elapsed time = 00:00:01
[06/15 19:08:11    435s] #Increased memory = 0.71 (MB)
[06/15 19:08:11    435s] #Total memory = 1065.38 (MB)
[06/15 19:08:11    435s] #Peak memory = 1198.21 (MB)
[06/15 19:08:11    435s] #Number of warnings = 24
[06/15 19:08:11    435s] #Total number of warnings = 49
[06/15 19:08:11    435s] #Number of fails = 0
[06/15 19:08:11    435s] #Total number of fails = 0
[06/15 19:08:11    435s] #Complete globalDetailRoute on Thu Jun 15 19:08:11 2023
[06/15 19:08:11    435s] #
[06/15 19:08:11    435s] ### import design signature (47): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1633531032 halo=0
[06/15 19:08:11    435s] ### Time Record (globalDetailRoute) is uninstalled.
[06/15 19:08:11    435s] ### 
[06/15 19:08:11    435s] ###   Scalability Statistics
[06/15 19:08:11    435s] ### 
[06/15 19:08:11    435s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:08:11    435s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/15 19:08:11    435s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:08:11    435s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[06/15 19:08:11    435s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[06/15 19:08:11    435s] ### --------------------------------+----------------+----------------+----------------+
[06/15 19:08:11    435s] ### 
[06/15 19:08:11    435s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1065.4M, totSessionCpu=0:07:15 **
[06/15 19:08:11    435s] 
[06/15 19:08:11    435s] =============================================================================================
[06/15 19:08:11    435s]  Step TAT Report for EcoRoute #1
[06/15 19:08:11    435s] =============================================================================================
[06/15 19:08:11    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:08:11    435s] ---------------------------------------------------------------------------------------------
[06/15 19:08:11    435s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:11    435s] [ DetailRoute            ]      1   0:00:00.3  (  36.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/15 19:08:11    435s] [ MISC                   ]          0:00:00.6  (  63.7 % )     0:00:00.6 /  0:00:00.5    1.0
[06/15 19:08:11    435s] ---------------------------------------------------------------------------------------------
[06/15 19:08:11    435s]  EcoRoute #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[06/15 19:08:11    435s] ---------------------------------------------------------------------------------------------
[06/15 19:08:11    435s] 
[06/15 19:08:11    435s] -routeWithEco false                       # bool, default=false
[06/15 19:08:11    435s] -routeSelectedNetOnly false               # bool, default=false
[06/15 19:08:11    435s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/15 19:08:11    435s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/15 19:08:11    435s] New Signature Flow (restoreNanoRouteOptions) ....
[06/15 19:08:11    435s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:08:11    435s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:08:11    435s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:08:11    435s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:08:11    435s] RC Extraction called in multi-corner(1) mode.
[06/15 19:08:11    435s] Process corner(s) are loaded.
[06/15 19:08:11    435s]  Corner: standard
[06/15 19:08:11    435s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d -maxResLength 200  -extended
[06/15 19:08:11    435s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:08:11    435s]       RC Corner Indexes            0   
[06/15 19:08:11    435s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:08:11    435s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:08:11    435s] Resistance Scaling Factor    : 1.00000 
[06/15 19:08:11    435s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:08:11    435s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:08:11    435s] Shrink Factor                : 1.00000
[06/15 19:08:11    435s] LayerId::1 widthSet size::4
[06/15 19:08:11    435s] LayerId::2 widthSet size::4
[06/15 19:08:11    435s] LayerId::3 widthSet size::4
[06/15 19:08:11    435s] LayerId::4 widthSet size::4
[06/15 19:08:11    435s] LayerId::5 widthSet size::4
[06/15 19:08:11    435s] LayerId::6 widthSet size::4
[06/15 19:08:11    435s] LayerId::7 widthSet size::4
[06/15 19:08:11    435s] LayerId::8 widthSet size::4
[06/15 19:08:11    435s] LayerId::9 widthSet size::4
[06/15 19:08:11    435s] LayerId::10 widthSet size::3
[06/15 19:08:11    435s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:11    435s] Initializing multi-corner resistance tables ...
[06/15 19:08:11    435s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:11    435s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1266.2M)
[06/15 19:08:11    435s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for storing RC.
[06/15 19:08:11    435s] Extracted 10.0521% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 20.0429% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 30.0337% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 40.0552% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 50.046% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 60.0368% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 70.0582% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 80.049% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1322.2M)
[06/15 19:08:11    435s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1322.2M)
[06/15 19:08:12    435s] Number of Extracted Resistors     : 5437
[06/15 19:08:12    435s] Number of Extracted Ground Cap.   : 5948
[06/15 19:08:12    435s] Number of Extracted Coupling Cap. : 5876
[06/15 19:08:12    435s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1290.934M)
[06/15 19:08:12    435s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:08:12    435s]  Corner: standard
[06/15 19:08:12    435s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1290.9M)
[06/15 19:08:12    435s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:08:12    435s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1294.934M)
[06/15 19:08:12    435s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1294.934M)
[06/15 19:08:12    435s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1294.934M)
[06/15 19:08:12    435s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:08:13    436s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 0 access done (mem: 1294.934M)
[06/15 19:08:13    436s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1294.934M)
[06/15 19:08:13    436s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 1294.934M)
[06/15 19:08:13    436s] **optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1048.1M, totSessionCpu=0:07:16 **
[06/15 19:08:13    436s] Starting delay calculation for Setup views
[06/15 19:08:13    436s] Starting SI iteration 1 using Infinite Timing Windows
[06/15 19:08:13    436s] #################################################################################
[06/15 19:08:13    436s] # Design Stage: PostRoute
[06/15 19:08:13    436s] # Design Name: P4_ADDER
[06/15 19:08:13    436s] # Design Mode: 90nm
[06/15 19:08:13    436s] # Analysis Mode: MMMC OCV 
[06/15 19:08:13    436s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:13    436s] # Signoff Settings: SI On 
[06/15 19:08:13    436s] #################################################################################
[06/15 19:08:13    436s] AAE_INFO: 1 threads acquired from CTE.
[06/15 19:08:13    436s] Setting infinite Tws ...
[06/15 19:08:13    436s] First Iteration Infinite Tw... 
[06/15 19:08:13    436s] Calculate early delays in OCV mode...
[06/15 19:08:13    436s] Calculate late delays in OCV mode...
[06/15 19:08:13    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 1255.9M, InitMEM = 1255.9M)
[06/15 19:08:13    436s] Start delay calculation (fullDC) (1 T). (MEM=1255.93)
[06/15 19:08:13    436s] LayerId::1 widthSet size::4
[06/15 19:08:13    436s] LayerId::2 widthSet size::4
[06/15 19:08:13    436s] LayerId::3 widthSet size::4
[06/15 19:08:13    436s] LayerId::4 widthSet size::4
[06/15 19:08:13    436s] LayerId::5 widthSet size::4
[06/15 19:08:13    436s] LayerId::6 widthSet size::4
[06/15 19:08:13    436s] LayerId::7 widthSet size::4
[06/15 19:08:13    436s] LayerId::8 widthSet size::4
[06/15 19:08:13    436s] LayerId::9 widthSet size::4
[06/15 19:08:13    436s] LayerId::10 widthSet size::3
[06/15 19:08:13    436s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:13    436s] Initializing multi-corner resistance tables ...
[06/15 19:08:13    436s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:13    436s] End AAE Lib Interpolated Model. (MEM=1267.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:13    436s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1267.535M)
[06/15 19:08:13    436s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1267.5M)
[06/15 19:08:14    437s] Total number of fetched objects 595
[06/15 19:08:14    437s] AAE_INFO-618: Total number of nets in the design is 615,  94.8 percent of the nets selected for SI analysis
[06/15 19:08:14    437s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:14    437s] End delay calculation. (MEM=1283.21 CPU=0:00:00.6 REAL=0:00:01.0)
[06/15 19:08:14    437s] End delay calculation (fullDC). (MEM=1283.21 CPU=0:00:00.7 REAL=0:00:01.0)
[06/15 19:08:14    437s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1283.2M) ***
[06/15 19:08:14    437s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1283.2M)
[06/15 19:08:14    437s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 19:08:14    437s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1283.2M)
[06/15 19:08:14    437s] Starting SI iteration 2
[06/15 19:08:14    437s] Calculate early delays in OCV mode...
[06/15 19:08:14    437s] Calculate late delays in OCV mode...
[06/15 19:08:14    437s] Start delay calculation (fullDC) (1 T). (MEM=1238.12)
[06/15 19:08:14    437s] End AAE Lib Interpolated Model. (MEM=1238.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:14    437s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/15 19:08:14    437s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 595. 
[06/15 19:08:14    437s] Total number of fetched objects 595
[06/15 19:08:14    437s] AAE_INFO-618: Total number of nets in the design is 615,  1.3 percent of the nets selected for SI analysis
[06/15 19:08:14    437s] End delay calculation. (MEM=1276.28 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:14    437s] End delay calculation (fullDC). (MEM=1276.28 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:14    437s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1276.3M) ***
[06/15 19:08:14    437s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:18 mem=1276.3M)
[06/15 19:08:14    437s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1276.3M
[06/15 19:08:14    437s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1276.3M
[06/15 19:08:14    437s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |   N/A   |   N/A   |   N/A   |  0.007  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1066.8M, totSessionCpu=0:07:18 **
[06/15 19:08:14    437s] Executing marking Critical Nets1
[06/15 19:08:14    437s] Footprint XOR2_X1 has at least 2 pins...
[06/15 19:08:14    437s] Footprint XNOR2_X1 has at least 3 pins...
[06/15 19:08:14    437s] Footprint TLAT_X1 has at least 4 pins...
[06/15 19:08:14    437s] Footprint SDFF_X1 has at least 5 pins...
[06/15 19:08:14    437s] *** Number of Vt Cells Partition = 1
[06/15 19:08:14    437s] Running postRoute recovery in postEcoRoute mode
[06/15 19:08:14    437s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1066.8M, totSessionCpu=0:07:18 **
[06/15 19:08:14    437s]   Timing/DRV Snapshot: (TGT)
[06/15 19:08:14    437s]      Weighted WNS: 0.000
[06/15 19:08:14    437s]       All  PG WNS: 0.000
[06/15 19:08:14    437s]       High PG WNS: 0.000
[06/15 19:08:14    437s]       All  PG TNS: 0.000
[06/15 19:08:14    437s]       High PG TNS: 0.000
[06/15 19:08:14    437s]          Tran DRV: 0 (0)
[06/15 19:08:14    437s]           Cap DRV: 0 (0)
[06/15 19:08:14    437s]        Fanout DRV: 0 (0)
[06/15 19:08:14    437s]            Glitch: 0 (0)
[06/15 19:08:14    437s]    Category Slack: { [L, 0.007] }
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] Checking setup slack degradation ...
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] Recovery Manager:
[06/15 19:08:14    437s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[06/15 19:08:14    437s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.051) - Skip
[06/15 19:08:14    437s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/15 19:08:14    437s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] Checking DRV degradation...
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] Recovery Manager:
[06/15 19:08:14    437s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/15 19:08:14    437s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/15 19:08:14    437s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/15 19:08:14    437s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/15 19:08:14    437s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1253.54M, totSessionCpu=0:07:18).
[06/15 19:08:14    437s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1066.8M, totSessionCpu=0:07:18 **
[06/15 19:08:14    437s] 
[06/15 19:08:14    437s] Latch borrow mode reset to max_borrow
[06/15 19:08:14    438s] Reported timing to dir ./timingReports
[06/15 19:08:14    438s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1066.9M, totSessionCpu=0:07:18 **
[06/15 19:08:15    438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1253.5M
[06/15 19:08:15    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1253.5M
[06/15 19:08:18    438s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 1066.9M, totSessionCpu=0:07:18 **
[06/15 19:08:18    438s]  ReSet Options after AAE Based Opt flow 
[06/15 19:08:18    438s] Opt: RC extraction mode changed to 'detail'
[06/15 19:08:18    438s] *** Finished optDesign ***
[06/15 19:08:18    438s] Info: pop threads available for lower-level modules during optimization.
[06/15 19:08:18    438s] Deleting Lib Analyzer.
[06/15 19:08:18    438s] Info: Destroy the CCOpt slew target map.
[06/15 19:08:18    438s] clean pInstBBox. size 0
[06/15 19:08:18    438s] All LLGs are deleted
[06/15 19:08:18    438s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1253.6M
[06/15 19:08:18    438s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1253.6M
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] =============================================================================================
[06/15 19:08:18    438s]  Final TAT Report for optDesign
[06/15 19:08:18    438s] =============================================================================================
[06/15 19:08:18    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:08:18    438s] ---------------------------------------------------------------------------------------------
[06/15 19:08:18    438s] [ DrvOpt                 ]      1   0:00:02.4  (  15.1 % )     0:00:02.4 /  0:00:02.4    1.0
[06/15 19:08:18    438s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[06/15 19:08:18    438s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[06/15 19:08:18    438s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[06/15 19:08:18    438s] [ LayerAssignment        ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/15 19:08:18    438s] [ EcoRoute               ]      1   0:00:00.9  (   5.5 % )     0:00:00.9 /  0:00:00.9    1.0
[06/15 19:08:18    438s] [ ExtractRC              ]      2   0:00:03.7  (  23.1 % )     0:00:03.7 /  0:00:02.1    0.6
[06/15 19:08:18    438s] [ TimingUpdate           ]     12   0:00:00.4  (   2.3 % )     0:00:02.9 /  0:00:02.9    1.0
[06/15 19:08:18    438s] [ FullDelayCalc          ]      3   0:00:02.6  (  16.1 % )     0:00:02.6 /  0:00:02.6    1.0
[06/15 19:08:18    438s] [ OptSummaryReport       ]      5   0:00:00.2  (   1.2 % )     0:00:03.6 /  0:00:00.7    0.2
[06/15 19:08:18    438s] [ TimingReport           ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[06/15 19:08:18    438s] [ DrvReport              ]      5   0:00:03.2  (  19.9 % )     0:00:03.2 /  0:00:00.2    0.1
[06/15 19:08:18    438s] [ GenerateReports        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:08:18    438s] [ MISC                   ]          0:00:02.1  (  13.1 % )     0:00:02.1 /  0:00:02.1    1.0
[06/15 19:08:18    438s] ---------------------------------------------------------------------------------------------
[06/15 19:08:18    438s]  optDesign TOTAL                    0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:11.3    0.7
[06/15 19:08:18    438s] ---------------------------------------------------------------------------------------------
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] Deleting Cell Server ...
[06/15 19:08:18    438s] <CMD> optDesign -postRoute -hold
[06/15 19:08:18    438s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.9M, totSessionCpu=0:07:18 **
[06/15 19:08:18    438s] **WARN: (IMPOPT-576):	66 nets have unplaced terms. 
[06/15 19:08:18    438s] Type 'man IMPOPT-576' for more detail.
[06/15 19:08:18    438s] **INFO: User settings:
[06/15 19:08:18    438s] setNanoRouteMode -drouteAntennaFactor                           1
[06/15 19:08:18    438s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[06/15 19:08:18    438s] setNanoRouteMode -drouteStartIteration                          0
[06/15 19:08:18    438s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/15 19:08:18    438s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/15 19:08:18    438s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/15 19:08:18    438s] setNanoRouteMode -routeWithSiDriven                             false
[06/15 19:08:18    438s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[06/15 19:08:18    438s] setNanoRouteMode -routeWithTimingDriven                         false
[06/15 19:08:18    438s] setNanoRouteMode -timingEngine                                  {}
[06/15 19:08:18    438s] setExtractRCMode -coupled                                       true
[06/15 19:08:18    438s] setExtractRCMode -engine                                        postRoute
[06/15 19:08:18    438s] setExtractRCMode -noCleanRCDB                                   true
[06/15 19:08:18    438s] setExtractRCMode -nrNetInMemory                                 100000
[06/15 19:08:18    438s] setUsefulSkewMode -ecoRoute                                     false
[06/15 19:08:18    438s] setDelayCalMode -enable_high_fanout                             true
[06/15 19:08:18    438s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/15 19:08:18    438s] setDelayCalMode -engine                                         aae
[06/15 19:08:18    438s] setDelayCalMode -ignoreNetLoad                                  false
[06/15 19:08:18    438s] setDelayCalMode -SIAware                                        true
[06/15 19:08:18    438s] setOptMode -activeSetupViews                                    { default }
[06/15 19:08:18    438s] setOptMode -autoSetupViews                                      { default}
[06/15 19:08:18    438s] setOptMode -autoTDGRSetupViews                                  { default}
[06/15 19:08:18    438s] setOptMode -deleteInst                                          true
[06/15 19:08:18    438s] setOptMode -drcMargin                                           0
[06/15 19:08:18    438s] setOptMode -fixCap                                              true
[06/15 19:08:18    438s] setOptMode -fixDrc                                              true
[06/15 19:08:18    438s] setOptMode -fixFanoutLoad                                       false
[06/15 19:08:18    438s] setOptMode -fixTran                                             true
[06/15 19:08:18    438s] setOptMode -setupTargetSlack                                    0
[06/15 19:08:18    438s] setSIMode -separate_delta_delay_on_data                         true
[06/15 19:08:18    438s] setSIMode -si_reselection                                       slack
[06/15 19:08:18    438s] setPlaceMode -place_design_floorplan_mode                       false
[06/15 19:08:18    438s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[06/15 19:08:18    438s] setAnalysisMode -analysisType                                   onChipVariation
[06/15 19:08:18    438s] setAnalysisMode -checkType                                      setup
[06/15 19:08:18    438s] setAnalysisMode -clkSrcPath                                     true
[06/15 19:08:18    438s] setAnalysisMode -clockPropagation                               sdcControl
[06/15 19:08:18    438s] setAnalysisMode -virtualIPO                                     false
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/15 19:08:18    438s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/15 19:08:18    438s] GigaOpt running with 1 threads.
[06/15 19:08:18    438s] Info: 1 threads available for lower-level modules during optimization.
[06/15 19:08:18    438s] Need call spDPlaceInit before registerPrioInstLoc.
[06/15 19:08:18    438s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:18    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1247.6M
[06/15 19:08:18    438s] z: 2, totalTracks: 1
[06/15 19:08:18    438s] z: 4, totalTracks: 1
[06/15 19:08:18    438s] z: 6, totalTracks: 1
[06/15 19:08:18    438s] z: 8, totalTracks: 1
[06/15 19:08:18    438s] #spOpts: mergeVia=F 
[06/15 19:08:18    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1247.6M
[06/15 19:08:18    438s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1247.6M
[06/15 19:08:18    438s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/15 19:08:18    438s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1247.6M
[06/15 19:08:18    438s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1264.3M
[06/15 19:08:18    438s] Fast DP-INIT is on for default
[06/15 19:08:18    438s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/15 19:08:18    438s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.021, MEM:1264.3M
[06/15 19:08:18    438s] OPERPROF:     Starting CMU at level 3, MEM:1264.3M
[06/15 19:08:18    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1264.3M
[06/15 19:08:18    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1264.3M
[06/15 19:08:18    438s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1264.3MB).
[06/15 19:08:18    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1264.3M
[06/15 19:08:18    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1264.3M
[06/15 19:08:18    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1264.3M
[06/15 19:08:18    438s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:08:18    438s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:18    438s] Summary for sequential cells identification: 
[06/15 19:08:18    438s]   Identified SBFF number: 16
[06/15 19:08:18    438s]   Identified MBFF number: 0
[06/15 19:08:18    438s]   Identified SB Latch number: 0
[06/15 19:08:18    438s]   Identified MB Latch number: 0
[06/15 19:08:18    438s]   Not identified SBFF number: 0
[06/15 19:08:18    438s]   Not identified MBFF number: 0
[06/15 19:08:18    438s]   Not identified SB Latch number: 0
[06/15 19:08:18    438s]   Not identified MB Latch number: 0
[06/15 19:08:18    438s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:18    438s]  Visiting view : default
[06/15 19:08:18    438s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:18    438s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:18    438s]  Visiting view : default
[06/15 19:08:18    438s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:18    438s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:18    438s]  Setting StdDelay to 10.10
[06/15 19:08:18    438s] Creating Cell Server, finished. 
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] Creating Lib Analyzer ...
[06/15 19:08:18    438s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:18    438s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:08:18    438s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:08:18    438s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:18    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:19 mem=1270.3M
[06/15 19:08:18    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:19 mem=1270.3M
[06/15 19:08:18    438s] Creating Lib Analyzer, finished. 
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (IMPOPT-665):	A[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/15 19:08:18    438s] Type 'man IMPOPT-665' for more detail.
[06/15 19:08:18    438s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/15 19:08:18    438s] To increase the message display limit, refer to the product command reference manual.
[06/15 19:08:18    438s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1067.6M, totSessionCpu=0:07:19 **
[06/15 19:08:18    438s] Existing Dirty Nets : 0
[06/15 19:08:18    438s] New Signature Flow (optDesignCheckOptions) ....
[06/15 19:08:18    438s] #Taking db snapshot
[06/15 19:08:18    438s] #Taking db snapshot ... done
[06/15 19:08:18    438s] OPERPROF: Starting checkPlace at level 1, MEM:1270.3M
[06/15 19:08:18    438s] z: 2, totalTracks: 1
[06/15 19:08:18    438s] z: 4, totalTracks: 1
[06/15 19:08:18    438s] z: 6, totalTracks: 1
[06/15 19:08:18    438s] z: 8, totalTracks: 1
[06/15 19:08:18    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1270.3M
[06/15 19:08:18    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1270.3M
[06/15 19:08:18    438s] Begin checking placement ... (start mem=1270.3M, init mem=1270.3M)
[06/15 19:08:18    438s] 
[06/15 19:08:18    438s] Running CheckPlace using 1 thread in normal mode...
[06/15 19:08:18    439s] 
[06/15 19:08:18    439s] ...checkPlace normal is done!
[06/15 19:08:18    439s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1270.3M
[06/15 19:08:18    439s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:1270.3M
[06/15 19:08:18    439s] *info: Placed = 1475          
[06/15 19:08:18    439s] *info: Unplaced = 0           
[06/15 19:08:18    439s] Placement Density:100.00%(1001/1001)
[06/15 19:08:18    439s] Placement Density (including fixed std cells):100.00%(1001/1001)
[06/15 19:08:18    439s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1270.3M
[06/15 19:08:18    439s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1270.3M
[06/15 19:08:18    439s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1270.3M)
[06/15 19:08:18    439s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.046, MEM:1270.3M
[06/15 19:08:18    439s]  Initial DC engine is -> aae
[06/15 19:08:18    439s]  
[06/15 19:08:18    439s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/15 19:08:18    439s]  
[06/15 19:08:19    439s]  
[06/15 19:08:19    439s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/15 19:08:19    439s]  
[06/15 19:08:19    439s] Reset EOS DB
[06/15 19:08:19    439s] Ignoring AAE DB Resetting ...
[06/15 19:08:19    439s]  Set Options for AAE Based Opt flow 
[06/15 19:08:19    439s] *** optDesign -postRoute ***
[06/15 19:08:19    439s] DRC Margin: user margin 0.0; extra margin 0
[06/15 19:08:19    439s] Setup Target Slack: user slack 0
[06/15 19:08:19    439s] Hold Target Slack: user slack 0
[06/15 19:08:19    439s] All LLGs are deleted
[06/15 19:08:19    439s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1270.3M
[06/15 19:08:19    439s] Fast DP-INIT is on for default
[06/15 19:08:19    439s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1270.3M
[06/15 19:08:19    439s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1270.3M
[06/15 19:08:19    439s] Deleting Cell Server ...
[06/15 19:08:19    439s] Deleting Lib Analyzer.
[06/15 19:08:19    439s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:08:19    439s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:19    439s] Summary for sequential cells identification: 
[06/15 19:08:19    439s]   Identified SBFF number: 16
[06/15 19:08:19    439s]   Identified MBFF number: 0
[06/15 19:08:19    439s]   Identified SB Latch number: 0
[06/15 19:08:19    439s]   Identified MB Latch number: 0
[06/15 19:08:19    439s]   Not identified SBFF number: 0
[06/15 19:08:19    439s]   Not identified MBFF number: 0
[06/15 19:08:19    439s]   Not identified SB Latch number: 0
[06/15 19:08:19    439s]   Not identified MB Latch number: 0
[06/15 19:08:19    439s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:19    439s]  Visiting view : default
[06/15 19:08:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:19    439s]  Visiting view : default
[06/15 19:08:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:19    439s]  Setting StdDelay to 10.10
[06/15 19:08:19    439s] Creating Cell Server, finished. 
[06/15 19:08:19    439s] 
[06/15 19:08:19    439s] Deleting Cell Server ...
[06/15 19:08:19    439s] ** INFO : this run is activating 'postRoute' automaton
[06/15 19:08:19    439s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1270.309M)
[06/15 19:08:19    439s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:08:19    439s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:08:19    439s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:08:19    439s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:08:19    439s] RC Extraction called in multi-corner(1) mode.
[06/15 19:08:19    439s] Process corner(s) are loaded.
[06/15 19:08:19    439s]  Corner: standard
[06/15 19:08:19    439s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d -maxResLength 200  -extended
[06/15 19:08:19    439s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:08:19    439s]       RC Corner Indexes            0   
[06/15 19:08:19    439s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:08:19    439s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:08:19    439s] Resistance Scaling Factor    : 1.00000 
[06/15 19:08:19    439s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:08:19    439s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:08:19    439s] Shrink Factor                : 1.00000
[06/15 19:08:19    439s] LayerId::1 widthSet size::4
[06/15 19:08:19    439s] LayerId::2 widthSet size::4
[06/15 19:08:19    439s] LayerId::3 widthSet size::4
[06/15 19:08:19    439s] LayerId::4 widthSet size::4
[06/15 19:08:19    439s] LayerId::5 widthSet size::4
[06/15 19:08:19    439s] LayerId::6 widthSet size::4
[06/15 19:08:19    439s] LayerId::7 widthSet size::4
[06/15 19:08:19    439s] LayerId::8 widthSet size::4
[06/15 19:08:19    439s] LayerId::9 widthSet size::4
[06/15 19:08:19    439s] LayerId::10 widthSet size::3
[06/15 19:08:19    439s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:19    439s] Initializing multi-corner resistance tables ...
[06/15 19:08:19    439s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:19    439s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.3M)
[06/15 19:08:19    439s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for storing RC.
[06/15 19:08:19    439s] Extracted 10.0521% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 20.0429% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 30.0337% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 40.0552% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 50.046% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 60.0368% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 70.0582% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 80.049% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1318.3M)
[06/15 19:08:19    439s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1318.3M)
[06/15 19:08:19    439s] Number of Extracted Resistors     : 5437
[06/15 19:08:19    439s] Number of Extracted Ground Cap.   : 5948
[06/15 19:08:19    439s] Number of Extracted Coupling Cap. : 5876
[06/15 19:08:19    439s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1286.316M)
[06/15 19:08:19    439s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:08:19    439s]  Corner: standard
[06/15 19:08:19    439s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1286.3M)
[06/15 19:08:19    439s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:08:19    439s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1290.316M)
[06/15 19:08:20    439s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1290.316M)
[06/15 19:08:20    439s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1290.316M)
[06/15 19:08:20    439s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:08:20    440s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 0 access done (mem: 1290.316M)
[06/15 19:08:20    440s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1290.316M)
[06/15 19:08:20    440s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1290.316M)
[06/15 19:08:20    440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1280.8M
[06/15 19:08:20    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1280.8M
[06/15 19:08:20    440s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[06/15 19:08:20    440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1280.8M
[06/15 19:08:20    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1280.8M
[06/15 19:08:20    440s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[06/15 19:08:20    440s] GigaOpt Hold Optimizer is used
[06/15 19:08:20    440s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d' for reading (mem: 1280.801M)
[06/15 19:08:20    440s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1280.8M)
[06/15 19:08:21    440s] LayerId::1 widthSet size::4
[06/15 19:08:21    440s] LayerId::2 widthSet size::4
[06/15 19:08:21    440s] LayerId::3 widthSet size::4
[06/15 19:08:21    440s] LayerId::4 widthSet size::4
[06/15 19:08:21    440s] LayerId::5 widthSet size::4
[06/15 19:08:21    440s] LayerId::6 widthSet size::4
[06/15 19:08:21    440s] LayerId::7 widthSet size::4
[06/15 19:08:21    440s] LayerId::8 widthSet size::4
[06/15 19:08:21    440s] LayerId::9 widthSet size::4
[06/15 19:08:21    440s] LayerId::10 widthSet size::3
[06/15 19:08:21    440s] Initializing multi-corner capacitance tables ... 
[06/15 19:08:21    440s] Initializing multi-corner resistance tables ...
[06/15 19:08:21    440s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:08:21    440s] End AAE Lib Interpolated Model. (MEM=1280.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:21    440s] 
[06/15 19:08:21    440s] Creating Lib Analyzer ...
[06/15 19:08:21    440s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:21    440s] Summary for sequential cells identification: 
[06/15 19:08:21    440s]   Identified SBFF number: 16
[06/15 19:08:21    440s]   Identified MBFF number: 0
[06/15 19:08:21    440s]   Identified SB Latch number: 0
[06/15 19:08:21    440s]   Identified MB Latch number: 0
[06/15 19:08:21    440s]   Not identified SBFF number: 0
[06/15 19:08:21    440s]   Not identified MBFF number: 0
[06/15 19:08:21    440s]   Not identified SB Latch number: 0
[06/15 19:08:21    440s]   Not identified MB Latch number: 0
[06/15 19:08:21    440s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:21    440s]  Visiting view : default
[06/15 19:08:21    440s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:21    440s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:21    440s]  Visiting view : default
[06/15 19:08:21    440s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:21    440s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:21    440s]  Setting StdDelay to 10.10
[06/15 19:08:21    440s] Creating Cell Server, finished. 
[06/15 19:08:21    440s] 
[06/15 19:08:21    440s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:21    440s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:08:21    440s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:08:21    440s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:08:21    440s] 
[06/15 19:08:21    440s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:21    440s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:21 mem=1280.8M
[06/15 19:08:21    440s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:21 mem=1280.8M
[06/15 19:08:21    440s] Creating Lib Analyzer, finished. 
[06/15 19:08:21    440s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:21 mem=1280.8M ***
[06/15 19:08:21    441s] Starting delay calculation for Hold views
[06/15 19:08:21    441s] Starting SI iteration 1 using Infinite Timing Windows
[06/15 19:08:21    441s] #################################################################################
[06/15 19:08:21    441s] # Design Stage: PostRoute
[06/15 19:08:21    441s] # Design Name: P4_ADDER
[06/15 19:08:21    441s] # Design Mode: 90nm
[06/15 19:08:21    441s] # Analysis Mode: MMMC OCV 
[06/15 19:08:21    441s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:21    441s] # Signoff Settings: SI On 
[06/15 19:08:21    441s] #################################################################################
[06/15 19:08:21    441s] AAE_INFO: 1 threads acquired from CTE.
[06/15 19:08:21    441s] Setting infinite Tws ...
[06/15 19:08:21    441s] First Iteration Infinite Tw... 
[06/15 19:08:21    441s] Calculate late delays in OCV mode...
[06/15 19:08:21    441s] Calculate early delays in OCV mode...
[06/15 19:08:21    441s] Topological Sorting (REAL = 0:00:00.0, MEM = 1278.8M, InitMEM = 1278.8M)
[06/15 19:08:21    441s] Start delay calculation (fullDC) (1 T). (MEM=1278.8)
[06/15 19:08:21    441s] End AAE Lib Interpolated Model. (MEM=1290.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:22    441s] Total number of fetched objects 595
[06/15 19:08:22    441s] AAE_INFO-618: Total number of nets in the design is 615,  94.8 percent of the nets selected for SI analysis
[06/15 19:08:22    441s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:22    441s] End delay calculation. (MEM=1306.09 CPU=0:00:00.5 REAL=0:00:00.0)
[06/15 19:08:22    441s] End delay calculation (fullDC). (MEM=1306.09 CPU=0:00:00.6 REAL=0:00:01.0)
[06/15 19:08:22    441s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1306.1M) ***
[06/15 19:08:22    441s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1306.1M)
[06/15 19:08:22    441s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 19:08:22    441s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1306.1M)
[06/15 19:08:22    441s] 
[06/15 19:08:22    441s] Executing IPO callback for view pruning ..
[06/15 19:08:22    441s] Starting SI iteration 2
[06/15 19:08:22    442s] Calculate late delays in OCV mode...
[06/15 19:08:22    442s] Calculate early delays in OCV mode...
[06/15 19:08:22    442s] Start delay calculation (fullDC) (1 T). (MEM=1245)
[06/15 19:08:22    442s] End AAE Lib Interpolated Model. (MEM=1245 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:22    442s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/15 19:08:22    442s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 595. 
[06/15 19:08:22    442s] Total number of fetched objects 595
[06/15 19:08:22    442s] AAE_INFO-618: Total number of nets in the design is 615,  0.0 percent of the nets selected for SI analysis
[06/15 19:08:22    442s] End delay calculation. (MEM=1283.15 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:22    442s] End delay calculation (fullDC). (MEM=1283.15 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:22    442s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1283.2M) ***
[06/15 19:08:22    442s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:22 mem=1283.2M)
[06/15 19:08:22    442s] 
[06/15 19:08:22    442s] Active hold views:
[06/15 19:08:22    442s]  default
[06/15 19:08:22    442s]   Dominating endpoints: 0
[06/15 19:08:22    442s]   Dominating TNS: -0.000
[06/15 19:08:22    442s] 
[06/15 19:08:22    442s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:07:22 mem=1298.4M ***
[06/15 19:08:22    442s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:22 mem=1298.4M ***
[06/15 19:08:22    442s] Starting delay calculation for Setup views
[06/15 19:08:23    442s] Starting SI iteration 1 using Infinite Timing Windows
[06/15 19:08:23    442s] #################################################################################
[06/15 19:08:23    442s] # Design Stage: PostRoute
[06/15 19:08:23    442s] # Design Name: P4_ADDER
[06/15 19:08:23    442s] # Design Mode: 90nm
[06/15 19:08:23    442s] # Analysis Mode: MMMC OCV 
[06/15 19:08:23    442s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:23    442s] # Signoff Settings: SI On 
[06/15 19:08:23    442s] #################################################################################
[06/15 19:08:23    442s] AAE_INFO: 1 threads acquired from CTE.
[06/15 19:08:23    442s] Setting infinite Tws ...
[06/15 19:08:23    442s] First Iteration Infinite Tw... 
[06/15 19:08:23    442s] Calculate early delays in OCV mode...
[06/15 19:08:23    442s] Calculate late delays in OCV mode...
[06/15 19:08:23    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1286.9M, InitMEM = 1286.9M)
[06/15 19:08:23    442s] Start delay calculation (fullDC) (1 T). (MEM=1286.9)
[06/15 19:08:23    442s] End AAE Lib Interpolated Model. (MEM=1298.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:23    442s] Total number of fetched objects 595
[06/15 19:08:23    442s] AAE_INFO-618: Total number of nets in the design is 615,  94.8 percent of the nets selected for SI analysis
[06/15 19:08:23    442s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:23    442s] End delay calculation. (MEM=1302.32 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:08:23    442s] End delay calculation (fullDC). (MEM=1302.32 CPU=0:00:00.5 REAL=0:00:00.0)
[06/15 19:08:23    442s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1302.3M) ***
[06/15 19:08:23    442s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1302.3M)
[06/15 19:08:23    442s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 19:08:23    442s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1302.3M)
[06/15 19:08:23    442s] 
[06/15 19:08:23    442s] Executing IPO callback for view pruning ..
[06/15 19:08:23    442s] Starting SI iteration 2
[06/15 19:08:23    442s] Calculate early delays in OCV mode...
[06/15 19:08:23    442s] Calculate late delays in OCV mode...
[06/15 19:08:23    442s] Start delay calculation (fullDC) (1 T). (MEM=1244.23)
[06/15 19:08:23    442s] End AAE Lib Interpolated Model. (MEM=1244.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:23    442s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/15 19:08:23    442s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 595. 
[06/15 19:08:23    442s] Total number of fetched objects 595
[06/15 19:08:23    442s] AAE_INFO-618: Total number of nets in the design is 615,  1.3 percent of the nets selected for SI analysis
[06/15 19:08:23    442s] End delay calculation. (MEM=1284.4 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:23    442s] End delay calculation (fullDC). (MEM=1284.4 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:23    442s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1284.4M) ***
[06/15 19:08:23    443s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:23 mem=1284.4M)
[06/15 19:08:23    443s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:23 mem=1284.4M ***
[06/15 19:08:23    443s] *info: category slack lower bound [L 0.0] default
[06/15 19:08:23    443s] --------------------------------------------------- 
[06/15 19:08:23    443s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/15 19:08:23    443s] --------------------------------------------------- 
[06/15 19:08:23    443s]          WNS    reg2regWNS
[06/15 19:08:23    443s]     0.007 ns      0.007 ns
[06/15 19:08:23    443s] --------------------------------------------------- 
[06/15 19:08:23    443s]   Timing/DRV Snapshot: (REF)
[06/15 19:08:23    443s]      Weighted WNS: 0.000
[06/15 19:08:23    443s]       All  PG WNS: 0.000
[06/15 19:08:23    443s]       High PG WNS: 0.000
[06/15 19:08:23    443s]       All  PG TNS: 0.000
[06/15 19:08:23    443s]       High PG TNS: 0.000
[06/15 19:08:23    443s]          Tran DRV: 0 (0)
[06/15 19:08:23    443s]           Cap DRV: 0 (0)
[06/15 19:08:23    443s]        Fanout DRV: 0 (0)
[06/15 19:08:23    443s]            Glitch: 0 (0)
[06/15 19:08:23    443s]    Category Slack: { [L, 0.007] }
[06/15 19:08:23    443s] 
[06/15 19:08:23    443s] Setting latch borrow mode to budget during optimization.
[06/15 19:08:23    443s] Deleting Cell Server ...
[06/15 19:08:23    443s] Deleting Lib Analyzer.
[06/15 19:08:23    443s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/15 19:08:23    443s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:23    443s] Summary for sequential cells identification: 
[06/15 19:08:23    443s]   Identified SBFF number: 16
[06/15 19:08:23    443s]   Identified MBFF number: 0
[06/15 19:08:23    443s]   Identified SB Latch number: 0
[06/15 19:08:23    443s]   Identified MB Latch number: 0
[06/15 19:08:23    443s]   Not identified SBFF number: 0
[06/15 19:08:23    443s]   Not identified MBFF number: 0
[06/15 19:08:23    443s]   Not identified SB Latch number: 0
[06/15 19:08:23    443s]   Not identified MB Latch number: 0
[06/15 19:08:23    443s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:23    443s]  Visiting view : default
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:23    443s]  Visiting view : default
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:23    443s]  Setting StdDelay to 10.10
[06/15 19:08:23    443s] Creating Cell Server, finished. 
[06/15 19:08:23    443s] 
[06/15 19:08:23    443s] Deleting Cell Server ...
[06/15 19:08:23    443s] 
[06/15 19:08:23    443s] Creating Lib Analyzer ...
[06/15 19:08:23    443s] Creating Cell Server ...(0, 0, 0, 0)
[06/15 19:08:23    443s] Summary for sequential cells identification: 
[06/15 19:08:23    443s]   Identified SBFF number: 16
[06/15 19:08:23    443s]   Identified MBFF number: 0
[06/15 19:08:23    443s]   Identified SB Latch number: 0
[06/15 19:08:23    443s]   Identified MB Latch number: 0
[06/15 19:08:23    443s]   Not identified SBFF number: 0
[06/15 19:08:23    443s]   Not identified MBFF number: 0
[06/15 19:08:23    443s]   Not identified SB Latch number: 0
[06/15 19:08:23    443s]   Not identified MB Latch number: 0
[06/15 19:08:23    443s]   Number of sequential cells which are not FFs: 13
[06/15 19:08:23    443s]  Visiting view : default
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:23    443s]  Visiting view : default
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:23    443s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:23    443s]  Setting StdDelay to 10.10
[06/15 19:08:23    443s] Creating Cell Server, finished. 
[06/15 19:08:23    443s] 
[06/15 19:08:23    443s] **Info: Trial Route has Max Route Layer 15/10.
[06/15 19:08:23    443s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/15 19:08:23    443s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/15 19:08:23    443s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/15 19:08:23    443s] 
[06/15 19:08:23    443s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/15 19:08:24    443s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:24 mem=1315.7M
[06/15 19:08:24    443s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:24 mem=1315.7M
[06/15 19:08:24    443s] Creating Lib Analyzer, finished. 
[06/15 19:08:24    443s] 
[06/15 19:08:24    443s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[06/15 19:08:24    443s] *Info: worst delay setup view: default
[06/15 19:08:24    443s] Footprint list for hold buffering (delay unit: ps)
[06/15 19:08:24    443s] =================================================================
[06/15 19:08:24    443s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/15 19:08:24    443s] ------------------------------------------------------------------
[06/15 19:08:24    443s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[06/15 19:08:24    443s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[06/15 19:08:24    443s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[06/15 19:08:24    443s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[06/15 19:08:24    443s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[06/15 19:08:24    443s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[06/15 19:08:24    443s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[06/15 19:08:24    443s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[06/15 19:08:24    443s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[06/15 19:08:24    443s] =================================================================
[06/15 19:08:24    443s] Hold Timer stdDelay = 10.1ps
[06/15 19:08:24    443s]  Visiting view : default
[06/15 19:08:24    443s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/15 19:08:24    443s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/15 19:08:24    443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1315.7M
[06/15 19:08:24    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1315.7M
[06/15 19:08:24    443s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1074.6M, totSessionCpu=0:07:24 **
[06/15 19:08:24    443s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:23.8/0:28:40.2 (0.3), mem = 1277.7M
[06/15 19:08:24    443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6796.7
[06/15 19:08:24    444s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/15 19:08:24    444s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/15 19:08:24    444s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/15 19:08:24    444s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/15 19:08:24    444s] *info: Run optDesign holdfix with 1 thread.
[06/15 19:08:24    444s] --------------------------------------------------- 
[06/15 19:08:24    444s]    Hold Timing Summary  - Initial 
[06/15 19:08:24    444s] --------------------------------------------------- 
[06/15 19:08:24    444s]  Target slack:       0.0000 ns
[06/15 19:08:24    444s]  View: default 
[06/15 19:08:24    444s]    WNS:  200000.0000
[06/15 19:08:24    444s]    TNS:       0.0000
[06/15 19:08:24    444s]    VP :            0
[06/15 19:08:24    444s]    Worst hold path end point: S[20] 
[06/15 19:08:24    444s] --------------------------------------------------- 
[06/15 19:08:24    444s] *** Hold timing is met. Hold fixing is not needed 
[06/15 19:08:24    444s] **INFO: total 0 insts, 0 nets marked don't touch
[06/15 19:08:24    444s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/15 19:08:24    444s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/15 19:08:24    444s] 
[06/15 19:08:24    444s] Capturing REF for hold ...
[06/15 19:08:24    444s]    Hold Timing Snapshot: (REF)
[06/15 19:08:24    444s]              All PG WNS: 0.000
[06/15 19:08:24    444s]              All PG TNS: 0.000
[06/15 19:08:24    444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6796.7
[06/15 19:08:24    444s] *** HoldOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:24.1/0:28:40.5 (0.3), mem = 1442.5M
[06/15 19:08:24    444s] 
[06/15 19:08:24    444s] =============================================================================================
[06/15 19:08:24    444s]  Step TAT Report for HoldOpt #2
[06/15 19:08:24    444s] =============================================================================================
[06/15 19:08:24    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:08:24    444s] ---------------------------------------------------------------------------------------------
[06/15 19:08:24    444s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[06/15 19:08:24    444s] [ TimingUpdate           ]      4   0:00:00.1  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[06/15 19:08:24    444s] [ FullDelayCalc          ]      2   0:00:01.7  (  43.6 % )     0:00:01.7 /  0:00:01.7    1.0
[06/15 19:08:24    444s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/15 19:08:24    444s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:08:24    444s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:08:24    444s] [ SlackTraversorInit     ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/15 19:08:24    444s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[06/15 19:08:24    444s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  28.4 % )     0:00:01.1 /  0:00:01.1    1.0
[06/15 19:08:24    444s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/15 19:08:24    444s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:08:24    444s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[06/15 19:08:24    444s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/15 19:08:24    444s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.9
[06/15 19:08:24    444s] [ GenerateDrvReportData  ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:08:24    444s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/15 19:08:24    444s] [ MISC                   ]          0:00:00.5  (  13.9 % )     0:00:00.5 /  0:00:00.5    0.9
[06/15 19:08:24    444s] ---------------------------------------------------------------------------------------------
[06/15 19:08:24    444s]  HoldOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[06/15 19:08:24    444s] ---------------------------------------------------------------------------------------------
[06/15 19:08:24    444s] 
[06/15 19:08:24    444s] Latch borrow mode reset to max_borrow
[06/15 19:08:24    444s] Reported timing to dir ./timingReports
[06/15 19:08:24    444s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1152.8M, totSessionCpu=0:07:24 **
[06/15 19:08:24    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1356.5M
[06/15 19:08:24    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1356.5M
[06/15 19:08:24    444s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_a3sTfQ/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_a3sTfQ -prefix timingGraph'
[06/15 19:08:25    444s] Done saveTimingGraph
[06/15 19:08:25    444s] Starting delay calculation for Hold views
[06/15 19:08:25    444s] Starting SI iteration 1 using Infinite Timing Windows
[06/15 19:08:25    444s] #################################################################################
[06/15 19:08:25    444s] # Design Stage: PostRoute
[06/15 19:08:25    444s] # Design Name: P4_ADDER
[06/15 19:08:25    444s] # Design Mode: 90nm
[06/15 19:08:25    444s] # Analysis Mode: MMMC OCV 
[06/15 19:08:25    444s] # Parasitics Mode: SPEF/RCDB 
[06/15 19:08:25    444s] # Signoff Settings: SI On 
[06/15 19:08:25    444s] #################################################################################
[06/15 19:08:25    444s] AAE_INFO: 1 threads acquired from CTE.
[06/15 19:08:25    444s] Setting infinite Tws ...
[06/15 19:08:25    444s] First Iteration Infinite Tw... 
[06/15 19:08:25    444s] Calculate late delays in OCV mode...
[06/15 19:08:25    444s] Calculate early delays in OCV mode...
[06/15 19:08:25    444s] Topological Sorting (REAL = 0:00:00.0, MEM = 1375.5M, InitMEM = 1375.5M)
[06/15 19:08:25    444s] Start delay calculation (fullDC) (1 T). (MEM=1375.5)
[06/15 19:08:25    444s] End AAE Lib Interpolated Model. (MEM=1387.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:25    445s] Total number of fetched objects 595
[06/15 19:08:25    445s] AAE_INFO-618: Total number of nets in the design is 615,  94.8 percent of the nets selected for SI analysis
[06/15 19:08:25    445s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:25    445s] End delay calculation. (MEM=1374.92 CPU=0:00:00.4 REAL=0:00:00.0)
[06/15 19:08:25    445s] End delay calculation (fullDC). (MEM=1374.92 CPU=0:00:00.5 REAL=0:00:00.0)
[06/15 19:08:25    445s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1374.9M) ***
[06/15 19:08:25    445s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1374.9M)
[06/15 19:08:25    445s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/15 19:08:25    445s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1374.9M)
[06/15 19:08:25    445s] Starting SI iteration 2
[06/15 19:08:26    445s] Calculate late delays in OCV mode...
[06/15 19:08:26    445s] Calculate early delays in OCV mode...
[06/15 19:08:26    445s] Start delay calculation (fullDC) (1 T). (MEM=1325.82)
[06/15 19:08:26    445s] End AAE Lib Interpolated Model. (MEM=1325.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/15 19:08:26    445s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/15 19:08:26    445s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 595. 
[06/15 19:08:26    445s] Total number of fetched objects 595
[06/15 19:08:26    445s] AAE_INFO-618: Total number of nets in the design is 615,  0.0 percent of the nets selected for SI analysis
[06/15 19:08:26    445s] End delay calculation. (MEM=1366 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:26    445s] End delay calculation (fullDC). (MEM=1366 CPU=0:00:00.0 REAL=0:00:00.0)
[06/15 19:08:26    445s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1366.0M) ***
[06/15 19:08:26    445s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:25 mem=1366.0M)
[06/15 19:08:26    445s] Running 'restoreTimingGraph -file /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_a3sTfQ/timingGraph.tgz -dir /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/opt_timing_graph_a3sTfQ -prefix timingGraph'
[06/15 19:08:27    446s] Done restoreTimingGraph
[06/15 19:08:30    446s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.177%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.3, REAL=0:00:06.0, MEM=1405.9M
[06/15 19:08:30    446s] **optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1215.8M, totSessionCpu=0:07:26 **
[06/15 19:08:30    446s]  ReSet Options after AAE Based Opt flow 
[06/15 19:08:30    446s] *** Finished optDesign ***
[06/15 19:08:30    446s] Info: pop threads available for lower-level modules during optimization.
[06/15 19:08:30    446s] Deleting Lib Analyzer.
[06/15 19:08:30    446s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1405.8M)
[06/15 19:08:30    446s] Info: Destroy the CCOpt slew target map.
[06/15 19:08:30    446s] clean pInstBBox. size 0
[06/15 19:08:30    446s] All LLGs are deleted
[06/15 19:08:30    446s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1405.8M
[06/15 19:08:30    446s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1405.8M
[06/15 19:08:30    446s] 
[06/15 19:08:30    446s] =============================================================================================
[06/15 19:08:30    446s]  Final TAT Report for optDesign
[06/15 19:08:30    446s] =============================================================================================
[06/15 19:08:30    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/15 19:08:30    446s] ---------------------------------------------------------------------------------------------
[06/15 19:08:30    446s] [ HoldOpt                ]      1   0:00:02.0  (  16.7 % )     0:00:03.8 /  0:00:03.8    1.0
[06/15 19:08:30    446s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[06/15 19:08:30    446s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/15 19:08:30    446s] [ ExtractRC              ]      1   0:00:01.9  (  15.8 % )     0:00:01.9 /  0:00:01.2    0.6
[06/15 19:08:30    446s] [ TimingUpdate           ]      8   0:00:00.1  (   1.1 % )     0:00:02.5 /  0:00:02.5    1.0
[06/15 19:08:30    446s] [ FullDelayCalc          ]      3   0:00:02.4  (  19.9 % )     0:00:02.4 /  0:00:02.4    1.0
[06/15 19:08:30    446s] [ OptSummaryReport       ]      2   0:00:01.4  (  11.9 % )     0:00:05.4 /  0:00:02.4    0.4
[06/15 19:08:30    446s] [ TimingReport           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/15 19:08:30    446s] [ DrvReport              ]      2   0:00:03.0  (  25.3 % )     0:00:03.0 /  0:00:00.1    0.0
[06/15 19:08:30    446s] [ GenerateReports        ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    1.0
[06/15 19:08:30    446s] [ MISC                   ]          0:00:00.9  (   7.2 % )     0:00:00.9 /  0:00:00.9    1.0
[06/15 19:08:30    446s] ---------------------------------------------------------------------------------------------
[06/15 19:08:30    446s]  optDesign TOTAL                    0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:08.2    0.7
[06/15 19:08:30    446s] ---------------------------------------------------------------------------------------------
[06/15 19:08:30    446s] 
[06/15 19:08:30    446s] Deleting Cell Server ...
[06/15 19:09:14    456s] <CMD> saveDesign P4_ADDER_routed
[06/15 19:09:14    456s] The in-memory database contained RC information but was not saved. To save 
[06/15 19:09:14    456s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/15 19:09:14    456s] so it should only be saved when it is really desired.
[06/15 19:09:14    456s] % Begin save design ... (date=06/15 19:09:14, mem=1133.8M)
[06/15 19:09:14    456s] % Begin Save ccopt configuration ... (date=06/15 19:09:14, mem=1135.8M)
[06/15 19:09:14    456s] % End Save ccopt configuration ... (date=06/15 19:09:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1136.7M, current mem=1136.7M)
[06/15 19:09:14    456s] % Begin Save netlist data ... (date=06/15 19:09:14, mem=1136.7M)
[06/15 19:09:14    456s] Writing Binary DB to P4_ADDER_routed.dat/P4_ADDER.v.bin in single-threaded mode...
[06/15 19:09:14    456s] % End Save netlist data ... (date=06/15 19:09:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1136.8M, current mem=1136.8M)
[06/15 19:09:14    456s] Saving symbol-table file ...
[06/15 19:09:14    456s] Saving congestion map file P4_ADDER_routed.dat/P4_ADDER.route.congmap.gz ...
[06/15 19:09:15    456s] % Begin Save AAE data ... (date=06/15 19:09:15, mem=1137.4M)
[06/15 19:09:15    456s] Saving AAE Data ...
[06/15 19:09:15    456s] % End Save AAE data ... (date=06/15 19:09:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.4M, current mem=1137.4M)
[06/15 19:09:15    456s] Saving preference file P4_ADDER_routed.dat/gui.pref.tcl ...
[06/15 19:09:15    456s] Saving mode setting ...
[06/15 19:09:15    456s] Saving global file ...
[06/15 19:09:15    456s] % Begin Save floorplan data ... (date=06/15 19:09:15, mem=1138.2M)
[06/15 19:09:15    456s] Saving floorplan file ...
[06/15 19:09:15    456s] % End Save floorplan data ... (date=06/15 19:09:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.2M, current mem=1138.2M)
[06/15 19:09:15    456s] Saving Drc markers ...
[06/15 19:09:15    456s] ... No Drc file written since there is no markers found.
[06/15 19:09:16    456s] % Begin Save placement data ... (date=06/15 19:09:15, mem=1138.3M)
[06/15 19:09:16    456s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/15 19:09:16    456s] Save Adaptive View Pruning View Names to Binary file
[06/15 19:09:16    456s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1332.4M) ***
[06/15 19:09:16    456s] % End Save placement data ... (date=06/15 19:09:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.3M, current mem=1138.3M)
[06/15 19:09:16    456s] % Begin Save routing data ... (date=06/15 19:09:16, mem=1138.3M)
[06/15 19:09:16    456s] Saving route file ...
[06/15 19:09:16    456s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1329.4M) ***
[06/15 19:09:16    456s] % End Save routing data ... (date=06/15 19:09:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
[06/15 19:09:16    456s] Saving property file P4_ADDER_routed.dat/P4_ADDER.prop
[06/15 19:09:16    456s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1332.4M) ***
[06/15 19:09:16    456s] #Saving pin access data to file P4_ADDER_routed.dat/P4_ADDER.apa ...
[06/15 19:09:16    456s] #
[06/15 19:09:16    456s] % Begin Save power constraints data ... (date=06/15 19:09:16, mem=1138.9M)
[06/15 19:09:16    456s] % End Save power constraints data ... (date=06/15 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.9M, current mem=1138.9M)
[06/15 19:09:29    469s] Generated self-contained design P4_ADDER_routed.dat
[06/15 19:09:30    469s] % End save design ... (date=06/15 19:09:29, total cpu=0:00:13.6, real=0:00:16.0, peak res=1145.7M, current mem=1145.7M)
[06/15 19:09:30    469s] *** Message Summary: 0 warning(s), 0 error(s)
[06/15 19:09:30    469s] 
[06/15 19:10:30    484s] <CMD> win
[06/15 19:10:30    484s] XWindow dump put in file screen_dump
[06/15 19:11:23    496s] <CMD> reset_parasitics
[06/15 19:11:23    496s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_gvgJKA.rcdb.d': 578 access done (mem: 1377.051M)
[06/15 19:11:23    496s] Performing RC Extraction ...
[06/15 19:11:23    496s] <CMD> extractRC
[06/15 19:11:23    496s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:11:23    496s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:11:23    496s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:11:23    496s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:11:23    496s] RC Extraction called in multi-corner(1) mode.
[06/15 19:11:23    496s] Process corner(s) are loaded.
[06/15 19:11:23    496s]  Corner: standard
[06/15 19:11:23    496s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d -maxResLength 200  -extended
[06/15 19:11:23    496s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:11:23    496s]       RC Corner Indexes            0   
[06/15 19:11:23    496s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:11:23    496s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:11:23    496s] Resistance Scaling Factor    : 1.00000 
[06/15 19:11:23    496s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:11:23    496s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:11:23    496s] Shrink Factor                : 1.00000
[06/15 19:11:23    496s] LayerId::1 widthSet size::4
[06/15 19:11:23    496s] LayerId::2 widthSet size::4
[06/15 19:11:23    496s] LayerId::3 widthSet size::4
[06/15 19:11:23    496s] LayerId::4 widthSet size::4
[06/15 19:11:23    496s] LayerId::5 widthSet size::4
[06/15 19:11:23    496s] LayerId::6 widthSet size::4
[06/15 19:11:23    496s] LayerId::7 widthSet size::4
[06/15 19:11:23    496s] LayerId::8 widthSet size::4
[06/15 19:11:23    496s] LayerId::9 widthSet size::4
[06/15 19:11:23    496s] LayerId::10 widthSet size::3
[06/15 19:11:23    496s] Initializing multi-corner capacitance tables ... 
[06/15 19:11:23    496s] Initializing multi-corner resistance tables ...
[06/15 19:11:23    496s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:11:23    496s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1371.1M)
[06/15 19:11:23    496s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d' for storing RC.
[06/15 19:11:23    496s] Extracted 10.0521% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 20.0429% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 30.0337% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 40.0552% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 50.046% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 60.0368% (CPU Time= 0:00:00.1  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 70.0582% (CPU Time= 0:00:00.2  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 80.049% (CPU Time= 0:00:00.2  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 90.0398% (CPU Time= 0:00:00.2  MEM= 1435.1M)
[06/15 19:11:23    496s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1435.1M)
[06/15 19:11:24    496s] Number of Extracted Resistors     : 5437
[06/15 19:11:24    496s] Number of Extracted Ground Cap.   : 5948
[06/15 19:11:24    496s] Number of Extracted Coupling Cap. : 5876
[06/15 19:11:24    496s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d' for reading (mem: 1411.801M)
[06/15 19:11:24    496s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:11:24    496s]  Corner: standard
[06/15 19:11:24    496s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1411.8M)
[06/15 19:11:24    496s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:11:24    496s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d': 578 access done (mem: 1415.801M)
[06/15 19:11:24    496s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1415.801M)
[06/15 19:11:24    496s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d' for reading (mem: 1415.801M)
[06/15 19:11:24    497s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:11:25    497s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d': 0 access done (mem: 1415.801M)
[06/15 19:11:25    497s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1415.801M)
[06/15 19:11:25    497s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1415.801M)
[06/15 19:11:25    498s] <CMD> rcOut -setload P4_ADDER.setload -rc_corner standard
[06/15 19:11:25    498s] 
[06/15 19:11:25    498s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:11:25    498s] 
[06/15 19:11:25    498s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:11:25    498s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres P4_ADDER.setres -rc_corner standard
[06/15 19:11:29    498s] 
[06/15 19:11:29    498s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:11:29    498s] 
[06/15 19:11:29    498s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:11:29    498s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf P4_ADDER.spf -rc_corner standard
[06/15 19:11:31    499s] 
[06/15 19:11:31    499s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:11:31    499s] 
[06/15 19:11:31    499s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:11:31    499s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef P4_ADDER.spef -rc_corner standard
[06/15 19:11:32    499s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d' for reading (mem: 1406.285M)
[06/15 19:11:32    499s] RC Out has the following PVT Info:
[06/15 19:11:32    499s]    RC:standard, Operating temperature 300 C
[06/15 19:11:32    499s] Dumping Spef file.....
[06/15 19:11:32    499s] Printing D_NET...
[06/15 19:11:33    499s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1406.3M)
[06/15 19:11:33    499s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_72XQj2.rcdb.d': 578 access done (mem: 1406.285M)
[06/15 19:13:20    523s] <CMD> reset_parasitics
[06/15 19:13:20    523s] Performing RC Extraction ...
[06/15 19:13:20    523s] <CMD> extractRC
[06/15 19:13:20    523s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:13:20    523s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:13:20    523s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:13:20    523s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:13:20    523s] RC Extraction called in multi-corner(1) mode.
[06/15 19:13:20    523s] Process corner(s) are loaded.
[06/15 19:13:20    523s]  Corner: standard
[06/15 19:13:20    523s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d -maxResLength 200  -extended
[06/15 19:13:20    523s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:13:20    523s]       RC Corner Indexes            0   
[06/15 19:13:20    523s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:13:20    523s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:13:20    523s] Resistance Scaling Factor    : 1.00000 
[06/15 19:13:20    523s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:13:20    523s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:13:20    523s] Shrink Factor                : 1.00000
[06/15 19:13:20    523s] LayerId::1 widthSet size::4
[06/15 19:13:20    523s] LayerId::2 widthSet size::4
[06/15 19:13:20    523s] LayerId::3 widthSet size::4
[06/15 19:13:20    523s] LayerId::4 widthSet size::4
[06/15 19:13:20    523s] LayerId::5 widthSet size::4
[06/15 19:13:20    523s] LayerId::6 widthSet size::4
[06/15 19:13:20    523s] LayerId::7 widthSet size::4
[06/15 19:13:20    523s] LayerId::8 widthSet size::4
[06/15 19:13:20    523s] LayerId::9 widthSet size::4
[06/15 19:13:20    523s] LayerId::10 widthSet size::3
[06/15 19:13:20    523s] Initializing multi-corner capacitance tables ... 
[06/15 19:13:20    523s] Initializing multi-corner resistance tables ...
[06/15 19:13:20    523s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:13:20    523s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1406.3M)
[06/15 19:13:20    523s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d' for storing RC.
[06/15 19:13:20    523s] Extracted 10.0521% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 20.0429% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 30.0337% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 40.0552% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 50.046% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 60.0368% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 70.0582% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 80.049% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:20    523s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[06/15 19:13:21    523s] Number of Extracted Resistors     : 5437
[06/15 19:13:21    523s] Number of Extracted Ground Cap.   : 5948
[06/15 19:13:21    523s] Number of Extracted Coupling Cap. : 5876
[06/15 19:13:21    523s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d' for reading (mem: 1400.285M)
[06/15 19:13:21    523s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:13:21    523s]  Corner: standard
[06/15 19:13:21    523s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1400.3M)
[06/15 19:13:21    523s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:13:21    523s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d': 578 access done (mem: 1404.285M)
[06/15 19:13:21    523s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1404.285M)
[06/15 19:13:21    523s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d' for reading (mem: 1404.285M)
[06/15 19:13:21    523s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:13:22    524s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_iMFvIH.rcdb.d': 0 access done (mem: 1404.285M)
[06/15 19:13:22    524s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1404.285M)
[06/15 19:13:22    524s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 1404.285M)
[06/15 19:13:22    524s] <CMD> rcOut -setload P4_ADDER.setload -rc_corner standard
[06/15 19:13:22    524s] 
[06/15 19:13:22    524s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:13:22    524s] 
[06/15 19:13:22    524s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:13:22    524s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres P4_ADDER.setres -rc_corner standard
[06/15 19:13:25    524s] 
[06/15 19:13:25    524s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:13:25    524s] 
[06/15 19:13:25    524s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:13:25    524s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf P4_ADDER.spf -rc_corner standard
[06/15 19:13:29    525s] 
[06/15 19:13:29    525s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:13:29    525s] 
[06/15 19:13:29    525s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:13:29    525s] **ERROR: (IMPSYT-6967):	<CMD> reset_parasitics
[06/15 19:15:17    548s] Performing RC Extraction ...
[06/15 19:15:17    548s] <CMD> extractRC
[06/15 19:15:17    548s] Extraction called for design 'P4_ADDER' of instances=1475 and nets=615 using extraction engine 'postRoute' at effort level 'low' .
[06/15 19:15:17    548s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/15 19:15:17    548s] Type 'man IMPEXT-3530' for more detail.
[06/15 19:15:17    548s] PostRoute (effortLevel low) RC Extraction called for design P4_ADDER.
[06/15 19:15:17    548s] RC Extraction called in multi-corner(1) mode.
[06/15 19:15:17    548s] Process corner(s) are loaded.
[06/15 19:15:17    548s]  Corner: standard
[06/15 19:15:17    548s] extractDetailRC Option : -outfile /tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d -maxResLength 200  -extended
[06/15 19:15:17    548s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/15 19:15:17    548s]       RC Corner Indexes            0   
[06/15 19:15:17    548s] Capacitance Scaling Factor   : 1.00000 
[06/15 19:15:17    548s] Coupling Cap. Scaling Factor : 1.00000 
[06/15 19:15:17    548s] Resistance Scaling Factor    : 1.00000 
[06/15 19:15:17    548s] Clock Cap. Scaling Factor    : 1.00000 
[06/15 19:15:17    548s] Clock Res. Scaling Factor    : 1.00000 
[06/15 19:15:17    548s] Shrink Factor                : 1.00000
[06/15 19:15:17    548s] LayerId::1 widthSet size::4
[06/15 19:15:17    548s] LayerId::2 widthSet size::4
[06/15 19:15:17    548s] LayerId::3 widthSet size::4
[06/15 19:15:17    548s] LayerId::4 widthSet size::4
[06/15 19:15:17    548s] LayerId::5 widthSet size::4
[06/15 19:15:17    548s] LayerId::6 widthSet size::4
[06/15 19:15:17    548s] LayerId::7 widthSet size::4
[06/15 19:15:17    548s] LayerId::8 widthSet size::4
[06/15 19:15:17    548s] LayerId::9 widthSet size::4
[06/15 19:15:17    548s] LayerId::10 widthSet size::3
[06/15 19:15:17    548s] Initializing multi-corner capacitance tables ... 
[06/15 19:15:17    548s] Initializing multi-corner resistance tables ...
[06/15 19:15:17    548s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.219925 ; uaWl: 1.000000 ; uaWlH: 0.081112 ; aWlH: 0.000000 ; Pmax: 0.816000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[06/15 19:15:17    548s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1404.3M)
[06/15 19:15:17    548s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d' for storing RC.
[06/15 19:15:17    548s] Extracted 10.0521% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 20.0429% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 30.0337% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 40.0552% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 50.046% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 60.0368% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 70.0582% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 80.049% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 90.0398% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:17    548s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[06/15 19:15:18    548s] Number of Extracted Resistors     : 5437
[06/15 19:15:18    548s] Number of Extracted Ground Cap.   : 5948
[06/15 19:15:18    548s] Number of Extracted Coupling Cap. : 5876
[06/15 19:15:18    548s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d' for reading (mem: 1402.285M)
[06/15 19:15:18    548s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/15 19:15:18    548s]  Corner: standard
[06/15 19:15:18    548s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1402.3M)
[06/15 19:15:18    548s] Creating parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb_Filter.rcdb.d' for storing RC.
[06/15 19:15:18    548s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d': 578 access done (mem: 1406.285M)
[06/15 19:15:18    549s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1406.285M)
[06/15 19:15:18    549s] Opening parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d' for reading (mem: 1406.285M)
[06/15 19:15:18    549s] processing rcdb (/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d) for hinst (top) of cell (P4_ADDER);
[06/15 19:15:19    549s] Closing parasitic data file '/tmp/innovus_temp_6796_localhost.localdomain_ms23.52_GRQEAv/P4_ADDER_6796_YIn9Ot.rcdb.d': 0 access done (mem: 1406.285M)
[06/15 19:15:19    549s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1406.285M)
[06/15 19:15:19    549s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1406.285M)
[06/15 19:15:19    549s] <CMD> rcOut -setload P4_ADDER.setload -rc_corner standard
[06/15 19:15:19    549s] 
[06/15 19:15:19    549s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:15:19    549s] 
[06/15 19:15:19    549s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:15:19    549s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres P4_ADDER.setres -rc_corner standard
[06/15 19:15:21    550s] 
[06/15 19:15:21    550s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:15:21    550s] 
[06/15 19:15:21    550s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:15:21    550s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf P4_ADDER.spf -rc_corner standard
[06/15 19:15:22    550s] 
[06/15 19:15:22    550s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/15 19:15:22    550s] 
[06/15 19:15:22    550s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/15 19:15:22    550s] **ERROR: (IMPSYT-6967):	
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jun 15 19:16:01 2023
  Total CPU time:     0:09:42
  Total real time:    0:36:23
  Peak memory (main): 1249.29MB

[06/15 19:16:01    558s] 
[06/15 19:16:01    558s] *** Memory Usage v#2 (Current mem = 1406.285M, initial mem = 272.285M) ***
[06/15 19:16:01    558s] 
[06/15 19:16:01    558s] *** Summary of all messages that are not suppressed in this session:
[06/15 19:16:01    558s] Severity  ID               Count  Summary                                  
[06/15 19:16:01    558s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/15 19:16:01    558s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[06/15 19:16:01    558s] ERROR     IMPSYT-6967          6  %s                                       
[06/15 19:16:01    558s] ERROR     IMPSYT-6965          6  %s                                       
[06/15 19:16:01    558s] ERROR     IMPSYT-6963          6  %s                                       
[06/15 19:16:01    558s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/15 19:16:01    558s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[06/15 19:16:01    558s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[06/15 19:16:01    558s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/15 19:16:01    558s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/15 19:16:01    558s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[06/15 19:16:01    558s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[06/15 19:16:01    558s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[06/15 19:16:01    558s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/15 19:16:01    558s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[06/15 19:16:01    558s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[06/15 19:16:01    558s] WARNING   IMPOPT-665         264  %s : Net has unplaced terms or is connec...
[06/15 19:16:01    558s] ERROR     IMPOPT-310           2  Design density (%.2f%%) exceeds/equals l...
[06/15 19:16:01    558s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/15 19:16:01    558s] ERROR     IMPTCM-48            9  "%s" is not a legal option for command "...
[06/15 19:16:01    558s] ERROR     TCLCMD-989           1  cannot open SDC file '%s' for mode '%s'  
[06/15 19:16:01    558s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/15 19:16:01    558s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[06/15 19:16:01    558s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[06/15 19:16:01    558s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[06/15 19:16:01    558s] *** Message Summary: 303 warning(s), 38 error(s)
[06/15 19:16:01    558s] 
[06/15 19:16:01    558s] --- Ending "Innovus" (totcpu=0:09:19, real=0:36:21, mem=1406.3M) ---
