Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o U:/ECE 3710/LogicController/LogicController_TestBench_isim_beh.exe -prj U:/ECE 3710/LogicController/LogicController_TestBench_beh.prj work.LogicController_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "U:/ECE 3710/LogicController/LogicController.v" into library work
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 31: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 32: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 36: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 46: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 57: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 62: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 66: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 69: Parameter declaration becomes local in LogicController with formal parameter declaration list
WARNING:HDLCompiler:693 - "U:/ECE 3710/LogicController/LogicController.v" Line 80: Parameter declaration becomes local in LogicController with formal parameter declaration list
Analyzing Verilog file "U:/ECE 3710/LogicController/LogicController_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module LogicController
Compiling module LogicController_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable U:/ECE 3710/LogicController/LogicController_TestBench_isim_beh.exe
Fuse Memory Usage: 28040 KB
Fuse CPU Usage: 623 ms
