<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Thu Dec  8 09:14:22 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">pca.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.42, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 266, 3, 267, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_calc_svd_fu_76">dut_calc_svd, 264, 264, 264, 264, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 436</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 31, 7892, 12275</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 4</column>
<column name="Register">-, -, 70, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 14, 7, 23</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_calc_svd_fu_76">dut_calc_svd, 0, 31, 7892, 12275</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sh_assign_fu_106_p2">+, 0, 0, 9, 8, 9</column>
<column name="p_Val2_8_i_i_fu_207_p2">-, 0, 0, 32, 1, 32</column>
<column name="tmp_13_i_i_fu_120_p2">-, 0, 0, 8, 7, 8</column>
<column name="cond_fu_221_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_15_i_i_fu_166_p2">lshr, 0, 0, 63, 24, 24</column>
<column name="ap_sig_41">or, 0, 0, 1, 1, 1</column>
<column name="p_Val2_3_fu_200_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_Val2_5_fu_213_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_130_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp_17_i_i_fu_172_p2">shl, 0, 0, 239, 78, 78</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="strm_in_V_blk_n">1, 2, 1, 2</column>
<column name="strm_in_V_read">1, 3, 1, 3</column>
<column name="strm_out_V_write">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_grp_dut_calc_svd_fu_76_ap_start">1, 0, 1, 0</column>
<column name="cond_reg_248">1, 0, 1, 0</column>
<column name="isNeg_reg_237">1, 0, 1, 0</column>
<column name="loc_V_1_reg_232">23, 0, 23, 0</column>
<column name="p_Val2_s_reg_227">32, 0, 32, 0</column>
<column name="sh_assign_1_reg_242">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_dout">in, 32, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_empty_n">in, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_read">out, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_out_V_din">out, 32, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_full_n">in, 1, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_write">out, 1, ap_fifo, strm_out_V, pointer</column>
</table>
</item>
</section>
</profile>
