# SCOORE Constants
memLatency        = 110
memLevel          = "BigMem Memory" # No BW model
#memLevel         = "AdvMem MemBus" # No Pref
#memLevel         = "MemCtrl MemBus" # No Pref
#memLevel         = "PBuff PBuff"  # Prefetching, Not ready yet.
#memLevel         = "GHBuffer Prefetcher" # No Pref
l3size            = 8*1024*1024
memBW             = 11   # 4GHz :  64 (L2)/11 ~ 6 bytes per cycle ~ 24GBytes/s (23.2)
#memBW            = 32   # 4GHz :  64 (L2)/32 ~ 2 bytes per cycle ~ 8GBytes/s (23.2)

[tradCORE]
type              = "ooo"
areaFactor        = 2
fetchWidth        = 4
alignedFetch      = false
fetchPorts        = 1
instQueueSize     = 4*4
throttlingRatio   = 1.0
issueWidth        = 4
retireWidth       = 4
decodeDelay       = 3
renameDelay       = 2
retireDelay       = 2
maxBranches       = 1024
bb4Cycle          = 2
bpredDelay        = 1 #
maxIRequests      = 3 # +1 icache hit delay -> 1 outs miss
interClusterLat   = 1 # P4 intra +1?
#clusterScheduler = "SCOORE"
clusterScheduler  = "RoundRobin"
#clusterScheduler = "LRU"
cluster[0]        = 'UUNIT'
bpred             = 'BPredIssueX'
robSize           = 192
stForwardDelay    = 3  # +1 clk from the instruction latency
maxLSQ            = 84
maxLoads          = 72
maxStores         = 42
#DL1              = "DL1_core DL1"
#IL1              = "IL1_core IL1"
DL1               = "PerCore_DTLB PTLB"
IL1               = "PerCore_ITLB ITLB"
MemoryReplay      = false 
enableICache      = true
enableDCache      = true
noMemSpec         = false
StoreSetSize      = 8192
serialize         = 120  # ROB size is enough
instWidth         = 32
opcodeWidth       = 11
nArchRegs         = 32
nTotalRegs        = 128
scbSize           = 16

#########
[UUNIT]
blockName         = "AUNIT"
nRegs             = 168
winSize           = 60
recycleAt         = 'execute'      # Recycle entries at : Execute|Retire
schedNumPorts     = 8
schedPortOccp     = 1
schedDelay        = 0
iAALULat          = 1
iAALUUnit         = 'AUNIT_AALU'
iRALULat          = 1
iRALUUnit         = 'AUNIT_AALU'
iBALU_LBRANCHLat  = 1
iBALU_LBRANCHUnit = 'BUNIT_BALU'
iBALU_LJUMPLat    = 1
iBALU_LJUMPUnit   = 'BUNIT_BALU'
iBALU_LCALLLat    = 1
iBALU_LCALLUnit   = 'BUNIT_BALU'
iBALU_RBRANCHLat  = 1
iBALU_RBRANCHUnit = 'BUNIT_BALU'
iBALU_RJUMPLat    = 1
iBALU_RJUMPUnit   = 'BUNIT_BALU'
iBALU_RCALLLat    = 1
iBALU_RCALLUnit   = 'BUNIT_BALU'
iBALU_RETLat      = 1
iBALU_RETUnit     = 'BUNIT_BALU'

iCALU_FPMULTLat   = 6
iCALU_FPMULTUnit  = 'CUNIT_CALU'
iCALU_FPDIVLat    = 32
iCALU_FPDIVUnit   = 'CUNIT_CALU'
iCALU_FPALULat    = 6
iCALU_FPALUUnit   = 'CUNIT_CALU'
iCALU_MULTLat     = 6
iCALU_MULTUnit    = 'CUNIT_CALU'
iCALU_DIVLat      = 32
iCALU_DIVUnit     = 'CUNIT_CALU'

iLALU_LDLat       = 0
iLALU_LDUnit      = 'LUNIT_LALU'

iSALU_STLat       = 0
iSALU_STUnit      = 'SUNIT_SALU'
iSALU_LLLat       = 0
iSALU_LLUnit      = 'SUNIT_SALU'
iSALU_SCLat       = 0
iSALU_SCUnit      = 'SUNIT_SALU'
iSALU_ADDRLat     = 0
iSALU_ADDRUnit    = 'SUNIT_AALU'  # Arithmetic to ALU

[AUNIT_AALU]
Num               = 3
Occ               = 1

[BUNIT_BALU]
Num               = 1
Occ               = 1

[CUNIT_CALU]
Num               = 2
Occ               = 1

[LUNIT_LALU]
Num               = 1
Occ               = 1

[SUNIT_AALU]
Num               = 1
Occ               = 1

[SUNIT_SALU]
Num               = 1
Occ               = 1

[BPredIssueX2]
type              = "hybrid"
bpred4Cycle       = 4 # bpred for cycle
BTACDelay         = 0 # no BTAC
l1size            = 1
l2size            = 16*1024
l2Bits            = 1
historySize       = 11
Metasize          = 16*1024
MetaBits          = 2
localSize         = 16*1024
localBits         = 2
btbSize           = 512
btbBsize          = 1
btbAssoc          = 2
btbReplPolicy     = 'LRU'
rasSize           = 0
# Power Parameters
tbits             = 2       # Bits for each table entry
tsize             = 16*1024  # Size of each table
numBanks          = 1

[BPredIssueX]
type              = "ogehl"
#type             = "oracle"
BTACDelay         = 3
mtables           = 10       # Number of tables (M)
glength           = 200
tsize             = 2*1024  # Size of each table
tbits             = 7       # Bits for each table entry
tcbits            = 11      # Bits for theta updates
btbSize           = 4096
btbBsize          = 1
btbAssoc          = 4
btbReplPolicy     = 'LRU'
rasSize           = 32
numBanks            = 1

###############################
[IL1_core]
deviceType        = 'icache'
blockName         = "Icache"
coreCoupledFreq   = true
inclusive         = true
directory         = false
numBanks          = 1
maxRequests       = 32
size              = 32*1024
assoc             = 8
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 2
missDelay         = 2
lowerLevel        = "PrivL2 L2 sharedby 1"
pfetchBuffSize   = 16

[VPC]
deviceType        = 'VPC'
blockName         = "dcache"
coreCoupledFreq   = true
inclusive         = true
directory         = false
numBanks          = 1
maxRequests       = 32
size              = 32*1024
assoc             = 8
skew              = false
bsize             = 32
WCBsize           = 8
replPolicy        = 'LRU'
bkNumPorts        = 2
bkPortOccp        = 1
hitDelay          = 4
missDelay         = 4
lowerLevel        = "SCOORE_TLB PTLB sharedby 1"

[SCOORE_TLB]
deviceType        = 'tlb'
blockName         = "PTLB"
numPorts          = 0
hitDelay          = 0
maxRequests       = 32
size              = 1024*4096
assoc             = 4
bsize             = 4*1024
replPolicy        = 'LRU'
lowerLevel        = "PrivFilterL2 FL2 shared"
#lowerTLB          = "Shared_TLB STLB shared"
#lowerTLB_delay    = 20

[PerCore_DTLB]
deviceType        = 'tlb'
blockName         = "PTLB"
coreCoupledFreq   = true
numPorts          = 0
hitDelay          = 0
numBanks          = 1
size              = 32*4096
assoc             = 32
bsize             = 4096
maxRequests       = 8
replPolicy        = 'LRU'
lowerLevel        = "DL1_core DL1"
lowerTLB          = "Shared_TLB STLB shared"
lowerTLB_delay    = 20

[PerCore_ITLB]
deviceType        = 'tlb'
blockName         = "PTLB"
coreCoupledFreq   = true
numPorts          = 0
hitDelay          = 0
numBanks          = 1
size              = 32*4096
assoc             = 32
maxRequests       = 4
bsize             = 4096
replPolicy        = 'LRU'
lowerLevel        = "IL1_core IL1"
lowerTLB          = "Shared_TLB STLB shared"
lowerTLB_delay    = 20

[DL1_core]
deviceType        = 'cache'
coreCoupledFreq   = true
inclusive         = true
directory         = false
blockName         = "dcache"
numBanks          = 1
maxRequests       = 8 
size              = 32*1024
assoc             = 8
skew              = false
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 4
missDelay         = 2
lowerLevel        = "PrivL2 L2 sharedby 2"  # I and D cache
bankShift         = 6
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16

[PrivFilterL2]
deviceType        = 'cache'
coreCoupledFreq   = true
inclusive         = true
directory         = false
blockName         = "FL2"
numBanks          = 1
maxRequests       = 32
size              = 16*1024
assoc             = 16
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 4
bkPortOccp        = 1
hitDelay          = 3
missDelay         = 3
lowerLevel        = "PrivL2 L2 sharedby 2"

[PrivL2]
deviceType        = 'cache'
coreCoupledFreq   = false
inclusive         = true
directory         = true
blockName         = "L2"
numBanks          = 2
maxRequests       = 32
size              = 256*1024
assoc             = 8
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 11
missDelay         = 5
#lowerLevel        = "Shared_TLB STLB shared"
lowerLevel       = "L3Cache L3 shared"
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16
forceLkg          = 0.0061637333/2 #0.0184912 #Cacti6.5

[Shared_TLB]
deviceType        = 'tlb'
blockName         = "STLB"
numPorts          = 0
hitDelay          = 1
size              = 512*4096
assoc             = 4
bsize             = 4*1024
maxRequests       = 2
replPolicy        = 'LRU'
lowerLevel        = "voidDevice"
#lowerTLB         = NULL
#lowerTLB_delay   = 20

[L3Cache]
deviceType        = 'cache'
coreCoupledFreq   = false
inclusive         = true
directory         = true
blockName         = "L3"
numBanks          = 1
maxRequests       = 32*4
size              = $(l3size)
assoc             = 16
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 20
missDelay         = 1
lowerLevel        = "$(memLevel)"
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16
forceLkg          = 0.028384/2 #0.14192 #Cacti6.5

[CPU_TLB]
deviceType        = 'tlb'
blockName         = "STLB"
numPorts          = 0
isMemoryBus       = false
numBanks          = 1
maxRequests       = 32
size              = 512*32
assoc             = 4
bsize             = 4*1024
replPolicy        = 'LRU'
bkNumPorts        = 0
bkPortOccp        = 0
hitDelay          = 4    #FIXME
missDelay         = 14    #FIXME
#lowerLevel       = "L3Cache L3 shared"
#lowerLevel       = "$(memLevel)"
#lowerTLB         = NULL
#lowerTLB_delay   = 20

[GHBuffer]
deviceType        = 'ghb'
maxRequests       = 16
depth             = 1
missWindow        = 16
maxStride         = 1024
hitDelay          = 3
missDelay         = 2
learnHitDelay     = 4
learnMissDelay    = 6
ghbentries        = 64
ghbindexbits      = 13
prefetcher        = 'Stride'
#prefetcher       = 'Markov'
#prefetcher       = 'Distance'
buffCache         = 'GHBuffBuff'
lowerLevel        = "AdvMem MemBus shared"

[GHBuffBuff]
deviceType        = 'cache'
numBanks          = 1
maxRequests       = 32
Size              = 64 * 1024
Assoc             = 16
BSize             = 64
ReplPolicy        = 'LRU'
bkNumPorts        = 2
bkPortOccp        = 1

[MemCtrl]
deviceType           = 'memcontroller'
coreCoupledFreq      = true
busWidth             = 64
numPorts             = 1
portOccp             = $(memBW)
delay                = 3
NumBanks             = 256
NumRows              = 8192
NumColumns           = 1024
ColumnSize           = 256
PreChargeLatency     = 52
RowAccessLatency     = 52
ColumnAccessLatency  = 52  #Column access of 1 is not supported
memRequestBufferSize = 32
lowerLevel           = "voidDevice"
# Power Metrics
blockName            = "memctrl"
dramPageSize         = 1024

[PBuff]
deviceType        = 'stridePrefetcher'
streamCache       = 'PBuffStream'
buffCache         = 'PBuffBuff'
depth             = 1
missWindow        = 16
maxStride         = 1024
hitDelay          = 3
missDelay         = 2
learnHitDelay     = 4
learnMissDelay    = 6
lowerLevel        = "AdvMem MemBus shared"

[PBuffStream]
deviceType        = 'cache'
numBanks          = 1
maxRequests       = 32
Size              = 16 * 8
Assoc             = 16
BSize             = 8
ReplPolicy        = 'LRU'
bkNumPorts        = 2
bkPortOccp        = 1

[PBuffBuff]
deviceType        = 'cache'
numBanks          = 1
maxRequests       = 32
Size              = 64 * 1024
Assoc             = 16
BSize             = 64
ReplPolicy        = 'LRU'
bkNumPorts        = 2
bkPortOccp        = 1

[AdvMem]
deviceType        = 'bus'
blockName         = 'MemBus'
coreCoupledFreq   = true
busWidth          = 64
numPorts          = 1
portOccp          = 11   # 4GHz :  64 (L2)/11 ~ 6 bytes per cycle ~ 24GBytes/s (23.2)
delay             = 1
isMemoryBus       = false
dramPageSize      = 8
lowerLevel        = "BigMem"

[BigMem]
deviceType        = 'niceCache'
blockName         = 'mainmem'
bsize             = 64
hitDelay          = $(memLatency)
coldWarmup        = false
lowerLevel        = "voidDevice"

[voidDevice]
deviceType        = 'void'
