# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
scan_clk(R)->scan_clk(R)	0.674    0.068/*         0.049/*         CLK_DIV_TX/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.664    0.075/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.076/*         0.049/*         CLK_DIV_RX/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.664    0.076/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.663    0.081/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.660    0.085/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.093/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.094/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.095/*         0.054/*         DATA_SYNC/\ff_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.095/*         0.052/*         DATA_SYNC/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.097/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.098/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.098/*         0.056/*         RST_SYN_UART/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.098/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.098/*         0.056/*         RST_SYN_REF/\ff_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.099/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.100/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.100/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.100/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.100/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.100/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.100/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.100/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.100/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.101/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.101/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.102/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.658    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.102/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.658    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.102/*         0.059/*         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.103/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.104/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.104/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.104/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.104/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.105/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.105/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.105/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.105/*         0.063/*         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.106/*         0.063/*         RST_SYN_REF/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.650    0.106/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.106/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.106/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.107/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.107/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.107/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.108/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.108/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.108/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.109/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.109/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.109/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.639    0.109/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.110/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.110/*         0.060/*         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	0.666    0.110/*         0.061/*         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.641    0.110/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	0.637    0.111/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.649    0.111/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.111/*         0.054/*         DATA_SYNC/Pulse_Gen_reg/D    1
scan_clk(R)->scan_clk(R)	0.664    0.112/*         0.060/*         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.112/*         0.061/*         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.648    0.112/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.640    0.112/*         0.059/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.113/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.113/*         0.060/*         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.636    0.113/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.114/*         0.060/*         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	0.639    0.114/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.650    0.114/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.637    0.114/*         0.060/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.143    0.114/*         0.062/*         ALU_UNIT/OUT_VALID_reg/SI    1
scan_clk(R)->scan_clk(R)	0.637    0.115/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.115/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	0.638    0.115/*         0.060/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.638    0.116/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.116/*         0.060/*         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.116/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.116/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.116/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.116/*         0.060/*         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.116/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.117/*         0.061/*         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.665    0.117/*         0.054/*         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	0.668    0.117/*         0.060/*         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.117/*         0.049/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.117/*         0.061/*         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.117/*         0.055/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.118/*         0.060/*         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.118/*         0.060/*         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.118/*         0.061/*         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.119/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.643    0.119/*         0.059/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	0.664    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	0.650    0.119/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.119/*         0.055/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.119/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.120/*         0.061/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.120/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.121/*         0.061/*         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.646    0.121/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.121/*         0.061/*         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.121/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.633    0.122/*         0.061/*         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	0.666    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.122/*         0.060/*         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.123/*         0.062/*         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	0.666    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.123/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.123/*         0.061/*         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.123/*         0.061/*         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.124/*         0.061/*         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.124/*         0.061/*         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.662    0.124/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	0.633    0.124/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.124/*         0.060/*         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.125/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.125/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.641    0.125/*         0.061/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.647    0.125/*         0.062/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.125/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.125/*         0.061/*         REGISTER_FILE/RdData_Valid_reg/SI    1
scan_clk(R)->scan_clk(R)	0.669    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.125/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.125/*         0.061/*         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.634    0.125/*         0.061/*         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.665    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.126/*         0.061/*         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.126/*         0.060/*         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.126/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.644    0.126/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.127/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.127/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.127/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.128/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.129/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.657    0.130/*         0.056/*         UART/UART_Tx/linkserializer/ser_done_reg/D    1
scan_clk(R)->scan_clk(R)	0.667    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.130/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.645    0.130/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.130/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.645    0.131/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.655    0.131/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.131/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.131/*         0.060/*         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.131/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.131/*         0.061/*         RST_SYN_UART/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.650    0.132/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.132/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.132/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.132/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.132/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.133/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.645    0.133/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.646    0.133/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.134/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	0.640    0.134/*         0.066/*         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.651    0.134/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.134/*         0.062/*         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.646    0.134/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.135/*         0.062/*         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.135/*         0.062/*         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.656    0.135/*         0.062/*         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.646    0.136/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.136/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.137/*         0.062/*         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	0.650    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.137/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.632    0.138/*         0.062/*         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.646    0.138/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.656    0.138/*         0.062/*         DATA_SYNC/\sync_bus_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.138/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.643    0.139/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.139/*         0.052/*         DATA_SYNC/\sync_bus_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.139/*         0.062/*         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.139/*         0.052/*         DATA_SYNC/\sync_bus_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.139/*         0.062/*         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.140/*         0.062/*         CLK_DIV_TX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.644    0.140/*         0.061/*         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.668    0.140/*         0.052/*         DATA_SYNC/\sync_bus_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.141/*         0.062/*         CLK_DIV_RX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.141/*         0.062/*         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.660    0.142/*         0.062/*         CLK_DIV_TX/\count_reg[6] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.395    0.142/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.656    0.142/*         0.062/*         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.648    0.142/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.653    0.143/*         0.060/*         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
scan_clk(R)->scan_clk(R)	0.649    0.143/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.144/*         0.052/*         DATA_SYNC/\sync_bus_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.144/*         0.052/*         DATA_SYNC/\sync_bus_reg[6] /D    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.144/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.145/*         0.052/*         DATA_SYNC/\sync_bus_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.650    0.145/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.146/*         0.063/*         CLK_DIV_RX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.146/*         0.052/*         DATA_SYNC/\sync_bus_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.146/*         0.063/*         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.146/*         0.062/*         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.651    0.146/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.146/*         0.063/*         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.650    0.146/*         0.063/*         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.660    0.147/*         0.063/*         CLK_DIV_RX/\count_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.654    0.147/*         0.051/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.657    0.147/*         0.063/*         DATA_SYNC/\sync_bus_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.147/*         0.052/*         DATA_SYNC/\sync_bus_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.148/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.652    0.148/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.651    0.148/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.149/*         0.063/*         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.643    0.149/*         0.063/*         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.652    0.149/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.149/*         0.063/*         CLK_DIV_RX/\count_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.651    0.150/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.649    0.150/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.150/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.151/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.151/*         0.062/*         CLK_DIV_TX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.151/*         0.063/*         CONTROL_UNIT/\WrData_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.654    0.151/*         0.052/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.151/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.652    0.152/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.650    0.152/*         0.062/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.152/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.153/*         0.063/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.633    */0.153         */0.086         PULSE_GENERATOR/PULSE_SIG_reg/D    1
scan_clk(R)->scan_clk(R)	0.666    0.153/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.153/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.653    0.153/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.153/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.153/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.658    0.153/*         0.063/*         CLK_DIV_TX/\count_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.396    0.154/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	0.648    0.154/*         0.052/*         UART/UART_Rx/FSM_block/deser_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.631    0.154/*         0.063/*         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
scan_clk(R)->scan_clk(R)	0.639    0.154/*         0.061/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.656    0.154/*         0.052/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.671    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
scan_clk(R)->scan_clk(R)	0.649    0.155/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.657    0.155/*         0.064/*         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.642    0.155/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.633    */0.155         */0.086         PULSE_GENERATOR/pulse_done_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.658    0.155/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.156/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.656    0.157/*         0.052/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.157/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.648    0.157/*         0.052/*         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.671    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.158/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.159/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.159/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.661    0.159/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.159/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.660    0.160/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.661    0.160/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.160/*         0.052/*         CONTROL_UNIT/CLK_EN_reg/D    1
scan_clk(R)->scan_clk(R)	0.655    0.161/*         0.064/*         DATA_SYNC/\ff_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.649    0.161/*         0.051/*         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	0.665    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.662    0.161/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.665    0.161/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.662    0.161/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
scan_clk(R)->scan_clk(R)	0.663    0.162/*         0.064/*         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.162/*         0.053/*         UART/UART_Tx/linkFSM/busy_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.655    0.162/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.163/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.163/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.666    0.163/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.163/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.648    0.163/*         0.052/*         UART/UART_Rx/FSM_block/enable_reg/D    1
scan_clk(R)->scan_clk(R)	0.666    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
scan_clk(R)->scan_clk(R)	0.656    0.163/*         0.064/*         DATA_SYNC/\sync_bus_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.164/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.378    0.164/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[8] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.164/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.164/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.164/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.164/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.165/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.660    0.165/*         0.052/*         UART/UART_Tx/linkserializer/ser_data_reg/D    1
scan_clk(R)->scan_clk(R)	0.664    0.165/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.165/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.661    0.165/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.662    0.166/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.166/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.166/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.665    0.166/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.167/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.167/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.665    0.167/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.658    0.167/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.167/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.167/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.167/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
scan_clk(R)->scan_clk(R)	0.662    0.168/*         0.063/*         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.168/*         0.052/*         CONTROL_UNIT/\WrData_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.168/*         0.052/*         CONTROL_UNIT/\WrData_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.168/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.169/*         0.052/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.659    0.169/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.169/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.169/*         0.052/*         CONTROL_UNIT/\WrData_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.170/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.170/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.376    0.170/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.171/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
scan_clk(R)->scan_clk(R)	0.642    0.171/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.377    0.171/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.658    0.171/*         0.053/*         UART/UART_Tx/linkFSM/ser_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.675    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.171/*         0.052/*         CONTROL_UNIT/\WrData_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.172/*         0.065/*         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.172/*         0.052/*         CONTROL_UNIT/\WrData_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
scan_clk(R)->scan_clk(R)	0.657    0.172/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.656    0.172/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.173/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.173/*         0.052/*         CONTROL_UNIT/\Address_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.173/*         0.052/*         REGISTER_FILE/\RdData_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.174/*         0.052/*         CONTROL_UNIT/EN_reg/D    1
scan_clk(R)->scan_clk(R)	0.675    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.174/*         0.052/*         CONTROL_UNIT/\WrData_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.174/*         0.053/*         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.175/*         0.053/*         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.176/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[10] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.176/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.176/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.176/*         0.053/*         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.176/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.177/*         0.052/*         CONTROL_UNIT/\WrData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.177/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.178/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.178/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[9] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.179/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.179/*         0.052/*         REGISTER_FILE/\RdData_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.179/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.179/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.179/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.180/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[14] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.180/*         0.052/*         CONTROL_UNIT/\WrData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.180/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.180/*         0.052/*         REGISTER_FILE/\RdData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.181/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.647    0.181/*         0.052/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.670    0.181/*         0.052/*         CONTROL_UNIT/TX_D_VLD_reg/D    1
scan_clk(R)->scan_clk(R)	0.674    0.181/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.181/*         0.051/*         REGISTER_FILE/\RdData_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.660    0.182/*         0.066/*         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.630    0.182/*         0.063/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.674    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.182/*         0.051/*         REGISTER_FILE/\RdData_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.182/*         0.053/*         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	0.665    0.183/*         0.053/*         CONTROL_UNIT/\Address_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.184/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.184/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.184/*         0.052/*         REGISTER_FILE/\RdData_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.185/*         0.052/*         CLK_DIV_RX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.659    0.185/*         0.066/*         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.185/*         0.052/*         REGISTER_FILE/\RdData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.186/*         0.053/*         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.186/*         0.052/*         CONTROL_UNIT/RdEn_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.667    0.186/*         0.051/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.187/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.187/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[11] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.188/*         0.052/*         CLK_DIV_RX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.188/*         0.052/*         CLK_DIV_TX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.188/*         0.052/*         CLK_DIV_RX/\count_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.188/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[13] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.188/*         0.052/*         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.189/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.189/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[12] /D    1
scan_clk(R)->scan_clk(R)	0.631    */0.190         */0.088         REGISTER_FILE/RdData_Valid_reg/D    1
scan_clk(R)->scan_clk(R)	0.671    0.190/*         0.052/*         CLK_DIV_RX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.191/*         0.054/*         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.191/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.192/*         0.053/*         CLK_DIV_RX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	0.670    0.192/*         0.052/*         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.192/*         0.052/*         CLK_DIV_TX/\count_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.379    0.192/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[15] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.193/*         0.052/*         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.193/*         0.053/*         CONTROL_UNIT/WrEn_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.666    0.193/*         0.052/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.656    0.194/*         0.052/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	0.629    0.194/*         0.073/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.660    0.194/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.195/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.195/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
@(R)->UART_CLK(R)	0.637    0.196/*         0.073/*         RST_SYN_UART/\ff_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.671    0.196/*         0.052/*         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.196/*         0.052/*         CLK_DIV_RX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.604    */0.198         */0.114         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.199/*         0.052/*         CLK_DIV_TX/\count_reg[0] /D    1
@(R)->UART_CLK(R)	0.633    0.200/*         0.077/*         RST_SYN_UART/\ff_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.670    0.200/*         0.052/*         CLK_DIV_TX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.200/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.647    0.201/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.652    0.201/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.671    0.202/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.658    0.203/*         0.055/*         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.645    0.203/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.203/*         0.052/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.661    0.204/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.205/*         0.065/*         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	0.642    0.205/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.626    */0.207         */0.087         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.627    */0.207         */0.087         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.207/*         0.053/*         CLK_DIV_TX/\count_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.330    */0.208         */0.099         ALU_UNIT/OUT_VALID_reg/D    1
scan_clk(R)->scan_clk(R)	0.673    0.208/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.208/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
scan_clk(R)->scan_clk(R)	0.663    0.209/*         0.060/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.230    0.210/*         0.052/*         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.630    */0.210         */0.087         CONTROL_UNIT/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.231    0.211/*         0.052/*         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.675    0.211/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.636    0.211/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.588    */0.213         */0.114         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.214/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
@(R)->scan_clk(R)	0.653    0.214/*         0.073/*         RST_SYN_REF/\ff_reg[0] /RN    1
TX_CLK(R)->TX_CLK(R)	0.665    0.214/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.648    0.215/*         0.064/*         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	0.636    0.216/*         0.066/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.217/*         0.065/*         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
@(R)->scan_clk(R)	0.649    0.218/*         0.077/*         RST_SYN_REF/\ff_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	0.648    0.218/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.220/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
scan_clk(R)->scan_clk(R)	0.662    0.221/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.221/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
@(R)->scan_clk(R)	0.767    0.221/*         -0.046/*        CLK_DIV_RX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	0.636    0.221/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.222/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.222/*         0.052/*         CONTROL_UNIT/\Address_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.638    0.222/*         0.064/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.223/*         0.053/*         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.223/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.633    */0.223         */0.089         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.662    0.226/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	0.632    0.226/*         0.062/*         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.640    0.229/*         0.063/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.673    0.230/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.665    0.232/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.232/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.233/*         0.064/*         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.648    0.237/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.238/*         0.053/*         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.653    0.240/*         0.055/*         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.242/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.243/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.243/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.638    0.246/*         0.063/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.254/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.256/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.256/*         0.052/*         CONTROL_UNIT/\Address_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.638    0.256/*         0.063/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.257/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.259/*         0.047/*         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	0.638    0.259/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.260/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.263/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.263/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.655    0.264/*         0.052/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.599    */0.265         */0.117         CONTROL_UNIT/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.265/*         0.046/*         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.653    0.265/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.266/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.267/*         0.058/*         DATA_SYNC/enable_pulse_reg/D    1
scan_clk(R)->scan_clk(R)	0.664    0.268/*         0.052/*         CONTROL_UNIT/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.652    0.269/*         0.064/*         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.270/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.271/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.272/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.272/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.274/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.274/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.275/*         0.055/*         CONTROL_UNIT/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.663    0.275/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.275/*         0.061/*         CONTROL_UNIT/\Address_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.621    */0.278         */0.087         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.666    0.279/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.663    0.281/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.282/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.282/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.282/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.664    0.283/*         0.061/*         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.653    0.290/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.291/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.292/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.292/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.293/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.301/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.301/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.301/*         0.051/*         REGISTER_FILE/\RdData_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.304/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.305/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.308/*         0.053/*         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.653    0.308/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.309/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.310/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.310/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
scan_clk(R)->scan_clk(R)	0.652    0.312/*         0.066/*         DATA_SYNC/Pulse_Gen_reg/SI    1
scan_clk(R)->scan_clk(R)	0.676    0.313/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.314/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.314/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.316/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.653    0.319/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.294    */0.320         */-0.038        CLOCK_GATING/U0_TLATNCAX12M/E    1
scan_clk(R)->scan_clk(R)	0.673    0.320/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.322/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
@(R)->scan_clk(R)	0.655    0.332/*         0.068/*         CLK_DIV_RX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.654    0.333/*         0.068/*         CLK_DIV_TX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.654    0.333/*         0.068/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.653    0.333/*         0.068/*         CLK_DIV_TX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.655    0.333/*         0.068/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.655    0.334/*         0.068/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.654    0.334/*         0.068/*         CLK_DIV_RX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.655    0.334/*         0.068/*         CLK_DIV_RX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	0.655    0.334/*         0.068/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.654    0.334/*         0.068/*         CLK_DIV_RX/\count_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	0.653    0.338/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.342/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
scan_clk(R)->scan_clk(R)	0.568    */0.379         */0.150         CONTROL_UNIT/CLK_EN_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.509    0.403/*         -0.058/*        REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.498/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.504/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.505/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.505/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.505/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.505/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.395    0.506/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.507/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.395    0.508/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.509/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.395    0.510/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.394    0.510/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.394    0.510/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.394    0.511/*         0.060/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.394    0.511/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.394    0.511/*         0.060/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.393    0.515/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.517/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.518/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.518/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.520/*         0.060/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.522/*         0.060/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.523/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.524/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.524/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.524/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.525/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.525/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
@(R)->scan_clk(R)	0.778    0.557/*         -0.055/*        CLK_DIV_TX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	0.220    0.580/*         0.062/*         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	0.220    0.580/*         0.062/*         CLK_DIV_RX/div_clk_reg/SI    1
@(R)->scan_clk(R)	0.771    0.620/*         -0.058/*        UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
@(R)->scan_clk(R)	0.659    0.647/*         0.063/*         CLK_DIV_TX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	0.658    0.650/*         0.063/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.660    0.659/*         0.063/*         CLK_DIV_TX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.660    0.661/*         0.062/*         CLK_DIV_TX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.641    0.707/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.641    0.707/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.640    0.707/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	0.640    0.709/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.640    0.713/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.640    0.713/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.641    0.716/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.642    0.722/*         0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.642    0.728/*         0.061/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.634    0.729/*         0.068/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.642    0.731/*         0.061/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.652    0.736/*         0.060/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	0.642    0.738/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.652    0.739/*         0.060/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.652    0.741/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.652    0.741/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	0.652    0.741/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.652    0.742/*         0.060/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	0.652    0.743/*         0.060/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.652    0.743/*         0.060/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	0.651    0.743/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.652    0.745/*         0.060/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.651    0.745/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.650    0.746/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.650    0.747/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.650    0.747/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.652    0.747/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	0.652    0.747/*         0.060/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	0.652    0.747/*         0.060/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	0.649    0.747/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	0.648    0.748/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	0.648    0.748/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	0.647    0.749/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	0.646    0.750/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	0.646    0.750/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.645    0.751/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	0.634    0.755/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.647    0.756/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.646    0.756/*         0.061/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	0.645    0.756/*         0.061/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	0.646    0.757/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	0.644    0.758/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	0.644    0.758/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	0.646    0.758/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.758/*         0.065/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
@(R)->scan_clk(R)	0.646    0.759/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	0.646    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	0.647    0.760/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	0.633    0.761/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.633    0.761/*         0.061/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.634    0.761/*         0.061/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
@(R)->scan_clk(R)	0.633    0.762/*         0.061/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	0.633    0.762/*         0.061/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.763/*         0.064/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
@(R)->scan_clk(R)	0.632    0.763/*         0.061/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	0.638    0.764/*         0.068/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.769/*         0.064/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.770/*         0.064/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
@(R)->scan_clk(R)	0.214    0.774/*         0.068/*         CLK_DIV_RX/div_clk_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.777/*         0.064/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.779/*         0.064/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.780/*         0.064/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.780/*         0.064/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.781/*         0.064/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.781/*         0.064/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.781/*         0.064/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.781/*         0.064/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.507    0.782/*         -0.056/*        REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.782/*         0.064/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.784/*         0.064/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.785/*         0.064/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.509    0.785/*         -0.057/*        REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.786/*         0.063/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.787/*         0.063/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.794/*         0.063/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.795/*         0.063/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.796/*         0.063/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.798/*         0.063/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.391    0.802/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.807/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.807/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.808/*         0.063/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.808/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.809/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.809/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.809/*         0.063/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.809/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.810/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.811/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.814/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.814/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.814/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.814/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.814/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.815/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.815/*         0.065/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.816/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.818/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.822/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.824/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.824/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.824/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.826/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.827/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.828/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.390    0.829/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.830/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.831/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.833/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.899/*         0.061/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.899/*         0.061/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.899/*         0.061/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.900/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.901/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.904/*         0.061/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.904/*         0.061/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.904/*         0.061/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.904/*         0.061/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.905/*         0.061/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.914/*         0.060/*         CONTROL_UNIT/\Address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.914/*         0.060/*         CONTROL_UNIT/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.922/*         0.060/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.922/*         0.060/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.923/*         0.060/*         CONTROL_UNIT/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.392    0.924/*         0.060/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.383    0.932/*         0.060/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.383    0.932/*         0.060/*         CONTROL_UNIT/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.383    0.932/*         0.060/*         CONTROL_UNIT/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.936/*         0.060/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.940/*         0.060/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.945/*         0.060/*         CONTROL_UNIT/WrEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.945/*         0.060/*         REGISTER_FILE/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.946/*         0.060/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.947/*         0.059/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.950/*         0.059/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.950/*         0.059/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.386    0.950/*         0.059/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.955/*         0.059/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.961/*         0.059/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.961/*         0.059/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.963/*         0.059/*         DATA_SYNC/Pulse_Gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.964/*         0.059/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.968/*         0.059/*         DATA_SYNC/\ff_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.969/*         0.059/*         DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.970/*         0.059/*         DATA_SYNC/\ff_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.972/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.972/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.973/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.382    0.975/*         0.059/*         CONTROL_UNIT/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.975/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.975/*         0.059/*         CONTROL_UNIT/RdEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.382    0.976/*         0.059/*         CONTROL_UNIT/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.976/*         0.059/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.976/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.976/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.976/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.976/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.385    0.976/*         0.059/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.977/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.977/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.978/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.979/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.979/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.980/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.981/*         0.059/*         CONTROL_UNIT/EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.981/*         0.059/*         CONTROL_UNIT/CLK_EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.384    0.981/*         0.059/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.982/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.982/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.389    0.982/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.982/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.983/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.983/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.983/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.388    0.983/*         0.059/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.983/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.984/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.984/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	0.387    0.984/*         0.059/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.221    1.112/*         0.062/*         CLK_DIV_TX/div_clk_reg/RN    1
scan_clk(R)->scan_clk(R)	0.671    19.337/*        0.059/*         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	0.664    19.382/*        0.060/*         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.661    19.414/*        0.061/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	-19.900  */20.808        */20.000        SO[3]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.824        */20.000        SO[1]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.847        */20.000        SO[2]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.952        */20.000        SO[0]    1
RX_CLK(R)->RX_CLK(R)	-53.750  */54.681        */54.254        parity_error    1
RX_CLK(R)->RX_CLK(R)	-53.750  */54.689        */54.254        framing_error    1
TX_CLK(R)->TX_CLK(R)	-1735.605 */1736.531      */1736.110      UART_TX_O    1
