// Seed: 425002801
module module_0 #(
    parameter id_3 = 32'd40
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire _id_3, id_4;
  wire [-1 : id_3] id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    _id_1,
    id_2
);
  inout reg id_2;
  input wire _id_1;
  localparam id_3 = 1;
  always id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  parameter id_4 = 1;
  bit [id_1 : -1] id_5[~  -1 : id_1], id_6, id_7;
  assign id_2 = -1;
  initial begin : LABEL_0
    id_7 = id_1;
    begin : LABEL_1
      id_2 <= -1;
    end
    id_5 <= id_1;
  end
  assign id_2 = id_5;
  wire id_8, id_9;
  assign id_7 = id_1;
  always id_7 = -1'd0;
endmodule
