#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5a1fe867fff0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x5a1fe8680180 .param/l "clk_frequency" 0 2 8, +C4<00000000000000000000000111110100>;
v0x5a1fe86940b0_0 .net "clk", 0 0, v0x5a1fe866e300_0;  1 drivers
v0x5a1fe8694180_0 .var "clk50", 0 0;
v0x5a1fe8694250_0 .var/i "i", 31 0;
E_0x5a1fe8646560 .event anyedge, v0x5a1fe866e300_0;
S_0x5a1fe8680220 .scope module, "FD" "frequency_divisor" 2 10, 3 1 0, S_0x5a1fe867fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50";
    .port_info 1 /OUTPUT 1 "clk";
P_0x5a1fe8680510 .param/l "clk_frequency" 0 3 1, +C4<00000000000000000000000111110100>;
v0x5a1fe866e300_0 .var "clk", 0 0;
v0x5a1fe8693ae0_0 .net "clk_50", 0 0, v0x5a1fe8694180_0;  1 drivers
v0x5a1fe8693ba0_0 .var "counter", 25 0;
E_0x5a1fe867ea90 .event posedge, v0x5a1fe8693ae0_0;
S_0x5a1fe8693cc0 .scope task, "change_clock" "change_clock" 2 28, 2 28 0, S_0x5a1fe867fff0;
 .timescale 0 0;
TD_test.change_clock ;
    %delay 1, 0;
    %load/vec4 v0x5a1fe8694180_0;
    %inv;
    %store/vec4 v0x5a1fe8694180_0, 0, 1;
    %end;
S_0x5a1fe8693ea0 .scope task, "display" "display" 2 24, 2 24 0, S_0x5a1fe867fff0;
 .timescale 0 0;
TD_test.display ;
    %delay 1, 0;
    %vpi_call 2 25 "$display", "clk: %b", v0x5a1fe86940b0_0 {0 0 0};
    %end;
    .scope S_0x5a1fe8680220;
T_2 ;
    %wait E_0x5a1fe867ea90;
    %load/vec4 v0x5a1fe8693ba0_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x5a1fe8693ba0_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x5a1fe8693ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1fe866e300_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x5a1fe8693ba0_0, 0;
    %load/vec4 v0x5a1fe866e300_0;
    %inv;
    %assign/vec4 v0x5a1fe866e300_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a1fe867fff0;
T_3 ;
    %wait E_0x5a1fe8646560;
    %fork TD_test.display, S_0x5a1fe8693ea0;
    %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a1fe867fff0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a1fe8694180_0, 0, 1;
    %vpi_call 2 18 "$display", "Clock frequency test!" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a1fe8694250_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x5a1fe8694250_0;
    %cmpi/s 2501, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %fork TD_test.change_clock, S_0x5a1fe8693cc0;
    %join;
T_4.2 ; for-loop step statement
    %load/vec4 v0x5a1fe8694250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a1fe8694250_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "frequency_divisor/testbench.v";
    "././frequency_divisor/design.v";
