$date
	Sun Oct 23 05:27:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#951560
b101 !
1"
#951562
b101 &
b101 %
1$
#951563
0"
#951566
b10000 &
b10000 %
#951570
b1000 &
b1000 %
#951574
b100 &
b100 %
#951578
b10 &
b10 %
#951582
b1 &
1#
b1 %
#951586
b0 &
b0 %
0#
0$
#1986794
b10100 &
b10100 %
1$
b10100 !
1"
#1986795
0"
#1986798
b1010 &
b1010 %
#1986802
b101 &
b101 %
#1986806
b10000 &
b10000 %
#1986810
b1000 &
b1000 %
#1986814
b100 &
b100 %
#1986818
b10 &
b10 %
#1986822
b1 &
1#
b1 %
#1986826
b0 &
b0 %
0#
0$
#2960923
b11 !
1"
#2960926
b11 &
b11 %
1$
#2960927
0"
#2960930
b1010 &
b1010 %
#2960934
b101 &
b101 %
#2960938
b10000 &
b10000 %
#2960942
b1000 &
b1000 %
#2960946
b100 &
b100 %
#2960950
b10 &
b10 %
#2960954
b1 &
b1 %
1#
#2960958
b0 &
0#
b0 %
0$
#4500012
