Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Feb 14 22:23:33 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/outputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiInitRegClock/outputCLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.375        0.000                      0                  109        0.158        0.000                      0                  109        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.375        0.000                      0                  104        0.158        0.000                      0                  104        3.000        0.000                       0                    65  
  clk_out1_clk_wiz_0       68.631        0.000                      0                    5        0.313        0.000                      0                    5       34.931        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.766ns (25.186%)  route 2.275ns (74.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.155     8.187    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y93         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.509    14.850    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y93         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.524    14.563    AudVid/tft_spi/spiInitRegClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.766ns (25.186%)  route 2.275ns (74.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.155     8.187    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y93         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.509    14.850    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y93         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.524    14.563    AudVid/tft_spi/spiInitRegClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.766ns (27.474%)  route 2.022ns (72.526%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.795     5.316    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.678     6.513    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     6.637 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.580     7.217    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I3_O)        0.124     7.341 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.763     8.104    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.672    15.013    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.766ns (27.474%)  route 2.022ns (72.526%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.795     5.316    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.678     6.513    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     6.637 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.580     7.217    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I3_O)        0.124     7.341 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.763     8.104    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.672    15.013    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    AudVid/i2s/squaregenerator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.766ns (27.755%)  route 1.994ns (72.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.873     7.906    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    AudVid/tft_spi/spiInitRegClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.766ns (27.755%)  route 1.994ns (72.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.873     7.906    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[1]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    AudVid/tft_spi/spiInitRegClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.766ns (27.755%)  route 1.994ns (72.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.873     7.906    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    AudVid/tft_spi/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.766ns (27.755%)  route 1.994ns (72.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.967     6.631    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.755 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.154     6.909    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.033 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.873     7.906    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    AudVid/tft_spi/spiInitRegClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.766ns (28.122%)  route 1.958ns (71.878%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.795     5.316    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.678     6.513    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     6.637 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.580     7.217    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I3_O)        0.124     7.341 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.040    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.729    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.766ns (28.122%)  route 1.958ns (71.878%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.795     5.316    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.678     6.513    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     6.637 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.580     7.217    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I3_O)        0.124     7.341 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.040    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.524    14.729    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  6.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.583     1.466    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  AudVid/sd_spi/spiInitClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.076     1.683    AudVid/sd_spi/spiInitClock/counter_reg__0[7]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.728 r  AudVid/sd_spi/spiInitClock/outputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.728    AudVid/sd_spi/spiInitClock/outputCLK_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.851     1.978    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091     1.570    AudVid/sd_spi/spiInitClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.593     1.476    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.105     1.746    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X65Y94         LUT4 (Prop_lut4_I1_O)        0.045     1.791 r  AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1_n_0
    SLICE_X65Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.863     1.991    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X65Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.091     1.580    AudVid/tft_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.165%)  route 0.157ns (45.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.582     1.465    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y25          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           0.157     1.764    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  AudVid/sd_spi/spiInitClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    AudVid/sd_spi/spiInitClock/p_0_in__3[5]
    SLICE_X0Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.851     1.978    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.571    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.585     1.468    AudVid/sd_spi/spiWorkClock/CLK
    SLICE_X1Y22          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  AudVid/sd_spi/spiWorkClock/counter_reg[2]/Q
                         net (fo=3, routed)           0.157     1.766    AudVid/sd_spi/spiWorkClock/counter_reg_n_0_[2]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0_n_0
    SLICE_X0Y22          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.853     1.980    AudVid/sd_spi/spiWorkClock/CLK
    SLICE_X0Y22          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     1.572    AudVid/sd_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.662     1.546    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.824    AudVid/i2s/squaregenerator/count_reg_n_0_[2]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.934     2.062    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.680    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.592     1.475    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/Q
                         net (fo=3, routed)           0.157     1.796    AudVid/tft_spi/spiInitRegClock/counter_reg[9]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2/O
                         net (fo=1, routed)           0.000     1.841    AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2_n_0
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.862     1.990    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.091     1.579    AudVid/tft_spi/spiInitRegClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.593     1.476    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.186     1.827    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X64Y94         LUT5 (Prop_lut5_I3_O)        0.043     1.870 r  AudVid/tft_spi/spiWorkClock/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.870    AudVid/tft_spi/spiWorkClock/p_0_in__5[4]
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.863     1.991    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y94         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.131     1.607    AudVid/tft_spi/spiWorkClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.666     1.550    AudVid/i2s/squaregenerator/CLK
    SLICE_X3Y129         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.170     1.861    AudVid/i2s/squaregenerator/D[0]
    SLICE_X3Y129         LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.906    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.939     2.067    AudVid/i2s/squaregenerator/CLK
    SLICE_X3Y129         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.091     1.641    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.665     1.549    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  AudVid/i2s/squaregenerator/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.838    AudVid/i2s/squaregenerator/count_reg[14]
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.948 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.938     2.066    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.134     1.683    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.665     1.549    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  AudVid/i2s/squaregenerator/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.839    AudVid/i2s/squaregenerator/count_reg[10]
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.949 r  AudVid/i2s/squaregenerator/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.949    AudVid/i2s/squaregenerator/count_reg[8]_i_1_n_5
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.937     2.065    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.134     1.683    AudVid/i2s/squaregenerator/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    ClockManager/Clk_wiz/CLK_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y22      AudVid/sd_spi/spiWorkClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y22      AudVid/sd_spi/spiWorkClock/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.631ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.743ns (40.773%)  route 1.079ns (59.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795    -0.717    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.399    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.324     0.723 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.382     1.106    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.608    70.145    
                         clock uncertainty           -0.145    70.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.263    69.737    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.737    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 68.631    

Slack (MET) :             69.027ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.715ns (44.660%)  route 0.886ns (55.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795    -0.717    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.399    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.296     0.695 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.189     0.884    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.586    70.123    
                         clock uncertainty           -0.145    69.978    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)       -0.067    69.911    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         69.911    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 69.027    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795    -0.717    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.399    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.296     0.695 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     0.695    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.608    70.145    
                         clock uncertainty           -0.145    70.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029    70.029    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         70.029    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795    -0.717    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     0.392    ClockManager/counter[1]
    SLICE_X0Y128         LUT2 (Prop_lut2_I1_O)        0.324     0.716 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.716    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.608    70.145    
                         clock uncertainty           -0.145    70.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075    70.075    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         70.075    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795    -0.717    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.261 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     0.411    ClockManager/counter[0]
    SLICE_X0Y128         LUT1 (Prop_lut1_I0_O)        0.124     0.535 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.535    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.608    70.145    
                         clock uncertainty           -0.145    70.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031    70.031    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         70.031    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 69.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.139    ClockManager/counter[0]
    SLICE_X0Y128         LUT2 (Prop_lut2_I0_O)        0.043    -0.096 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107    -0.409    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232    -0.143    ClockManager/counter[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045    -0.098 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000    -0.098    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.235    -0.516    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.091    -0.425    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.139    ClockManager/counter[0]
    SLICE_X0Y128         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092    -0.424    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.311%)  route 0.287ns (60.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232    -0.143    ClockManager/counter[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045    -0.098 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.055    -0.043    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.248    -0.503    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.070    -0.433    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.183ns (34.234%)  route 0.352ns (65.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.143    ClockManager/counter[2]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.042    -0.101 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.119     0.019    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.008    -0.508    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.527    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706     BUFGCTRL_X0Y3    ClockManager/Clk_wiz/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    ClockManager/Clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
clk100    | SD_SPI_CLK   | FDRE   | -     |     11.896 (r) | SLOW    |      3.378 (r) | FAST    |                    |
clk100    | TFT_RS       | FDRE   | -     |     12.485 (r) | SLOW    |      3.472 (r) | FAST    |                    |
clk100    | TFT_SPI_CLK  | FDRE   | -     |     11.433 (r) | SLOW    |      3.239 (r) | FAST    |                    |
clk100    | TFT_SPI_CS   | FDRE   | -     |     10.848 (r) | SLOW    |      3.139 (r) | FAST    |                    |
clk100    | TFT_SPI_MOSI | FDRE   | -     |     14.876 (r) | SLOW    |      3.835 (r) | FAST    |                    |
clk100    | DAC_I2S_CLK  | FDRE   | -     |      5.382 (r) | SLOW    |      0.747 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.625 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



