

================================================================
== Vitis HLS Report for 'double2posit'
================================================================
* Date:           Tue Apr  8 14:33:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.258 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       61|  20.000 ns|  0.610 us|    2|   61|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_log_generic_double_s_fu_282  |log_generic_double_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_pow_generic_double_s_fu_305  |pow_generic_double_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3490|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       26|    72|    5089|   12076|    -|
|Memory           |        6|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|     475|    -|
|Register         |        -|     -|     848|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|    72|    5937|   16041|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     4|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U55     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U53  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|   781|    0|
    |grp_log_generic_double_s_fu_282     |log_generic_double_s            |       21|  33|  3166|  5896|    0|
    |grp_pow_generic_double_s_fu_305     |pow_generic_double_s            |        5|  36|  1478|  5376|    0|
    |sitodp_32s_64_4_no_dsp_1_U56        |sitodp_32s_64_4_no_dsp_1        |        0|   0|     0|     0|    0|
    |sparsemux_7_2_64_1_1_U57            |sparsemux_7_2_64_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_9_3_64_1_1_U58            |sparsemux_9_3_64_1_1            |        0|   0|     0|    14|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |       26|  72|  5089| 12076|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mask_table_U      |double2posit_mask_table_ROM_AUTO_1R      |        2|  0|   0|    0|    64|   52|     1|         3328|
    |mask_table_50_U   |double2posit_mask_table_ROM_AUTO_1R      |        2|  0|   0|    0|    64|   52|     1|         3328|
    |one_half_table_U  |double2posit_one_half_table_ROM_AUTO_1R  |        2|  0|   0|    0|    64|   53|     1|         3392|
    +------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                         |        6|  0|   0|    0|   192|  157|     3|        10048|
    +------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |SREG_fu_983_p2                          |         +|   0|  0|   13|           6|           2|
    |add_ln401_fu_961_p2                     |         +|   0|  0|   14|           7|           2|
    |add_ln486_1_fu_1063_p2                  |         +|   0|  0|   19|          12|          11|
    |add_ln486_fu_843_p2                     |         +|   0|  0|   19|          12|          11|
    |data_2_fu_489_p2                        |         +|   0|  0|   71|          64|          64|
    |data_4_fu_648_p2                        |         +|   0|  0|   71|          64|          64|
    |SREG_2_fu_997_p2                        |         -|   0|  0|   13|           2|           6|
    |result_1_fu_923_p2                      |         -|   0|  0|   14|           1|           7|
    |result_4_fu_1143_p2                     |         -|   0|  0|   44|           1|          37|
    |sub_ln18_1_fu_1077_p2                   |         -|   0|  0|   18|          10|          11|
    |sub_ln18_fu_857_p2                      |         -|   0|  0|   18|          10|          11|
    |sub_ln381_fu_1173_p2                    |         -|   0|  0|   15|           1|           8|
    |and_ln170_fu_538_p2                     |       and|   0|  0|    2|           1|           1|
    |and_ln19_1_fu_762_p2                    |       and|   0|  0|    2|           1|           1|
    |and_ln19_fu_757_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln24_fu_724_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln339_fu_619_p2                     |       and|   0|  0|    2|           1|           1|
    |and_ln356_fu_381_p2                     |       and|   0|  0|    2|           1|           1|
    |result_sign_fu_387_p2                   |       and|   0|  0|    2|           1|           1|
    |xs_sig_4_fu_698_p2                      |       and|   0|  0|   52|          52|          52|
    |xs_sig_fu_504_p2                        |       and|   0|  0|   52|          52|          52|
    |xs_sign_2_fu_674_p2                     |       and|   0|  0|    2|           1|           1|
    |icmp_ln167_fu_464_p2                    |      icmp|   0|  0|   18|          11|          10|
    |icmp_ln170_fu_480_p2                    |      icmp|   0|  0|   18|          11|          11|
    |icmp_ln18_fu_628_p2                     |      icmp|   0|  0|   18|          11|          10|
    |icmp_ln19_1_fu_746_p2                   |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln19_fu_740_p2                     |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln339_1_fu_609_p2                  |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln339_fu_603_p2                    |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln356_1_fu_369_p2                  |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln356_fu_363_p2                    |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln401_fu_977_p2                    |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln414_fu_1011_p2                   |      icmp|   0|  0|   14|           6|           7|
    |lshr_ln18_1_fu_1103_p2                  |      lshr|   0|  0|  591|         169|         169|
    |lshr_ln18_fu_883_p2                     |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln381_fu_1167_p2                   |      lshr|   0|  0|  120|          37|          37|
    |or_ln19_fu_751_p2                       |        or|   0|  0|    2|           1|           1|
    |or_ln24_fu_729_p2                       |        or|   0|  0|    2|           1|           1|
    |or_ln339_fu_615_p2                      |        or|   0|  0|    2|           1|           1|
    |or_ln356_fu_375_p2                      |        or|   0|  0|    2|           1|           1|
    |SREG_1_fu_989_p3                        |    select|   0|  0|    7|           1|           6|
    |SREG_3_fu_1003_p3                       |    select|   0|  0|    6|           1|           6|
    |grp_log_generic_double_s_fu_282_base_r  |    select|   0|  0|   56|           1|          64|
    |mant_part_fu_1201_p3                    |    select|   0|  0|   29|           1|          30|
    |mant_with_sf_fu_1149_p3                 |    select|   0|  0|   37|           1|          37|
    |result_fu_929_p3                        |    select|   0|  0|    7|           1|           7|
    |select_ln18_2_fu_1087_p3                |    select|   0|  0|   12|           1|          12|
    |select_ln18_fu_867_p3                   |    select|   0|  0|   12|           1|          12|
    |val_1_fu_1135_p3                        |    select|   0|  0|   37|           1|          37|
    |val_fu_915_p3                           |    select|   0|  0|    7|           1|           7|
    |xs_exp_4_fu_679_p3                      |    select|   0|  0|   10|           1|          11|
    |xs_sig_3_fu_685_p3                      |    select|   0|  0|   51|           1|          52|
    |shl_ln18_1_fu_1109_p2                   |       shl|   0|  0|  591|         169|         169|
    |shl_ln18_fu_889_p2                      |       shl|   0|  0|  460|         137|         137|
    |shl_ln381_fu_1187_p2                    |       shl|   0|  0|  120|          37|          37|
    |xor_ln167_fu_532_p2                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln184_fu_498_p2                     |       xor|   0|  0|   52|          52|           2|
    |xor_ln18_fu_718_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln24_fu_734_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln363_fu_399_p2                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln39_fu_692_p2                      |       xor|   0|  0|   52|          52|           2|
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                   |          |   0|  0| 3490|        1342|        1376|
    +----------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  269|         63|    1|         63|
    |ap_phi_mux_result_isZero_phi_fu_271_p6               |    9|          2|    1|          2|
    |ap_phi_mux_this_mantissa_write_assign_phi_fu_256_p6  |    9|          2|   30|         60|
    |ap_phi_mux_this_regime_write_assign_phi_fu_230_p6    |    9|          2|    6|         12|
    |ap_phi_mux_this_sign_write_assign_phi_fu_243_p6      |    9|          2|    1|          2|
    |ap_return_0                                          |    9|          2|    1|          2|
    |ap_return_1                                          |    9|          2|    1|          2|
    |ap_return_2                                          |    9|          2|    6|         12|
    |ap_return_3                                          |    9|          2|   30|         60|
    |fl_reg_217                                           |    9|          2|   64|        128|
    |grp_fu_316_p0                                        |   14|          3|   64|        192|
    |grp_fu_316_p1                                        |   14|          3|   64|        192|
    |grp_fu_320_p0                                        |   14|          3|   64|        192|
    |grp_fu_320_p1                                        |   14|          3|   64|        192|
    |grp_fu_326_opcode                                    |   14|          3|    5|         15|
    |grp_fu_326_p0                                        |   14|          3|   64|        192|
    |grp_fu_326_p1                                        |   14|          3|   64|        192|
    |this_mantissa_write_assign_reg_252                   |    9|          2|   30|         60|
    |this_regime_write_assign_reg_226                     |    9|          2|    6|         12|
    |this_sign_write_assign_reg_239                       |    9|          2|    1|          2|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  475|        108|  567|       1584|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln356_reg_1260                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |  62|   0|   62|          0|
    |ap_return_0_preg                    |   1|   0|    1|          0|
    |ap_return_1_preg                    |   1|   0|    1|          0|
    |ap_return_2_preg                    |   6|   0|    6|          0|
    |ap_return_3_preg                    |  30|   0|   30|          0|
    |bitcast_ln356_reg_1249              |  64|   0|   64|          0|
    |bitcast_ln497_1_reg_1321            |   1|   0|   64|         63|
    |data_3_reg_1281                     |  64|   0|   64|          0|
    |exact_reg_1398                      |  64|   0|   64|          0|
    |fl_reg_217                          |  64|   0|   64|          0|
    |icmp_ln170_reg_1326                 |   1|   0|    1|          0|
    |icmp_ln339_1_reg_1348               |   1|   0|    1|          0|
    |icmp_ln339_reg_1343                 |   1|   0|    1|          0|
    |icmp_ln414_reg_1384                 |   1|   0|    1|          0|
    |mant_part_reg_1403                  |  30|   0|   30|          0|
    |or_ln356_reg_1255                   |   1|   0|    1|          0|
    |reg_336                             |  64|   0|   64|          0|
    |reg_341                             |  64|   0|   64|          0|
    |result_isZero_reg_266               |   1|   0|    1|          0|
    |result_reg_1366                     |   7|   0|    7|          0|
    |result_regime_reg_1378              |   6|   0|    6|          0|
    |result_sign_reg_1264                |   1|   0|    1|          0|
    |retval_0_i_reg_1332                 |  64|   0|   64|          0|
    |select_ln361_reg_1270               |  64|   0|   64|          0|
    |this_mantissa_write_assign_reg_252  |  30|   0|   30|          0|
    |this_regime_write_assign_reg_226    |   6|   0|    6|          0|
    |this_sign_write_assign_reg_239      |   1|   0|    1|          0|
    |tmp_171_reg_1373                    |   1|   0|    1|          0|
    |tmp_reg_1276                        |  64|   0|   64|          0|
    |xs_exp_1_reg_1288                   |  11|   0|   11|          0|
    |xs_sign_reg_1297                    |   1|   0|    1|          0|
    |y_assign_reg_1393                   |  64|   0|   64|          0|
    |zext_ln179_reg_1306                 |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 848|   0|  969|        121|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_return_0         |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_return_1         |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|ap_return_2         |  out|    6|  ap_ctrl_hs|  double2posit|  return value|
|ap_return_3         |  out|   30|  ap_ctrl_hs|  double2posit|  return value|
|grp_fu_177_p_din0   |  out|   64|  ap_ctrl_hs|  double2posit|  return value|
|grp_fu_177_p_din1   |  out|   64|  ap_ctrl_hs|  double2posit|  return value|
|grp_fu_177_p_dout0  |   in|   64|  ap_ctrl_hs|  double2posit|  return value|
|grp_fu_177_p_ce     |  out|    1|  ap_ctrl_hs|  double2posit|  return value|
|div                 |   in|   64|     ap_none|           div|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 62 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 32 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%div_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %div" [posit_lib.cpp:344->posit_lib.cpp:1341]   --->   Operation 63 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_oeq  i64 %div_read, i64 0" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 64 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i64 %div_read" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 65 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln356, i32 52, i32 62" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i64 %bitcast_ln356" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 67 'trunc' 'trunc_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.94ns)   --->   "%icmp_ln356 = icmp_ne  i11 %tmp_2, i11 2047" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 68 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln356_1 = icmp_eq  i52 %trunc_ln356, i52 0" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 69 'icmp' 'icmp_ln356_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%or_ln356 = or i1 %icmp_ln356_1, i1 %icmp_ln356" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 70 'or' 'or_ln356' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_oeq  i64 %div_read, i64 0" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 71 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns)   --->   "%and_ln356 = and i1 %or_ln356, i1 %tmp_3" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 72 'and' 'and_ln356' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.48ns)   --->   "%br_ln356 = br i1 %and_ln356, void %if.end.i_ifconv, void %_Z12double2positd.1258.exit" [posit_lib.cpp:356->posit_lib.cpp:1341]   --->   Operation 73 'br' 'br_ln356' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 74 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %div_read, i64 0" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 74 'dcmp' 'tmp_5' <Predicate = (!and_ln356)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 75 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %div_read, i64 0" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 75 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.33ns)   --->   "%result_sign = and i1 %or_ln356, i1 %tmp_5" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 76 'and' 'result_sign' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln361)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln356, i64 63" [posit_lib.cpp:363->posit_lib.cpp:1341]   --->   Operation 77 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln361)   --->   "%xor_ln363 = xor i1 %bit_sel, i1 1" [posit_lib.cpp:363->posit_lib.cpp:1341]   --->   Operation 78 'xor' 'xor_ln363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln361)   --->   "%trunc_ln363 = trunc i64 %bitcast_ln356" [posit_lib.cpp:363->posit_lib.cpp:1341]   --->   Operation 79 'trunc' 'trunc_ln363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln361)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln363, i63 %trunc_ln363" [posit_lib.cpp:363->posit_lib.cpp:1341]   --->   Operation 80 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln361)   --->   "%bitcast_ln363 = bitcast i64 %xor_ln" [posit_lib.cpp:363->posit_lib.cpp:1341]   --->   Operation 81 'bitcast' 'bitcast_ln363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln361 = select i1 %result_sign, i64 %bitcast_ln363, i64 %div_read" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 82 'select' 'select_ln361' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [13/13] (2.29ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 83 'call' 'tmp' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 84 [12/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 84 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 85 [11/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 85 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 86 [10/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 86 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 87 [9/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 87 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 88 [8/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 88 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 89 [7/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 89 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 90 [6/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 90 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 91 [5/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 92 [4/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 93 [3/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 94 [2/13] (7.25ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 6.33>
ST_15 : Operation 95 [1/13] (6.33ns)   --->   "%tmp = call i64 @log_generic<double>, i64 %select_ln361, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 6.33> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 6.60>
ST_16 : Operation 96 [6/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 96 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.60>
ST_17 : Operation 97 [5/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 97 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.60>
ST_18 : Operation 98 [4/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 98 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.60>
ST_19 : Operation 99 [3/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 99 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.60>
ST_20 : Operation 100 [2/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 100 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.60>
ST_21 : Operation 101 [1/6] (6.60ns)   --->   "%sf_d = dmul i64 %tmp, i64 1.4427" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 101 'dmul' 'sf_d' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.35>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%data_3 = bitcast i64 %sf_d" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 102 'bitcast' 'data_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_3, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 103 'partselect' 'xs_exp_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_3, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 104 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_3, i32 52, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:178->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 105 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %index" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 106 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln179" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 107 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [2/2] (1.35ns)   --->   "%mask = load i6 %mask_table_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 108 'load' 'mask' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%one_half_table_addr = getelementptr i53 %one_half_table, i64 0, i64 %zext_ln179" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 109 'getelementptr' 'one_half_table_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [2/2] (1.35ns)   --->   "%one_half = load i6 %one_half_table_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 110 'load' 'one_half' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 23 <SV = 22> <Delay = 3.75>
ST_23 : Operation 111 [1/1] (0.94ns)   --->   "%icmp_ln167 = icmp_ult  i11 %xs_exp_1, i11 1022" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 111 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%t_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xs_sign, i63 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 112 'bitconcatenate' 't_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 113 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.94ns)   --->   "%icmp_ln170 = icmp_ugt  i11 %xs_exp_1, i11 1075" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 114 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mask = load i6 %mask_table_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 115 'load' 'mask' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_23 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%one_half = load i6 %one_half_table_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 116 'load' 'one_half' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i53 %one_half" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:175->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 117 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (1.47ns)   --->   "%data_2 = add i64 %zext_ln175, i64 %data_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 118 'add' 'data_2' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xs_sig)   --->   "%trunc_ln467 = trunc i64 %data_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:467->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 119 'trunc' 'trunc_ln467' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xs_sig)   --->   "%xor_ln184 = xor i52 %mask, i52 4503599627370495" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 120 'xor' 'xor_ln184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 121 [1/1] (0.44ns) (out node of the LUT)   --->   "%xs_sig = and i52 %trunc_ln467, i52 %xor_ln184" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 121 'and' 'xs_sig' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %data_2, i32 52, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 122 'partselect' 'tmp_19_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%t_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %tmp_19_i, i52 %xs_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 123 'bitconcatenate' 't_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 124 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln170)   --->   "%xor_ln167 = xor i1 %icmp_ln167, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 125 'xor' 'xor_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln170 = and i1 %icmp_ln170, i1 %xor_ln167" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 126 'and' 'and_ln170' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln167, i1 %and_ln170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 127 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.48ns)   --->   "%retval_0_i = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 2, i64 %bitcast_ln497_1, i2 1, i64 %sf_d, i2 0, i64 %bitcast_ln497_2, i64 <undef>, i2 %sel_tmp2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 128 'sparsemux' 'retval_0_i' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 129 [5/5] (6.91ns)   --->   "%dc_1 = dsub i64 %sf_d, i64 %retval_0_i" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 129 'dsub' 'dc_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 130 [4/5] (6.91ns)   --->   "%dc_1 = dsub i64 %sf_d, i64 %retval_0_i" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 130 'dsub' 'dc_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 131 [3/5] (6.91ns)   --->   "%dc_1 = dsub i64 %sf_d, i64 %retval_0_i" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 131 'dsub' 'dc_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 132 [2/5] (6.91ns)   --->   "%dc_1 = dsub i64 %sf_d, i64 %retval_0_i" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 132 'dsub' 'dc_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 133 [1/5] (6.91ns)   --->   "%dc_1 = dsub i64 %sf_d, i64 %retval_0_i" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 133 'dsub' 'dc_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.61>
ST_29 : Operation 134 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 134 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 135 [1/1] (0.00ns)   --->   "%t_9 = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 135 'trunc' 't_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i63 %t_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 136 'zext' 'zext_ln479' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %zext_ln479" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 137 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 138 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i64 %data" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 139 'trunc' 'trunc_ln339' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (0.94ns)   --->   "%icmp_ln339 = icmp_ne  i11 %tmp_6, i11 2047" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 140 'icmp' 'icmp_ln339' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 141 [1/1] (1.30ns)   --->   "%icmp_ln339_1 = icmp_eq  i52 %trunc_ln339, i52 0" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 141 'icmp' 'icmp_ln339_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 142 [2/2] (3.61ns)   --->   "%tmp_8 = fcmp_olt  i64 %bitcast_ln497, i64 1e-09" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 142 'dcmp' 'tmp_8' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.43>
ST_30 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln339)   --->   "%or_ln339 = or i1 %icmp_ln339_1, i1 %icmp_ln339" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 143 'or' 'or_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 144 [1/2] (3.61ns)   --->   "%tmp_8 = fcmp_olt  i64 %bitcast_ln497, i64 1e-09" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 144 'dcmp' 'tmp_8' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln339 = and i1 %or_ln339, i1 %tmp_8" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 145 'and' 'and_ln339' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln339 = br i1 %and_ln339, void %if.end.i.i, void %_Z12stable_floordd.exit.i_ifconv" [posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 146 'br' 'br_ln339' <Predicate = true> <Delay = 0.48>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%mask_table_50_addr = getelementptr i52 %mask_table_50, i64 0, i64 %zext_ln179" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:32->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 147 'getelementptr' 'mask_table_50_addr' <Predicate = (!and_ln339)> <Delay = 0.00>
ST_30 : Operation 148 [2/2] (1.35ns)   --->   "%mask_1 = load i6 %mask_table_50_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 148 'load' 'mask_1' <Predicate = (!and_ln339)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>

State 31 <SV = 30> <Delay = 3.81>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%xs_sig_1 = trunc i64 %data_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 149 'trunc' 'xs_sig_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 150 [1/1] (0.94ns)   --->   "%icmp_ln18 = icmp_ult  i11 %xs_exp_1, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 150 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 151 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mask_1 = load i6 %mask_table_50_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 151 'load' 'mask_1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i52 %mask_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:28->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 152 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 153 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %trunc_ln479" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 154 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (1.47ns)   --->   "%data_4 = add i64 %zext_ln28, i64 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 155 'add' 'data_4' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_4, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:465->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 156 'bitselect' 'xs_sign_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_4, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:466->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 157 'partselect' 'xs_exp_2' <Predicate = (xs_sign)> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_4)   --->   "%xs_sig_2 = trunc i64 %data_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:467->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 158 'trunc' 'xs_sig_2' <Predicate = (xs_sign)> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (0.33ns)   --->   "%xs_sign_2 = and i1 %xs_sign, i1 %xs_sign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 159 'and' 'xs_sign_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [1/1] (0.45ns)   --->   "%xs_exp_4 = select i1 %xs_sign, i11 %xs_exp_2, i11 %xs_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 160 'select' 'xs_exp_4' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_4)   --->   "%xs_sig_3 = select i1 %xs_sign, i52 %xs_sig_2, i52 %xs_sig_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 161 'select' 'xs_sig_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_4)   --->   "%xor_ln39 = xor i52 %mask_1, i52 4503599627370495" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 162 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (0.44ns) (out node of the LUT)   --->   "%xs_sig_4 = and i52 %xs_sig_3, i52 %xor_ln39" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 163 'and' 'xs_sig_4' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%t_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_2, i11 %xs_exp_4, i52 %xs_sig_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 164 'bitconcatenate' 't_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln497_3 = bitcast i64 %t_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 165 'bitcast' 'bitcast_ln497_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln18 = xor i1 %icmp_ln18, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 166 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln170, i1 %xor_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 167 'and' 'and_ln24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24)   --->   "%or_ln24 = or i1 %icmp_ln18, i1 %icmp_ln170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 168 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln24 = xor i1 %or_ln24, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 169 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 170 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp_ne  i52 %xs_sig_1, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 170 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [1/1] (0.94ns)   --->   "%icmp_ln19_1 = icmp_ne  i11 %xs_exp_1, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 171 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 172 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln19 = and i1 %xs_sign, i1 %or_ln19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 173 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln19, i1 %icmp_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 174 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%sel_tmp8_i = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %and_ln24, i1 %xor_ln24, i1 %and_ln19_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 175 'bitconcatenate' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.54ns)   --->   "%retval_0_i7 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4double.double.i3, i3 4, i64 %sf_d, i3 2, i64 %bitcast_ln497_3, i3 1, i64 -1, i3 0, i64 %bitcast_ln497_1, i64 <undef>, i3 %sel_tmp8_i" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 176 'sparsemux' 'retval_0_i7' <Predicate = true> <Delay = 0.54> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.48ns)   --->   "%br_ln342 = br void %_Z12stable_floordd.exit.i_ifconv" [posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341]   --->   Operation 177 'br' 'br_ln342' <Predicate = true> <Delay = 0.48>

State 32 <SV = 31> <Delay = 7.21>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%fl = phi i64 %retval_0_i7, void %if.end.i.i, i64 %retval_0_i, void %if.end.i_ifconv" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:13->posit_lib.cpp:366->posit_lib.cpp:1341]   --->   Operation 178 'phi' 'fl' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%data_5 = bitcast i64 %fl" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 179 'bitcast' 'data_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%xs_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_5, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 180 'bitselect' 'xs_sign_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_5, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 181 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 182 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 183 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 184 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 185 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.94ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 186 'add' 'add_ln486' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 187 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.94ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 188 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 189 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.43ns)   --->   "%select_ln18 = select i1 %tmp_166, i12 %sext_ln18, i12 %add_ln486" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 190 'select' 'select_ln18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 191 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 192 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (1.69ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 193 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 194 [1/1] (1.69ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 194 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 59" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 195 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i137.i32.i32, i137 %shl_ln18, i32 53, i32 59" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 196 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 197 [1/1] (0.42ns)   --->   "%val = select i1 %tmp_166, i7 %tmp_s, i7 %tmp_24" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 197 'select' 'val' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 198 [1/1] (0.89ns)   --->   "%result_1 = sub i7 0, i7 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 198 'sub' 'result_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/1] (0.42ns)   --->   "%result = select i1 %xs_sign_3, i7 %result_1, i7 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->posit_lib.cpp:370->posit_lib.cpp:1341]   --->   Operation 199 'select' 'result' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %result, i32 6" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 200 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "%result_regime = trunc i7 %result" [posit_lib.cpp:382->posit_lib.cpp:1341]   --->   Operation 201 'trunc' 'result_regime' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %result, i32 5" [posit_lib.cpp:400->posit_lib.cpp:1341]   --->   Operation 202 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i6 %result_regime" [posit_lib.cpp:401->posit_lib.cpp:1341]   --->   Operation 203 'zext' 'zext_ln401' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.88ns)   --->   "%add_ln401 = add i7 %zext_ln401, i7 3" [posit_lib.cpp:401->posit_lib.cpp:1341]   --->   Operation 204 'add' 'add_ln401' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln401, i32 5, i32 6" [posit_lib.cpp:401->posit_lib.cpp:1341]   --->   Operation 205 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.62ns)   --->   "%icmp_ln401 = icmp_eq  i2 %tmp_173, i2 0" [posit_lib.cpp:401->posit_lib.cpp:1341]   --->   Operation 206 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [1/1] (0.88ns)   --->   "%SREG = add i6 %result_regime, i6 3" [posit_lib.cpp:402->posit_lib.cpp:1341]   --->   Operation 207 'add' 'SREG' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414)   --->   "%SREG_1 = select i1 %icmp_ln401, i6 %SREG, i6 32" [posit_lib.cpp:401->posit_lib.cpp:1341]   --->   Operation 208 'select' 'SREG_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 209 [1/1] (0.88ns)   --->   "%SREG_2 = sub i6 2, i6 %result_regime" [posit_lib.cpp:407->posit_lib.cpp:1341]   --->   Operation 209 'sub' 'SREG_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414)   --->   "%SREG_3 = select i1 %tmp_172, i6 %SREG_2, i6 %SREG_1" [posit_lib.cpp:400->posit_lib.cpp:1341]   --->   Operation 210 'select' 'SREG_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 211 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln414 = icmp_eq  i6 %SREG_3, i6 32" [posit_lib.cpp:414->posit_lib.cpp:1341]   --->   Operation 211 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.09>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i7 %result" [posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 212 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [4/4] (7.09ns)   --->   "%y_assign = sitodp i32 %sext_ln373" [posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 213 'sitodp' 'y_assign' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.09>
ST_34 : Operation 214 [3/4] (7.09ns)   --->   "%y_assign = sitodp i32 %sext_ln373" [posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 214 'sitodp' 'y_assign' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.09>
ST_35 : Operation 215 [2/4] (7.09ns)   --->   "%y_assign = sitodp i32 %sext_ln373" [posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 215 'sitodp' 'y_assign' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.09>
ST_36 : Operation 216 [1/4] (7.09ns)   --->   "%y_assign = sitodp i32 %sext_ln373" [posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 216 'sitodp' 'y_assign' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.73>
ST_37 : Operation 217 [13/13] (1.73ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 217 'call' 'exact' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 7.21>
ST_38 : Operation 218 [12/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 218 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 7.21>
ST_39 : Operation 219 [11/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 219 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 7.21>
ST_40 : Operation 220 [10/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 220 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 7.21>
ST_41 : Operation 221 [9/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 221 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 7.21>
ST_42 : Operation 222 [8/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 222 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 7.21>
ST_43 : Operation 223 [7/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 223 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.21>
ST_44 : Operation 224 [6/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 224 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.21>
ST_45 : Operation 225 [5/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 225 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.21>
ST_46 : Operation 226 [4/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 226 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.21>
ST_47 : Operation 227 [3/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 227 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.21>
ST_48 : Operation 228 [2/13] (7.21ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 228 'call' 'exact' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 5.52>
ST_49 : Operation 229 [1/13] (5.52ns)   --->   "%exact = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\powdouble.cpp:7->posit_lib.cpp:373->posit_lib.cpp:1341]   --->   Operation 229 'call' 'exact' <Predicate = true> <Delay = 5.52> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 230 [5/5] (6.91ns)   --->   "%diff = dsub i64 %select_ln361, i64 %exact" [posit_lib.cpp:375->posit_lib.cpp:1341]   --->   Operation 230 'dsub' 'diff' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 231 [4/5] (6.91ns)   --->   "%diff = dsub i64 %select_ln361, i64 %exact" [posit_lib.cpp:375->posit_lib.cpp:1341]   --->   Operation 231 'dsub' 'diff' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 232 [3/5] (6.91ns)   --->   "%diff = dsub i64 %select_ln361, i64 %exact" [posit_lib.cpp:375->posit_lib.cpp:1341]   --->   Operation 232 'dsub' 'diff' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 233 [2/5] (6.91ns)   --->   "%diff = dsub i64 %select_ln361, i64 %exact" [posit_lib.cpp:375->posit_lib.cpp:1341]   --->   Operation 233 'dsub' 'diff' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.91>
ST_54 : Operation 234 [1/5] (6.91ns)   --->   "%diff = dsub i64 %select_ln361, i64 %exact" [posit_lib.cpp:375->posit_lib.cpp:1341]   --->   Operation 234 'dsub' 'diff' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.60>
ST_55 : Operation 235 [6/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 235 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.60>
ST_56 : Operation 236 [5/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 236 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.60>
ST_57 : Operation 237 [4/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 237 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.60>
ST_58 : Operation 238 [3/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 238 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.60>
ST_59 : Operation 239 [2/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 239 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.60>
ST_60 : Operation 240 [1/6] (6.60ns)   --->   "%interm = dmul i64 %diff, i64 5.36871e+08" [posit_lib.cpp:378->posit_lib.cpp:1341]   --->   Operation 240 'dmul' 'interm' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.20>
ST_61 : Operation 241 [1/1] (0.00ns)   --->   "%data_6 = bitcast i64 %interm" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 241 'bitcast' 'data_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 242 [1/1] (0.00ns)   --->   "%xs_sign_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_6, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 242 'bitselect' 'xs_sign_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 243 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_6, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 243 'partselect' 'xs_exp_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln505_1 = trunc i64 %data_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 244 'trunc' 'trunc_ln505_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 245 [1/1] (0.00ns)   --->   "%mantissa_30 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 245 'bitconcatenate' 'mantissa_30' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 246 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %xs_exp_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 247 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 248 [1/1] (0.94ns)   --->   "%add_ln486_1 = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 248 'add' 'add_ln486_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_1, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 249 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 250 [1/1] (0.94ns)   --->   "%sub_ln18_1 = sub i11 1023, i11 %xs_exp_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 250 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i11 %sub_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 251 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 252 [1/1] (0.43ns)   --->   "%select_ln18_2 = select i1 %tmp_168, i12 %sext_ln18_2, i12 %add_ln486_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 252 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i12 %select_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 253 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 254 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 255 [1/1] (1.69ns)   --->   "%lshr_ln18_1 = lshr i169 %zext_ln15_1, i169 %zext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 255 'lshr' 'lshr_ln18_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 256 [1/1] (1.69ns)   --->   "%shl_ln18_1 = shl i169 %zext_ln15_1, i169 %zext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 256 'shl' 'shl_ln18_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i37 @_ssdm_op_PartSelect.i37.i169.i32.i32, i169 %lshr_ln18_1, i32 53, i32 89" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 257 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i37 @_ssdm_op_PartSelect.i37.i169.i32.i32, i169 %shl_ln18_1, i32 53, i32 89" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 258 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 259 [1/1] (0.42ns)   --->   "%val_1 = select i1 %tmp_168, i37 %tmp_169, i37 %tmp_170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 259 'select' 'val_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 260 [1/1] (1.22ns)   --->   "%result_4 = sub i37 0, i37 %val_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 260 'sub' 'result_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 261 [1/1] (0.42ns)   --->   "%mant_with_sf = select i1 %xs_sign_4, i37 %result_4, i37 %val_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56->posit_lib.cpp:379->posit_lib.cpp:1341]   --->   Operation 261 'select' 'mant_with_sf' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln381 = sext i7 %result" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 262 'sext' 'sext_ln381' <Predicate = (tmp_171)> <Delay = 0.00>
ST_61 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln381_1 = sext i7 %result" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 263 'sext' 'sext_ln381_1' <Predicate = (!tmp_171)> <Delay = 0.00>
ST_61 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i32 %sext_ln381_1" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 264 'zext' 'zext_ln381' <Predicate = (!tmp_171)> <Delay = 0.00>
ST_61 : Operation 265 [1/1] (1.59ns)   --->   "%lshr_ln381 = lshr i37 %mant_with_sf, i37 %zext_ln381" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 265 'lshr' 'lshr_ln381' <Predicate = (!tmp_171)> <Delay = 1.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 266 [1/1] (0.89ns)   --->   "%sub_ln381 = sub i8 0, i8 %sext_ln381" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 266 'sub' 'sub_ln381' <Predicate = (tmp_171)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln381_2 = sext i8 %sub_ln381" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 267 'sext' 'sext_ln381_2' <Predicate = (tmp_171)> <Delay = 0.00>
ST_61 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i32 %sext_ln381_2" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 268 'zext' 'zext_ln381_1' <Predicate = (tmp_171)> <Delay = 0.00>
ST_61 : Operation 269 [1/1] (1.59ns)   --->   "%shl_ln381 = shl i37 %mant_with_sf, i37 %zext_ln381_1" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 269 'shl' 'shl_ln381' <Predicate = (tmp_171)> <Delay = 1.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln381 = trunc i37 %shl_ln381" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 270 'trunc' 'trunc_ln381' <Predicate = (tmp_171)> <Delay = 0.00>
ST_61 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln381_1 = trunc i37 %lshr_ln381" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 271 'trunc' 'trunc_ln381_1' <Predicate = (!tmp_171)> <Delay = 0.00>
ST_61 : Operation 272 [1/1] (0.46ns)   --->   "%mant_part = select i1 %tmp_171, i30 %trunc_ln381, i30 %trunc_ln381_1" [posit_lib.cpp:381->posit_lib.cpp:1341]   --->   Operation 272 'select' 'mant_part' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 273 [1/1] (0.48ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %if.then40.i, void %_Z12double2positd.1258.exit" [posit_lib.cpp:414->posit_lib.cpp:1341]   --->   Operation 273 'br' 'br_ln414' <Predicate = true> <Delay = 0.48>

State 62 <SV = 61> <Delay = 0.48>
ST_62 : Operation 274 [1/1] (0.00ns)   --->   "%mantissa_32 = bitset i30 @_ssdm_op_BitSet.i30.i30.i32.i1, i30 %mant_part, i32 29, i1 1" [posit_lib.cpp:418->posit_lib.cpp:1341]   --->   Operation 274 'bitset' 'mantissa_32' <Predicate = (!and_ln356 & !icmp_ln414)> <Delay = 0.00>
ST_62 : Operation 275 [1/1] (0.48ns)   --->   "%br_ln424 = br void %_Z12double2positd.1258.exit" [posit_lib.cpp:424->posit_lib.cpp:1341]   --->   Operation 275 'br' 'br_ln424' <Predicate = (!and_ln356 & !icmp_ln414)> <Delay = 0.48>
ST_62 : Operation 276 [1/1] (0.00ns)   --->   "%this_regime_write_assign = phi i6 0, void %newFuncRoot, i6 %result_regime, void %if.then40.i, i6 %result_regime, void %_Z12stable_floordd.exit.i_ifconv"   --->   Operation 276 'phi' 'this_regime_write_assign' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 277 [1/1] (0.00ns)   --->   "%this_sign_write_assign = phi i1 0, void %newFuncRoot, i1 %result_sign, void %if.then40.i, i1 %result_sign, void %_Z12stable_floordd.exit.i_ifconv"   --->   Operation 277 'phi' 'this_sign_write_assign' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 278 [1/1] (0.00ns)   --->   "%this_mantissa_write_assign = phi i30 0, void %newFuncRoot, i30 %mantissa_32, void %if.then40.i, i30 0, void %_Z12stable_floordd.exit.i_ifconv"   --->   Operation 278 'phi' 'this_mantissa_write_assign' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 279 [1/1] (0.00ns)   --->   "%result_isZero = phi i1 1, void %newFuncRoot, i1 0, void %if.then40.i, i1 0, void %_Z12stable_floordd.exit.i_ifconv"   --->   Operation 279 'phi' 'result_isZero' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 280 [1/1] (0.00ns)   --->   "%newret = insertvalue i38 <undef>, i1 %this_sign_write_assign" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 280 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 281 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i38 %newret, i1 %result_isZero" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 281 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 282 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i38 %newret2, i6 %this_regime_write_assign" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 282 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 283 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i38 %newret4, i30 %this_mantissa_write_assign" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 283 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln361 = ret i38 %newret6" [posit_lib.cpp:361->posit_lib.cpp:1341]   --->   Operation 284 'ret' 'ret_ln361' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_inverse_lut_table_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log0_lut_table_ap_fixed_double_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table_50]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
div_read                   (read          ) [ 001100000000000000000000000000000000000000000000000000000000000]
bitcast_ln356              (bitcast       ) [ 000100000000000000000000000000000000000000000000000000000000000]
tmp_2                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln356                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln356                 (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln356_1               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
or_ln356                   (or            ) [ 000100000000000000000000000000000000000000000000000000000000000]
tmp_3                      (dcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln356                  (and           ) [ 001111111111111111111111111111111111111111111111111111111111111]
br_ln356                   (br            ) [ 001111111111111111111111111111111111111111111111111111111111111]
tmp_5                      (dcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
result_sign                (and           ) [ 001011111111111111111111111111111111111111111111111111111111111]
bit_sel                    (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln363                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln363                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln363              (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln361               (select        ) [ 000011111111111111111111111111111111111111111111111111100000000]
tmp                        (call          ) [ 000000000000000011111100000000000000000000000000000000000000000]
sf_d                       (dmul          ) [ 000000000000000000000011111111110000000000000000000000000000000]
data_3                     (bitcast       ) [ 000000000000000000000001111111110000000000000000000000000000000]
xs_exp_1                   (partselect    ) [ 000000000000000000000001111111110000000000000000000000000000000]
xs_sign                    (bitselect     ) [ 000000000000000000000001111111110000000000000000000000000000000]
index                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln179                 (zext          ) [ 000000000000000000000001111111100000000000000000000000000000000]
mask_table_addr            (getelementptr ) [ 000000000000000000000001000000000000000000000000000000000000000]
one_half_table_addr        (getelementptr ) [ 000000000000000000000001000000000000000000000000000000000000000]
icmp_ln167                 (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
t_7                        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_1            (bitcast       ) [ 000000000000000000000000111111110000000000000000000000000000000]
icmp_ln170                 (icmp          ) [ 000000000000000000000000111111110000000000000000000000000000000]
mask                       (load          ) [ 000000000000000000000000000000000000000000000000000000000000000]
one_half                   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln175                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
data_2                     (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln467                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln184                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sig                     (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_19_i                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
t_8                        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_2            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln167                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln170                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2                   (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
retval_0_i                 (sparsemux     ) [ 000000000000000000000000111111111000000000000000000000000000000]
dc_1                       (dsub          ) [ 000000000000000000000000000001000000000000000000000000000000000]
data                       (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
t_9                        (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln479                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497              (bitcast       ) [ 000000000000000000000000000000100000000000000000000000000000000]
tmp_6                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln339                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln339                 (icmp          ) [ 000000000000000000000000000000100000000000000000000000000000000]
icmp_ln339_1               (icmp          ) [ 000000000000000000000000000000100000000000000000000000000000000]
or_ln339                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_8                      (dcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln339                  (and           ) [ 000000000000000000000000000000100000000000000000000000000000000]
br_ln339                   (br            ) [ 000000000000000000000000000000111000000000000000000000000000000]
mask_table_50_addr         (getelementptr ) [ 000000000000000000000000000000010000000000000000000000000000000]
xs_sig_1                   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln18                  (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
mask_1                     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln28                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln479                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
t                          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
data_4                     (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sign_1                  (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_exp_2                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sig_2                   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sign_2                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_exp_4                   (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sig_3                   (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln39                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sig_4                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
t_10                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_3            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln24                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
or_ln24                    (or            ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln24                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19                  (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19_1                (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
or_ln19                    (or            ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln19                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln19_1                 (and           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i                 (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
retval_0_i7                (sparsemux     ) [ 000000000000000000000000000000111000000000000000000000000000000]
br_ln342                   (br            ) [ 000000000000000000000000000000111000000000000000000000000000000]
fl                         (phi           ) [ 000000000000000000000000000000001000000000000000000000000000000]
data_5                     (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sign_3                  (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_exp                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
mantissa                   (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln486                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln486                  (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_166                    (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
sub_ln18                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln18                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln18                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1                (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln18                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
lshr_ln18                  (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000]
shl_ln18                   (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_s                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_24                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
val                        (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
result_1                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
result                     (select        ) [ 000000000000000000000000000000000111111111111111111111111111110]
tmp_171                    (bitselect     ) [ 000000000000000000000000000000000111111111111111111111111111110]
result_regime              (trunc         ) [ 001000000000000000000000000000000111111111111111111111111111111]
tmp_172                    (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln401                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln401                  (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_173                    (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln401                 (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000]
SREG                       (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
SREG_1                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
SREG_2                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
SREG_3                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln414                 (icmp          ) [ 000000000000000000000000000000000111111111111111111111111111111]
sext_ln373                 (sext          ) [ 000000000000000000000000000000000011100000000000000000000000000]
y_assign                   (sitodp        ) [ 000000000000000000000000000000000000011111111111110000000000000]
exact                      (call          ) [ 000000000000000000000000000000000000000000000000001111100000000]
diff                       (dsub          ) [ 000000000000000000000000000000000000000000000000000000011111100]
interm                     (dmul          ) [ 000000000000000000000000000000000000000000000000000000000000010]
data_6                     (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_sign_4                  (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
xs_exp_3                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505_1              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
mantissa_30                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln486_1               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln486_1                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_168                    (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
sub_ln18_1                 (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_2                (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln18_2              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_3                (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_1                (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
lshr_ln18_1                (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_1                 (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_169                    (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_170                    (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000]
val_1                      (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
result_4                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
mant_with_sf               (select        ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln381                 (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln381_1               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln381                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
lshr_ln381                 (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000]
sub_ln381                  (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln381_2               (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln381_1               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000]
shl_ln381                  (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln381                (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln381_1              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000]
mant_part                  (select        ) [ 000000000000000000000000000000000000000000000000000000000000001]
br_ln414                   (br            ) [ 001000000000000000000000000000000000000000000000000000000000011]
mantissa_32                (bitset        ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln424                   (br            ) [ 000000000000000000000000000000000000000000000000000000000000000]
this_regime_write_assign   (phi           ) [ 000000000000000000000000000000000000000000000000000000000000001]
this_sign_write_assign     (phi           ) [ 000000000000000000000000000000000000000000000000000000000000001]
this_mantissa_write_assign (phi           ) [ 000000000000000000000000000000000000000000000000000000000000001]
result_isZero              (phi           ) [ 000000000000000000000000000000000000000000000000000000000000001]
newret                     (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000]
newret2                    (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000]
newret4                    (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000]
newret6                    (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000]
ret_ln361                  (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="div">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_inverse_lut_table_0_5_64_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_inverse_lut_table_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log0_lut_table_ap_fixed_double_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log0_lut_table_ap_fixed_double_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mask_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="one_half_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mask_table_50">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i52"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i30.i30.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="60"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="div_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mask_table_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="52" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr/22 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/22 "/>
</bind>
</comp>

<comp id="191" class="1004" name="one_half_table_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="53" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_table_addr/22 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="53" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/22 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mask_table_50_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="52" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="8"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_50_addr/30 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_1/30 "/>
</bind>
</comp>

<comp id="217" class="1005" name="fl_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fl (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="fl_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="64" slack="9"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fl/32 "/>
</bind>
</comp>

<comp id="226" class="1005" name="this_regime_write_assign_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="60"/>
<pin id="228" dir="1" index="1" bw="6" slack="60"/>
</pin_list>
<bind>
<opset="this_regime_write_assign (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="this_regime_write_assign_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="60"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="6" slack="30"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="6" slack="30"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_regime_write_assign/62 "/>
</bind>
</comp>

<comp id="239" class="1005" name="this_sign_write_assign_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="60"/>
<pin id="241" dir="1" index="1" bw="1" slack="60"/>
</pin_list>
<bind>
<opset="this_sign_write_assign (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="this_sign_write_assign_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="60"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="59"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="1" slack="59"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_sign_write_assign/62 "/>
</bind>
</comp>

<comp id="252" class="1005" name="this_mantissa_write_assign_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="1"/>
<pin id="254" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="this_mantissa_write_assign (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="this_mantissa_write_assign_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="60"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="30" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="1" slack="1"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_mantissa_write_assign/62 "/>
</bind>
</comp>

<comp id="266" class="1005" name="result_isZero_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_isZero (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="result_isZero_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="60"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="1" slack="1"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_isZero/62 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_log_generic_double_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="90" slack="0"/>
<pin id="287" dir="0" index="4" bw="86" slack="0"/>
<pin id="288" dir="0" index="5" bw="83" slack="0"/>
<pin id="289" dir="0" index="6" bw="78" slack="0"/>
<pin id="290" dir="0" index="7" bw="73" slack="0"/>
<pin id="291" dir="0" index="8" bw="68" slack="0"/>
<pin id="292" dir="0" index="9" bw="63" slack="0"/>
<pin id="293" dir="0" index="10" bw="58" slack="0"/>
<pin id="294" dir="1" index="11" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_pow_generic_double_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="1"/>
<pin id="308" dir="0" index="2" bw="58" slack="0"/>
<pin id="309" dir="0" index="3" bw="26" slack="0"/>
<pin id="310" dir="0" index="4" bw="42" slack="0"/>
<pin id="311" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exact/37 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="3"/>
<pin id="318" dir="0" index="1" bw="64" slack="1"/>
<pin id="319" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="dc_1/24 diff/50 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="sf_d/16 interm/55 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/1 tmp_5/2 tmp_8/29 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="y_assign/33 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sf_d interm "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 diff "/>
</bind>
</comp>

<comp id="346" class="1004" name="bitcast_ln356_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln356_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln356/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln356_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln356_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="52" slack="0"/>
<pin id="371" dir="0" index="1" bw="52" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln356_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln356_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="60"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln356/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="result_sign_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_sign/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="bit_sel_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="1"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln363_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln363/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln363_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln363/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="63" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="bitcast_ln363_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln363/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln361_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="64" slack="2"/>
<pin id="424" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln361/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="data_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_3/22 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xs_exp_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1/22 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xs_sign_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/22 "/>
</bind>
</comp>

<comp id="448" class="1004" name="index_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/22 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln179_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/22 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln167_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/23 "/>
</bind>
</comp>

<comp id="469" class="1004" name="t_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="1"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_7/23 "/>
</bind>
</comp>

<comp id="476" class="1004" name="bitcast_ln497_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_1/23 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln170_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="1"/>
<pin id="482" dir="0" index="1" bw="11" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/23 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln175_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="53" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/23 "/>
</bind>
</comp>

<comp id="489" class="1004" name="data_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="53" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="1"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_2/23 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln467_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln467/23 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln184_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="52" slack="0"/>
<pin id="500" dir="0" index="1" bw="52" slack="0"/>
<pin id="501" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184/23 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xs_sig_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="52" slack="0"/>
<pin id="506" dir="0" index="1" bw="52" slack="0"/>
<pin id="507" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig/23 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_19_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/23 "/>
</bind>
</comp>

<comp id="520" class="1004" name="t_8_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="0"/>
<pin id="523" dir="0" index="2" bw="52" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_8/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="bitcast_ln497_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_2/23 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln167_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln167/23 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln170_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/23 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sel_tmp2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp2/23 "/>
</bind>
</comp>

<comp id="552" class="1004" name="retval_0_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="64" slack="0"/>
<pin id="556" dir="0" index="3" bw="2" slack="0"/>
<pin id="557" dir="0" index="4" bw="64" slack="2"/>
<pin id="558" dir="0" index="5" bw="2" slack="0"/>
<pin id="559" dir="0" index="6" bw="64" slack="0"/>
<pin id="560" dir="0" index="7" bw="64" slack="0"/>
<pin id="561" dir="0" index="8" bw="2" slack="0"/>
<pin id="562" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_0_i/23 "/>
</bind>
</comp>

<comp id="572" class="1004" name="data_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/29 "/>
</bind>
</comp>

<comp id="576" class="1004" name="t_9_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_9/29 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln479_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="63" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/29 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bitcast_ln497_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="63" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/29 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="0" index="3" bw="7" slack="0"/>
<pin id="594" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/29 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln339_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln339/29 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln339_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="11" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln339/29 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln339_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="52" slack="0"/>
<pin id="611" dir="0" index="1" bw="52" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln339_1/29 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln339_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln339/30 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln339_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln339/30 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xs_sig_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="9"/>
<pin id="627" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="xs_sig_1/31 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln18_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="9"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/31 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln28_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="52" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/31 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln479_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="9"/>
<pin id="639" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln479/31 "/>
</bind>
</comp>

<comp id="640" class="1004" name="t_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="63" slack="0"/>
<pin id="644" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/31 "/>
</bind>
</comp>

<comp id="648" class="1004" name="data_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="52" slack="0"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_4/31 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xs_sign_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_1/31 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xs_exp_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_2/31 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xs_sig_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="xs_sig_2/31 "/>
</bind>
</comp>

<comp id="674" class="1004" name="xs_sign_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="9"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_2/31 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xs_exp_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="9"/>
<pin id="681" dir="0" index="1" bw="11" slack="0"/>
<pin id="682" dir="0" index="2" bw="11" slack="9"/>
<pin id="683" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_4/31 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xs_sig_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="9"/>
<pin id="687" dir="0" index="1" bw="52" slack="0"/>
<pin id="688" dir="0" index="2" bw="52" slack="0"/>
<pin id="689" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_3/31 "/>
</bind>
</comp>

<comp id="692" class="1004" name="xor_ln39_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="52" slack="0"/>
<pin id="694" dir="0" index="1" bw="52" slack="0"/>
<pin id="695" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/31 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xs_sig_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="52" slack="0"/>
<pin id="700" dir="0" index="1" bw="52" slack="0"/>
<pin id="701" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_4/31 "/>
</bind>
</comp>

<comp id="704" class="1004" name="t_10_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="11" slack="0"/>
<pin id="708" dir="0" index="3" bw="52" slack="0"/>
<pin id="709" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_10/31 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln497_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_3/31 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln18_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/31 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln24_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="8"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/31 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln24_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="8"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/31 "/>
</bind>
</comp>

<comp id="734" class="1004" name="xor_ln24_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/31 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln19_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="52" slack="0"/>
<pin id="742" dir="0" index="1" bw="52" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/31 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln19_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="9"/>
<pin id="748" dir="0" index="1" bw="11" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/31 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln19_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/31 "/>
</bind>
</comp>

<comp id="757" class="1004" name="and_ln19_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="9"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/31 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln19_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/31 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sel_tmp8_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="0" index="3" bw="1" slack="0"/>
<pin id="773" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp8_i/31 "/>
</bind>
</comp>

<comp id="778" class="1004" name="retval_0_i7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="0"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="0" index="2" bw="64" slack="10"/>
<pin id="782" dir="0" index="3" bw="3" slack="0"/>
<pin id="783" dir="0" index="4" bw="64" slack="0"/>
<pin id="784" dir="0" index="5" bw="3" slack="0"/>
<pin id="785" dir="0" index="6" bw="64" slack="0"/>
<pin id="786" dir="0" index="7" bw="3" slack="0"/>
<pin id="787" dir="0" index="8" bw="64" slack="8"/>
<pin id="788" dir="0" index="9" bw="64" slack="0"/>
<pin id="789" dir="0" index="10" bw="3" slack="0"/>
<pin id="790" dir="1" index="11" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_0_i7/31 "/>
</bind>
</comp>

<comp id="801" class="1004" name="data_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_5/32 "/>
</bind>
</comp>

<comp id="805" class="1004" name="xs_sign_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="0"/>
<pin id="808" dir="0" index="2" bw="7" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_3/32 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xs_exp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="11" slack="0"/>
<pin id="815" dir="0" index="1" bw="64" slack="0"/>
<pin id="816" dir="0" index="2" bw="7" slack="0"/>
<pin id="817" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/32 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln505_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/32 "/>
</bind>
</comp>

<comp id="825" class="1004" name="mantissa_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="54" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="52" slack="0"/>
<pin id="829" dir="0" index="3" bw="1" slack="0"/>
<pin id="830" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/32 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln15_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="54" slack="0"/>
<pin id="837" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/32 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln486_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="0"/>
<pin id="841" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/32 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln486_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="11" slack="0"/>
<pin id="845" dir="0" index="1" bw="11" slack="0"/>
<pin id="846" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/32 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_166_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="12" slack="0"/>
<pin id="852" dir="0" index="2" bw="5" slack="0"/>
<pin id="853" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_166/32 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sub_ln18_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="0"/>
<pin id="859" dir="0" index="1" bw="11" slack="0"/>
<pin id="860" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/32 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sext_ln18_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="0"/>
<pin id="865" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/32 "/>
</bind>
</comp>

<comp id="867" class="1004" name="select_ln18_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="12" slack="0"/>
<pin id="870" dir="0" index="2" bw="12" slack="0"/>
<pin id="871" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/32 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln18_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="12" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/32 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln18_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="12" slack="0"/>
<pin id="881" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/32 "/>
</bind>
</comp>

<comp id="883" class="1004" name="lshr_ln18_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="54" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/32 "/>
</bind>
</comp>

<comp id="889" class="1004" name="shl_ln18_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="54" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/32 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_s_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="0"/>
<pin id="897" dir="0" index="1" bw="137" slack="0"/>
<pin id="898" dir="0" index="2" bw="7" slack="0"/>
<pin id="899" dir="0" index="3" bw="7" slack="0"/>
<pin id="900" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/32 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_24_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="0" index="1" bw="137" slack="0"/>
<pin id="908" dir="0" index="2" bw="7" slack="0"/>
<pin id="909" dir="0" index="3" bw="7" slack="0"/>
<pin id="910" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/32 "/>
</bind>
</comp>

<comp id="915" class="1004" name="val_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="0" index="2" bw="7" slack="0"/>
<pin id="919" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/32 "/>
</bind>
</comp>

<comp id="923" class="1004" name="result_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="7" slack="0"/>
<pin id="926" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/32 "/>
</bind>
</comp>

<comp id="929" class="1004" name="result_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="7" slack="0"/>
<pin id="932" dir="0" index="2" bw="7" slack="0"/>
<pin id="933" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/32 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_171_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="7" slack="0"/>
<pin id="940" dir="0" index="2" bw="4" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_171/32 "/>
</bind>
</comp>

<comp id="945" class="1004" name="result_regime_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="0"/>
<pin id="947" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result_regime/32 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_172_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="7" slack="0"/>
<pin id="952" dir="0" index="2" bw="4" slack="0"/>
<pin id="953" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_172/32 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln401_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="0"/>
<pin id="959" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/32 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln401_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="0"/>
<pin id="963" dir="0" index="1" bw="3" slack="0"/>
<pin id="964" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/32 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_173_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="0"/>
<pin id="969" dir="0" index="1" bw="7" slack="0"/>
<pin id="970" dir="0" index="2" bw="4" slack="0"/>
<pin id="971" dir="0" index="3" bw="4" slack="0"/>
<pin id="972" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_173/32 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp_ln401_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="0" index="1" bw="2" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/32 "/>
</bind>
</comp>

<comp id="983" class="1004" name="SREG_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="0"/>
<pin id="985" dir="0" index="1" bw="3" slack="0"/>
<pin id="986" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SREG/32 "/>
</bind>
</comp>

<comp id="989" class="1004" name="SREG_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="6" slack="0"/>
<pin id="992" dir="0" index="2" bw="6" slack="0"/>
<pin id="993" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="SREG_1/32 "/>
</bind>
</comp>

<comp id="997" class="1004" name="SREG_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="0" index="1" bw="6" slack="0"/>
<pin id="1000" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="SREG_2/32 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="SREG_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="6" slack="0"/>
<pin id="1006" dir="0" index="2" bw="6" slack="0"/>
<pin id="1007" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="SREG_3/32 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln414_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="0"/>
<pin id="1013" dir="0" index="1" bw="6" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/32 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln373_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln373/33 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="data_6_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="1"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_6/61 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="xs_sign_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="64" slack="0"/>
<pin id="1028" dir="0" index="2" bw="7" slack="0"/>
<pin id="1029" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_4/61 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="xs_exp_3_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="0"/>
<pin id="1035" dir="0" index="1" bw="64" slack="0"/>
<pin id="1036" dir="0" index="2" bw="7" slack="0"/>
<pin id="1037" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3/61 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="trunc_ln505_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="0"/>
<pin id="1043" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505_1/61 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="mantissa_30_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="54" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="0" index="2" bw="52" slack="0"/>
<pin id="1049" dir="0" index="3" bw="1" slack="0"/>
<pin id="1050" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_30/61 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln15_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="54" slack="0"/>
<pin id="1057" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/61 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln486_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="0"/>
<pin id="1061" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/61 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add_ln486_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="0" index="1" bw="11" slack="0"/>
<pin id="1066" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486_1/61 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_168_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="12" slack="0"/>
<pin id="1072" dir="0" index="2" bw="5" slack="0"/>
<pin id="1073" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_168/61 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sub_ln18_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="11" slack="0"/>
<pin id="1079" dir="0" index="1" bw="11" slack="0"/>
<pin id="1080" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/61 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln18_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="11" slack="0"/>
<pin id="1085" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/61 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="select_ln18_2_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="12" slack="0"/>
<pin id="1090" dir="0" index="2" bw="12" slack="0"/>
<pin id="1091" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/61 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sext_ln18_3_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="12" slack="0"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/61 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln18_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="0"/>
<pin id="1101" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/61 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="lshr_ln18_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="54" slack="0"/>
<pin id="1105" dir="0" index="1" bw="32" slack="0"/>
<pin id="1106" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_1/61 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="shl_ln18_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="54" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/61 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_169_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="37" slack="0"/>
<pin id="1117" dir="0" index="1" bw="169" slack="0"/>
<pin id="1118" dir="0" index="2" bw="7" slack="0"/>
<pin id="1119" dir="0" index="3" bw="8" slack="0"/>
<pin id="1120" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_169/61 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_170_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="37" slack="0"/>
<pin id="1127" dir="0" index="1" bw="169" slack="0"/>
<pin id="1128" dir="0" index="2" bw="7" slack="0"/>
<pin id="1129" dir="0" index="3" bw="8" slack="0"/>
<pin id="1130" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_170/61 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="val_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="37" slack="0"/>
<pin id="1138" dir="0" index="2" bw="37" slack="0"/>
<pin id="1139" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/61 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="result_4_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="37" slack="0"/>
<pin id="1146" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_4/61 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="mant_with_sf_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="37" slack="0"/>
<pin id="1152" dir="0" index="2" bw="37" slack="0"/>
<pin id="1153" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mant_with_sf/61 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln381_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="29"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln381/61 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln381_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="7" slack="29"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln381_1/61 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln381_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="7" slack="0"/>
<pin id="1165" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381/61 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="lshr_ln381_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="37" slack="0"/>
<pin id="1169" dir="0" index="1" bw="32" slack="0"/>
<pin id="1170" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln381/61 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sub_ln381_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="7" slack="0"/>
<pin id="1176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln381/61 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln381_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="0"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln381_2/61 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln381_1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381_1/61 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="shl_ln381_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="37" slack="0"/>
<pin id="1189" dir="0" index="1" bw="32" slack="0"/>
<pin id="1190" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln381/61 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="trunc_ln381_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="37" slack="0"/>
<pin id="1195" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln381/61 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln381_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="37" slack="0"/>
<pin id="1199" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln381_1/61 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="mant_part_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="29"/>
<pin id="1203" dir="0" index="1" bw="30" slack="0"/>
<pin id="1204" dir="0" index="2" bw="30" slack="0"/>
<pin id="1205" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mant_part/61 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="mantissa_32_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="30" slack="0"/>
<pin id="1210" dir="0" index="1" bw="30" slack="1"/>
<pin id="1211" dir="0" index="2" bw="6" slack="0"/>
<pin id="1212" dir="0" index="3" bw="1" slack="0"/>
<pin id="1213" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="mantissa_32/62 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="newret_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="38" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/62 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="newret2_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="38" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/62 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="newret4_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="38" slack="0"/>
<pin id="1232" dir="0" index="1" bw="6" slack="0"/>
<pin id="1233" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/62 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="newret6_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="38" slack="0"/>
<pin id="1238" dir="0" index="1" bw="30" slack="0"/>
<pin id="1239" dir="1" index="2" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/62 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="div_read_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="64" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_read "/>
</bind>
</comp>

<comp id="1249" class="1005" name="bitcast_ln356_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="64" slack="1"/>
<pin id="1251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln356 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="or_ln356_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln356 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="and_ln356_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="60"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln356 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="result_sign_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="59"/>
<pin id="1266" dir="1" index="1" bw="1" slack="59"/>
</pin_list>
<bind>
<opset="result_sign "/>
</bind>
</comp>

<comp id="1270" class="1005" name="select_ln361_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="64" slack="1"/>
<pin id="1272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln361 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1281" class="1005" name="data_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="64" slack="1"/>
<pin id="1283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="xs_exp_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="11" slack="1"/>
<pin id="1290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="xs_sign_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1306" class="1005" name="zext_ln179_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="64" slack="8"/>
<pin id="1308" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="mask_table_addr_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="6" slack="1"/>
<pin id="1313" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr "/>
</bind>
</comp>

<comp id="1316" class="1005" name="one_half_table_addr_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="6" slack="1"/>
<pin id="1318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="one_half_table_addr "/>
</bind>
</comp>

<comp id="1321" class="1005" name="bitcast_ln497_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="8"/>
<pin id="1323" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="bitcast_ln497_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="icmp_ln170_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="8"/>
<pin id="1328" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="retval_0_i_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="1"/>
<pin id="1334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="retval_0_i "/>
</bind>
</comp>

<comp id="1338" class="1005" name="bitcast_ln497_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="64" slack="1"/>
<pin id="1340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln497 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="icmp_ln339_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln339 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="icmp_ln339_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln339_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="mask_table_50_addr_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="6" slack="1"/>
<pin id="1358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_50_addr "/>
</bind>
</comp>

<comp id="1361" class="1005" name="retval_0_i7_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="1"/>
<pin id="1363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="retval_0_i7 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="result_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="7" slack="1"/>
<pin id="1368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_171_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="29"/>
<pin id="1375" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="result_regime_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="30"/>
<pin id="1380" dir="1" index="1" bw="6" slack="30"/>
</pin_list>
<bind>
<opset="result_regime "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_ln414_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="29"/>
<pin id="1386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="sext_ln373_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln373 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="y_assign_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="64" slack="1"/>
<pin id="1395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="1398" class="1005" name="exact_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="64" slack="1"/>
<pin id="1400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="exact "/>
</bind>
</comp>

<comp id="1403" class="1005" name="mant_part_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="30" slack="1"/>
<pin id="1405" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mant_part "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="229"><net_src comp="166" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="118" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="168" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="118" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="118" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="266" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="282" pin=8"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="282" pin=9"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="282" pin=10"/></net>

<net id="312"><net_src comp="150" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="325"><net_src comp="152" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="172" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="94" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="339"><net_src comp="320" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="344"><net_src comp="316" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="346" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="349" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="326" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="326" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="399" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="387" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="431"><net_src comp="336" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="428" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="428" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="448" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="198" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="185" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="76" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="489" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="38" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="510" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="504" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="464" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="480" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="464" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="563"><net_src comp="84" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="565"><net_src comp="476" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="567"><net_src comp="336" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="552" pin=5"/></net>

<net id="569"><net_src comp="528" pin="1"/><net_sink comp="552" pin=6"/></net>

<net id="570"><net_src comp="92" pin="0"/><net_sink comp="552" pin=7"/></net>

<net id="571"><net_src comp="544" pin="3"/><net_sink comp="552" pin=8"/></net>

<net id="575"><net_src comp="341" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="572" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="38" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="40" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="602"><net_src comp="572" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="589" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="42" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="599" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="326" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="632"><net_src comp="96" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="211" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="50" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="633" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="640" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="60" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="648" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="648" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="654" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="662" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="670" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="625" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="211" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="76" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="685" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="674" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="679" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="698" pin="2"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="704" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="628" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="50" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="628" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="50" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="625" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="44" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="100" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="740" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="628" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="102" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="724" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="734" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="762" pin="2"/><net_sink comp="768" pin=3"/></net>

<net id="791"><net_src comp="104" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="792"><net_src comp="106" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="793"><net_src comp="336" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="794"><net_src comp="108" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="795"><net_src comp="714" pin="1"/><net_sink comp="778" pin=4"/></net>

<net id="796"><net_src comp="110" pin="0"/><net_sink comp="778" pin=5"/></net>

<net id="797"><net_src comp="112" pin="0"/><net_sink comp="778" pin=6"/></net>

<net id="798"><net_src comp="114" pin="0"/><net_sink comp="778" pin=7"/></net>

<net id="799"><net_src comp="92" pin="0"/><net_sink comp="778" pin=9"/></net>

<net id="800"><net_src comp="768" pin="4"/><net_sink comp="778" pin=10"/></net>

<net id="804"><net_src comp="220" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="60" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="62" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="818"><net_src comp="58" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="801" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="38" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="801" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="831"><net_src comp="116" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="50" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="821" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="118" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="825" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="813" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="120" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="122" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="124" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="96" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="813" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="849" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="863" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="843" pin="2"/><net_sink comp="867" pin=2"/></net>

<net id="878"><net_src comp="867" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="835" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="835" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="879" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="901"><net_src comp="126" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="883" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="128" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="130" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="911"><net_src comp="126" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="889" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="128" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="130" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="920"><net_src comp="849" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="895" pin="4"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="905" pin="4"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="132" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="915" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="934"><net_src comp="805" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="923" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="915" pin="3"/><net_sink comp="929" pin=2"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="929" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="136" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="929" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="134" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="929" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="138" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="960"><net_src comp="945" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="140" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="142" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="961" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="138" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="136" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="981"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="90" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="945" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="144" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="977" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="146" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="148" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="945" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="949" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="989" pin="3"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="146" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1017" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1024"><net_src comp="336" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="60" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="62" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1038"><net_src comp="58" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1021" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="38" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1021" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1051"><net_src comp="116" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="50" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="118" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1058"><net_src comp="1045" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1033" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="120" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="122" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="124" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1081"><net_src comp="96" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1033" pin="3"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1092"><net_src comp="1069" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1083" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="1063" pin="2"/><net_sink comp="1087" pin=2"/></net>

<net id="1098"><net_src comp="1087" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="1055" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1055" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1099" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1121"><net_src comp="154" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1103" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="128" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="156" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1131"><net_src comp="154" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="1109" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="128" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="156" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1140"><net_src comp="1069" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1115" pin="4"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1125" pin="4"/><net_sink comp="1135" pin=2"/></net>

<net id="1147"><net_src comp="158" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="1025" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1135" pin="3"/><net_sink comp="1149" pin=2"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1149" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="160" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1157" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="1149" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1183" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1196"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="1167" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1206"><net_src comp="1193" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="1214"><net_src comp="162" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="164" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1216"><net_src comp="50" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1217"><net_src comp="1208" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="1222"><net_src comp="170" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="243" pin="6"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="271" pin="6"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="230" pin="6"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="256" pin="6"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="172" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1252"><net_src comp="346" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1258"><net_src comp="375" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1263"><net_src comp="381" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="387" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="1273"><net_src comp="420" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1279"><net_src comp="282" pin="11"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1284"><net_src comp="428" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1287"><net_src comp="1281" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1291"><net_src comp="432" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1295"><net_src comp="1288" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1300"><net_src comp="440" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1303"><net_src comp="1297" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1304"><net_src comp="1297" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1305"><net_src comp="1297" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1309"><net_src comp="458" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1314"><net_src comp="178" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1319"><net_src comp="191" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1324"><net_src comp="476" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="778" pin=8"/></net>

<net id="1329"><net_src comp="480" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1335"><net_src comp="552" pin="9"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1341"><net_src comp="584" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1346"><net_src comp="603" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1351"><net_src comp="609" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1359"><net_src comp="204" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1364"><net_src comp="778" pin="11"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1369"><net_src comp="929" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1376"><net_src comp="937" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1381"><net_src comp="945" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="1387"><net_src comp="1011" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="1017" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1396"><net_src comp="333" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1401"><net_src comp="305" pin="5"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1406"><net_src comp="1201" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: log_inverse_lut_table_0_5_64_array | {}
	Port: log0_lut_table_ap_fixed_double_0_5_64_array | {}
	Port: log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array | {}
	Port: log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array | {}
	Port: log_lut_table_ap_fixed_12_6_64_array | {}
	Port: log_lut_table_ap_fixed_17_6_64_array | {}
	Port: log_lut_table_ap_fixed_22_6_64_array | {}
	Port: log_lut_table_ap_fixed_27_6_64_array | {}
	Port: log_lut_table_ap_fixed_32_6_64_array | {}
	Port: mask_table | {}
	Port: one_half_table | {}
	Port: mask_table_50 | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: double2posit : div | {1 }
	Port: double2posit : log_inverse_lut_table_0_5_64_array | {3 4 }
	Port: double2posit : log0_lut_table_ap_fixed_double_0_5_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_12_6_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_17_6_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_22_6_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_27_6_64_array | {11 12 }
	Port: double2posit : log_lut_table_ap_fixed_32_6_64_array | {11 12 }
	Port: double2posit : mask_table | {22 23 }
	Port: double2posit : one_half_table | {22 23 }
	Port: double2posit : mask_table_50 | {30 31 }
	Port: double2posit : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {46 47 }
	Port: double2posit : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {44 45 }
	Port: double2posit : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {45 46 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		trunc_ln356 : 1
		icmp_ln356 : 2
		icmp_ln356_1 : 2
		or_ln356 : 3
		and_ln356 : 3
		br_ln356 : 3
	State 3
		result_sign : 1
		xor_ln363 : 1
		xor_ln : 1
		bitcast_ln363 : 2
		select_ln361 : 3
		tmp : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		xs_exp_1 : 1
		xs_sign : 1
		index : 1
		zext_ln179 : 2
		mask_table_addr : 3
		mask : 4
		one_half_table_addr : 3
		one_half : 4
	State 23
		bitcast_ln497_1 : 1
		zext_ln175 : 1
		data_2 : 2
		trunc_ln467 : 3
		xor_ln184 : 1
		xs_sig : 4
		tmp_19_i : 3
		t_8 : 4
		bitcast_ln497_2 : 5
		xor_ln167 : 1
		and_ln170 : 1
		sel_tmp2 : 1
		retval_0_i : 6
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		t_9 : 1
		zext_ln479 : 2
		bitcast_ln497 : 3
		tmp_6 : 1
		trunc_ln339 : 1
		icmp_ln339 : 2
		icmp_ln339_1 : 2
		tmp_8 : 4
	State 30
		and_ln339 : 1
		br_ln339 : 1
		mask_1 : 1
	State 31
		zext_ln28 : 1
		t : 1
		data_4 : 2
		xs_sign_1 : 3
		xs_exp_2 : 3
		xs_sig_2 : 3
		xs_sign_2 : 4
		xs_exp_4 : 4
		xs_sig_3 : 4
		xor_ln39 : 1
		xs_sig_4 : 5
		t_10 : 5
		bitcast_ln497_3 : 6
		xor_ln18 : 1
		and_ln24 : 1
		or_ln24 : 1
		xor_ln24 : 1
		icmp_ln19 : 1
		or_ln19 : 2
		and_ln19 : 2
		and_ln19_1 : 2
		sel_tmp8_i : 2
		retval_0_i7 : 7
	State 32
		data_5 : 1
		xs_sign_3 : 2
		xs_exp : 2
		trunc_ln505 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln486 : 3
		add_ln486 : 4
		tmp_166 : 5
		sub_ln18 : 3
		sext_ln18 : 4
		select_ln18 : 6
		sext_ln18_1 : 7
		zext_ln18 : 8
		lshr_ln18 : 9
		shl_ln18 : 9
		tmp_s : 10
		tmp_24 : 10
		val : 11
		result_1 : 12
		result : 13
		tmp_171 : 14
		result_regime : 14
		tmp_172 : 14
		zext_ln401 : 15
		add_ln401 : 16
		tmp_173 : 17
		icmp_ln401 : 18
		SREG : 15
		SREG_1 : 19
		SREG_2 : 15
		SREG_3 : 20
		icmp_ln414 : 21
	State 33
		y_assign : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		xs_sign_4 : 1
		xs_exp_3 : 1
		trunc_ln505_1 : 1
		mantissa_30 : 2
		zext_ln15_1 : 3
		zext_ln486_1 : 2
		add_ln486_1 : 3
		tmp_168 : 4
		sub_ln18_1 : 2
		sext_ln18_2 : 3
		select_ln18_2 : 5
		sext_ln18_3 : 6
		zext_ln18_1 : 7
		lshr_ln18_1 : 8
		shl_ln18_1 : 8
		tmp_169 : 9
		tmp_170 : 9
		val_1 : 10
		result_4 : 11
		mant_with_sf : 12
		zext_ln381 : 1
		lshr_ln381 : 13
		sub_ln381 : 1
		sext_ln381_2 : 2
		zext_ln381_1 : 3
		shl_ln381 : 13
		trunc_ln381 : 14
		trunc_ln381_1 : 14
		mant_part : 15
	State 62
		this_regime_write_assign : 1
		this_sign_write_assign : 1
		this_mantissa_write_assign : 1
		result_isZero : 1
		newret : 2
		newret2 : 3
		newret4 : 4
		newret6 : 5
		ret_ln361 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_log_generic_double_s_fu_282 |    33   |   4.89  |   1920  |   4184  |
|          | grp_pow_generic_double_s_fu_305 |    36   |  2.503  |   855   |   4903  |
|----------|---------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_316           |    3    |    0    |   445   |   781   |
|----------|---------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_320           |    11   |    0    |   317   |   208   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         lshr_ln18_fu_883        |    0    |    0    |    0    |   159   |
|   lshr   |       lshr_ln18_1_fu_1103       |    0    |    0    |    0    |   159   |
|          |        lshr_ln381_fu_1167       |    0    |    0    |    0    |   120   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         shl_ln18_fu_889         |    0    |    0    |    0    |   159   |
|    shl   |        shl_ln18_1_fu_1109       |    0    |    0    |    0    |   159   |
|          |        shl_ln381_fu_1187        |    0    |    0    |    0    |   120   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        icmp_ln356_fu_363        |    0    |    0    |    0    |    18   |
|          |       icmp_ln356_1_fu_369       |    0    |    0    |    0    |    59   |
|          |        icmp_ln167_fu_464        |    0    |    0    |    0    |    18   |
|          |        icmp_ln170_fu_480        |    0    |    0    |    0    |    18   |
|          |        icmp_ln339_fu_603        |    0    |    0    |    0    |    18   |
|   icmp   |       icmp_ln339_1_fu_609       |    0    |    0    |    0    |    59   |
|          |         icmp_ln18_fu_628        |    0    |    0    |    0    |    18   |
|          |         icmp_ln19_fu_740        |    0    |    0    |    0    |    59   |
|          |        icmp_ln19_1_fu_746       |    0    |    0    |    0    |    18   |
|          |        icmp_ln401_fu_977        |    0    |    0    |    0    |    9    |
|          |        icmp_ln414_fu_1011       |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       select_ln361_fu_420       |    0    |    0    |    0    |    56   |
|          |         xs_exp_4_fu_679         |    0    |    0    |    0    |    10   |
|          |         xs_sig_3_fu_685         |    0    |    0    |    0    |    51   |
|          |        select_ln18_fu_867       |    0    |    0    |    0    |    12   |
|          |            val_fu_915           |    0    |    0    |    0    |    7    |
|  select  |          result_fu_929          |    0    |    0    |    0    |    7    |
|          |          SREG_1_fu_989          |    0    |    0    |    0    |    6    |
|          |          SREG_3_fu_1003         |    0    |    0    |    0    |    6    |
|          |      select_ln18_2_fu_1087      |    0    |    0    |    0    |    12   |
|          |          val_1_fu_1135          |    0    |    0    |    0    |    37   |
|          |       mant_with_sf_fu_1149      |    0    |    0    |    0    |    37   |
|          |        mant_part_fu_1201        |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          data_2_fu_489          |    0    |    0    |    0    |    71   |
|          |          data_4_fu_648          |    0    |    0    |    0    |    71   |
|    add   |         add_ln486_fu_843        |    0    |    0    |    0    |    18   |
|          |         add_ln401_fu_961        |    0    |    0    |    0    |    13   |
|          |           SREG_fu_983           |    0    |    0    |    0    |    13   |
|          |       add_ln486_1_fu_1063       |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sub_ln18_fu_857         |    0    |    0    |    0    |    18   |
|          |         result_1_fu_923         |    0    |    0    |    0    |    14   |
|    sub   |          SREG_2_fu_997          |    0    |    0    |    0    |    13   |
|          |        sub_ln18_1_fu_1077       |    0    |    0    |    0    |    18   |
|          |         result_4_fu_1143        |    0    |    0    |    0    |    44   |
|          |        sub_ln381_fu_1173        |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         and_ln356_fu_381        |    0    |    0    |    0    |    2    |
|          |        result_sign_fu_387       |    0    |    0    |    0    |    2    |
|          |          xs_sig_fu_504          |    0    |    0    |    0    |    52   |
|          |         and_ln170_fu_538        |    0    |    0    |    0    |    2    |
|    and   |         and_ln339_fu_619        |    0    |    0    |    0    |    2    |
|          |         xs_sign_2_fu_674        |    0    |    0    |    0    |    2    |
|          |         xs_sig_4_fu_698         |    0    |    0    |    0    |    52   |
|          |         and_ln24_fu_724         |    0    |    0    |    0    |    2    |
|          |         and_ln19_fu_757         |    0    |    0    |    0    |    2    |
|          |        and_ln19_1_fu_762        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         xor_ln363_fu_399        |    0    |    0    |    0    |    2    |
|          |         xor_ln184_fu_498        |    0    |    0    |    0    |    52   |
|    xor   |         xor_ln167_fu_532        |    0    |    0    |    0    |    2    |
|          |         xor_ln39_fu_692         |    0    |    0    |    0    |    52   |
|          |         xor_ln18_fu_718         |    0    |    0    |    0    |    2    |
|          |         xor_ln24_fu_734         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
| sparsemux|        retval_0_i_fu_552        |    0    |    0    |    0    |    9    |
|          |        retval_0_i7_fu_778       |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         or_ln356_fu_375         |    0    |    0    |    0    |    2    |
|    or    |         or_ln339_fu_615         |    0    |    0    |    0    |    2    |
|          |          or_ln24_fu_729         |    0    |    0    |    0    |    2    |
|          |          or_ln19_fu_751         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |       div_read_read_fu_172      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_326           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_333           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_2_fu_349          |    0    |    0    |    0    |    0    |
|          |         xs_exp_1_fu_432         |    0    |    0    |    0    |    0    |
|          |           index_fu_448          |    0    |    0    |    0    |    0    |
|          |         tmp_19_i_fu_510         |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_589          |    0    |    0    |    0    |    0    |
|          |         xs_exp_2_fu_662         |    0    |    0    |    0    |    0    |
|partselect|          xs_exp_fu_813          |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_895          |    0    |    0    |    0    |    0    |
|          |          tmp_24_fu_905          |    0    |    0    |    0    |    0    |
|          |          tmp_173_fu_967         |    0    |    0    |    0    |    0    |
|          |         xs_exp_3_fu_1033        |    0    |    0    |    0    |    0    |
|          |         tmp_169_fu_1115         |    0    |    0    |    0    |    0    |
|          |         tmp_170_fu_1125         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        trunc_ln356_fu_359       |    0    |    0    |    0    |    0    |
|          |        trunc_ln363_fu_405       |    0    |    0    |    0    |    0    |
|          |        trunc_ln467_fu_494       |    0    |    0    |    0    |    0    |
|          |            t_9_fu_576           |    0    |    0    |    0    |    0    |
|          |        trunc_ln339_fu_599       |    0    |    0    |    0    |    0    |
|          |         xs_sig_1_fu_625         |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln479_fu_637       |    0    |    0    |    0    |    0    |
|          |         xs_sig_2_fu_670         |    0    |    0    |    0    |    0    |
|          |        trunc_ln505_fu_821       |    0    |    0    |    0    |    0    |
|          |       result_regime_fu_945      |    0    |    0    |    0    |    0    |
|          |      trunc_ln505_1_fu_1041      |    0    |    0    |    0    |    0    |
|          |       trunc_ln381_fu_1193       |    0    |    0    |    0    |    0    |
|          |      trunc_ln381_1_fu_1197      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          bit_sel_fu_392         |    0    |    0    |    0    |    0    |
|          |          xs_sign_fu_440         |    0    |    0    |    0    |    0    |
|          |         xs_sign_1_fu_654        |    0    |    0    |    0    |    0    |
|          |         xs_sign_3_fu_805        |    0    |    0    |    0    |    0    |
| bitselect|          tmp_166_fu_849         |    0    |    0    |    0    |    0    |
|          |          tmp_171_fu_937         |    0    |    0    |    0    |    0    |
|          |          tmp_172_fu_949         |    0    |    0    |    0    |    0    |
|          |        xs_sign_4_fu_1025        |    0    |    0    |    0    |    0    |
|          |         tmp_168_fu_1069         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          xor_ln_fu_408          |    0    |    0    |    0    |    0    |
|          |            t_7_fu_469           |    0    |    0    |    0    |    0    |
|          |            t_8_fu_520           |    0    |    0    |    0    |    0    |
|          |         sel_tmp2_fu_544         |    0    |    0    |    0    |    0    |
|bitconcatenate|             t_fu_640            |    0    |    0    |    0    |    0    |
|          |           t_10_fu_704           |    0    |    0    |    0    |    0    |
|          |        sel_tmp8_i_fu_768        |    0    |    0    |    0    |    0    |
|          |         mantissa_fu_825         |    0    |    0    |    0    |    0    |
|          |       mantissa_30_fu_1045       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        zext_ln179_fu_458        |    0    |    0    |    0    |    0    |
|          |        zext_ln175_fu_485        |    0    |    0    |    0    |    0    |
|          |        zext_ln479_fu_580        |    0    |    0    |    0    |    0    |
|          |         zext_ln28_fu_633        |    0    |    0    |    0    |    0    |
|          |         zext_ln15_fu_835        |    0    |    0    |    0    |    0    |
|          |        zext_ln486_fu_839        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln18_fu_879        |    0    |    0    |    0    |    0    |
|          |        zext_ln401_fu_957        |    0    |    0    |    0    |    0    |
|          |       zext_ln15_1_fu_1055       |    0    |    0    |    0    |    0    |
|          |       zext_ln486_1_fu_1059      |    0    |    0    |    0    |    0    |
|          |       zext_ln18_1_fu_1099       |    0    |    0    |    0    |    0    |
|          |        zext_ln381_fu_1163       |    0    |    0    |    0    |    0    |
|          |       zext_ln381_1_fu_1183      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sext_ln18_fu_863        |    0    |    0    |    0    |    0    |
|          |        sext_ln18_1_fu_875       |    0    |    0    |    0    |    0    |
|          |        sext_ln373_fu_1017       |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln18_2_fu_1083       |    0    |    0    |    0    |    0    |
|          |       sext_ln18_3_fu_1095       |    0    |    0    |    0    |    0    |
|          |        sext_ln381_fu_1157       |    0    |    0    |    0    |    0    |
|          |       sext_ln381_1_fu_1160      |    0    |    0    |    0    |    0    |
|          |       sext_ln381_2_fu_1179      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  bitset  |       mantissa_32_fu_1208       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          newret_fu_1218         |    0    |    0    |    0    |    0    |
|insertvalue|         newret2_fu_1224         |    0    |    0    |    0    |    0    |
|          |         newret4_fu_1230         |    0    |    0    |    0    |    0    |
|          |         newret6_fu_1236         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    83   |  7.393  |   3537  |  12117  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        and_ln356_reg_1260        |    1   |
|      bitcast_ln356_reg_1249      |   64   |
|     bitcast_ln497_1_reg_1321     |   64   |
|      bitcast_ln497_reg_1338      |   64   |
|          data_3_reg_1281         |   64   |
|         div_read_reg_1242        |   64   |
|          exact_reg_1398          |   64   |
|            fl_reg_217            |   64   |
|        icmp_ln170_reg_1326       |    1   |
|       icmp_ln339_1_reg_1348      |    1   |
|        icmp_ln339_reg_1343       |    1   |
|        icmp_ln414_reg_1384       |    1   |
|        mant_part_reg_1403        |   30   |
|    mask_table_50_addr_reg_1356   |    6   |
|     mask_table_addr_reg_1311     |    6   |
|   one_half_table_addr_reg_1316   |    6   |
|         or_ln356_reg_1255        |    1   |
|              reg_336             |   64   |
|              reg_341             |   64   |
|       result_isZero_reg_266      |    1   |
|          result_reg_1366         |    7   |
|      result_regime_reg_1378      |    6   |
|       result_sign_reg_1264       |    1   |
|       retval_0_i7_reg_1361       |   64   |
|        retval_0_i_reg_1332       |   64   |
|       select_ln361_reg_1270      |   64   |
|        sext_ln373_reg_1388       |   32   |
|this_mantissa_write_assign_reg_252|   30   |
| this_regime_write_assign_reg_226 |    6   |
|  this_sign_write_assign_reg_239  |    1   |
|         tmp_171_reg_1373         |    1   |
|           tmp_reg_1276           |   64   |
|         xs_exp_1_reg_1288        |   11   |
|         xs_sign_reg_1297         |    1   |
|         y_assign_reg_1393        |   64   |
|        zext_ln179_reg_1306       |   64   |
+----------------------------------+--------+
|               Total              |  1111  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------||---------|
|        grp_access_fu_185        |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|        grp_access_fu_198        |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|        grp_access_fu_211        |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|      result_isZero_reg_266      |  p0  |   2  |   1  |    2   |
| grp_log_generic_double_s_fu_282 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_316           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_316           |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_320           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_320           |  p1  |   2  |  64  |   128  |
|            grp_fu_326           |  p0  |   4  |  64  |   256  ||    0    ||    20   |
|            grp_fu_326           |  p1  |   2  |  64  |   128  |
|            grp_fu_333           |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|---------------------------------|------|------|------|--------||---------||---------||---------|
|              Total              |      |      |      |  1076  ||  5.984  ||    0    ||    92   |
|---------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   83   |    7   |  3537  |  12117 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   92   |
|  Register |    -   |    -   |  1111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   83   |   13   |  4648  |  12209 |
+-----------+--------+--------+--------+--------+
