<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>spi_16b</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>spi_16b</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>954ccece</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>spi_16b</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>954ccece</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>spi_16b_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3d8fd91e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/spi_16b.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_954ccece</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/spi_16b.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/spi_16b_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/spi_16b_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>spi_16b_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">spi_16b_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>spi_16b_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-17T22:44:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c820b2_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553c8a5e_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bd34ea_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547c46b6_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592e89de_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3637fadd_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff1c6ad_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1cc950_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfe8202_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540c700e_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693d5df6_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebd69d8_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dce6d6c_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478e6e5_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eef5868_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bd2051_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bb0eb7_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdc60ef_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54baf853_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260f588f_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688b0bb5_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8ce913_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17340a5e_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5e59b3_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d04bda_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a03a2b0_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18353232_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4054a611_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b175bf8_ARCHIVE_LOCATION">f:/supermario/fpga/spi_16b</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d0885a6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5dc20d8d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5afa817e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
