# 16. Install Vivado-HLx

<details>
  <summary> Hardware / Software Setup: 16. Install Vivado-HLx </summary>

<p align = "center" >
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_2.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_3.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_4.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_5.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_6.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_7.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_8.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_9.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_10.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_11.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_12.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_13.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_14.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_15.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/16_Install-Vivado-HLx_16.png" width = "90%" > 

</p> 

</details>

---

-   [Vivado-HLx-2019.2](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html)

-   [https://github.com/Digilent/vivado-boards](https://github.com/Digilent/vivado-boards)


[Previous](./15_Vivado-and-Vivado-HLS.md) | [Next](./17_Test-Installation.md)