Timing Analyzer report for M6502_VGA
Wed May 01 23:01:53 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Video_Clk'
 13. Slow 1200mV 85C Model Setup: 'CLK_50'
 14. Slow 1200mV 85C Model Hold: 'CLK_50'
 15. Slow 1200mV 85C Model Hold: 'Video_Clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Video_Clk'
 24. Slow 1200mV 0C Model Setup: 'CLK_50'
 25. Slow 1200mV 0C Model Hold: 'CLK_50'
 26. Slow 1200mV 0C Model Hold: 'Video_Clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Video_Clk'
 34. Fast 1200mV 0C Model Setup: 'CLK_50'
 35. Fast 1200mV 0C Model Hold: 'CLK_50'
 36. Fast 1200mV 0C Model Hold: 'Video_Clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; M6502_VGA                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_50     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50 }    ;
; Video_Clk  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Video_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 124.3 MHz  ; 124.3 MHz       ; Video_Clk  ;                                                ;
; 274.05 MHz ; 238.04 MHz      ; CLK_50     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; Video_Clk ; -7.282 ; -96.967        ;
; CLK_50    ; -2.649 ; -43.537        ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; CLK_50    ; 0.756 ; 0.000          ;
; Video_Clk ; 0.763 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; CLK_50    ; -3.201 ; -86.226                      ;
; Video_Clk ; -3.000 ; -37.201                      ;
+-----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Video_Clk'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.282 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.034      ; 8.297      ;
; -7.184 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.034      ; 8.199      ;
; -7.112 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.034      ; 8.127      ;
; -7.045 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.400      ; 8.446      ;
; -6.966 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.034      ; 7.981      ;
; -6.946 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.037      ; 7.964      ;
; -6.900 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.397      ; 8.298      ;
; -6.848 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.400      ; 8.249      ;
; -6.787 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.397      ; 8.185      ;
; -6.767 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.037      ; 7.785      ;
; -6.747 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.397      ; 8.145      ;
; -6.707 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.400      ; 8.108      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.568 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.488      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.458      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.392 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.309      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.208 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 5.125      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.132 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 5.052      ;
; -4.089 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.398      ; 5.488      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.993      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.075 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.995      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.026 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.943      ;
; -4.019 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.395      ; 5.415      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.081     ; 4.895      ;
; -3.946 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.863      ;
; -3.946 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.863      ;
; -3.946 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.863      ;
; -3.946 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.863      ;
; -3.946 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.084     ; 4.863      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -0.778 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.105      ;
; -0.758 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.085      ;
; -0.751 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.078      ;
; -0.703 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.030      ;
; -0.679 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.006      ;
; -0.676 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 2.003      ;
; -0.652 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 1.979      ;
; -0.616 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 1.943      ;
; -0.597 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 1.924      ;
; -0.467 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 1.794      ;
; -0.461 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.299      ; 1.788      ;
; -0.446 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.302      ; 1.776      ;
; -0.424 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.748      ;
; -0.404 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.302      ; 1.734      ;
; -0.403 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.302      ; 1.733      ;
; -0.394 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.718      ;
; -0.390 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.302      ; 1.720      ;
; -0.387 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.302      ; 1.717      ;
; -0.382 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.706      ;
; -0.349 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.673      ;
; -0.333 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.657      ;
; -0.323 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.296      ; 1.647      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.756 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.537      ;
; 0.767 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.548      ;
; 0.771 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.552      ;
; 0.830 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.492      ; 1.616      ;
; 0.831 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.612      ;
; 0.832 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.616      ;
; 0.835 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.492      ; 1.621      ;
; 0.837 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.621      ;
; 0.838 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.492      ; 1.624      ;
; 0.840 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.621      ;
; 0.855 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.492      ; 1.641      ;
; 0.870 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.487      ; 1.651      ;
; 0.881 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.492      ; 1.667      ;
; 0.980 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.489      ; 1.763      ;
; 0.991 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.775      ;
; 1.020 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.489      ; 1.803      ;
; 1.080 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.864      ;
; 1.093 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.489      ; 1.876      ;
; 1.112 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.489      ; 1.895      ;
; 1.152 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.489      ; 1.935      ;
; 1.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.947      ;
; 1.190 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.490      ; 1.974      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Video_Clk'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.763 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.058      ;
; 0.766 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.101      ; 1.081      ;
; 0.785 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.079      ;
; 0.788 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.083      ;
; 0.789 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.083      ;
; 0.790 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.083      ;
; 0.810 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.103      ;
; 0.820 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.114      ;
; 0.832 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.126      ;
; 0.840 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.134      ;
; 1.050 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.343      ;
; 1.117 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.411      ;
; 1.124 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.418      ;
; 1.127 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.427      ;
; 1.136 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.429      ;
; 1.140 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.435      ;
; 1.150 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.444      ;
; 1.150 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.444      ;
; 1.151 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.444      ;
; 1.159 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.453      ;
; 1.160 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.453      ;
; 1.165 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.458      ;
; 1.178 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.472      ;
; 1.181 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.475      ;
; 1.187 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.481      ;
; 1.187 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.481      ;
; 1.190 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.484      ;
; 1.248 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.542      ;
; 1.254 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.079      ; 1.545      ;
; 1.257 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.551      ;
; 1.264 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.558      ;
; 1.267 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.560      ;
; 1.271 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.565      ;
; 1.272 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.566      ;
; 1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.569      ;
; 1.280 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.574      ;
; 1.282 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.575      ;
; 1.290 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.584      ;
; 1.291 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.584      ;
; 1.296 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.589      ;
; 1.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.598      ;
; 1.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.612      ;
; 1.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.612      ;
; 1.321 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.615      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.621      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.621      ;
; 1.330 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.624      ;
; 1.387 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.085      ; 1.684      ;
; 1.388 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.682      ;
; 1.404 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.698      ;
; 1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.700      ;
; 1.411 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.705      ;
; 1.411 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.704      ;
; 1.413 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.706      ;
; 1.420 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.714      ;
; 1.420 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.713      ;
; 1.436 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.729      ;
; 1.441 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.583      ; 2.236      ;
; 1.442 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.581      ; 2.235      ;
; 1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.738      ;
; 1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.752      ;
; 1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.752      ;
; 1.461 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.755      ;
; 1.465 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.079      ; 1.756      ;
; 1.467 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.761      ;
; 1.467 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.761      ;
; 1.470 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.764      ;
; 1.546 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.085      ; 1.843      ;
; 1.551 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.845      ;
; 1.551 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.844      ;
; 1.560 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.853      ;
; 1.576 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.869      ;
; 1.585 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.878      ;
; 1.586 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.879      ;
; 1.598 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.892      ;
; 1.598 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.892      ;
; 1.601 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.895      ;
; 1.605 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.398     ; 1.419      ;
; 1.607 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.901      ;
; 1.607 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.901      ;
; 1.614 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.398     ; 1.428      ;
; 1.684 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.079      ; 1.975      ;
; 1.691 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.984      ;
; 1.700 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.993      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 131.65 MHz ; 131.65 MHz      ; Video_Clk  ;                                                ;
; 301.93 MHz ; 238.04 MHz      ; CLK_50     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Video_Clk ; -6.806 ; -90.973       ;
; CLK_50    ; -2.312 ; -38.130       ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50    ; 0.689 ; 0.000         ;
; Video_Clk ; 0.707 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLK_50    ; -3.201 ; -86.226                     ;
; Video_Clk ; -3.000 ; -37.201                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Video_Clk'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.806 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.062      ; 7.850      ;
; -6.725 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.062      ; 7.769      ;
; -6.615 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.062      ; 7.659      ;
; -6.596 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.383      ; 7.981      ;
; -6.532 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.063      ; 7.577      ;
; -6.521 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.062      ; 7.565      ;
; -6.487 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.382      ; 7.871      ;
; -6.459 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.383      ; 7.844      ;
; -6.353 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.063      ; 7.398      ;
; -6.348 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.382      ; 7.732      ;
; -6.311 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.382      ; 7.695      ;
; -6.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.383      ; 7.598      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.267      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.161      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -4.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 5.026      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.909 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.837      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.897 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.826      ;
; -3.884 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.381      ; 5.267      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.845 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.774      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.809 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.737      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.752 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.681      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.749 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.677      ;
; -3.735 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.380      ; 5.117      ;
; -3.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.624      ;
; -3.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.624      ;
; -3.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.624      ;
; -3.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.624      ;
; -3.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.074     ; 4.624      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -0.729 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 2.011      ;
; -0.705 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.987      ;
; -0.705 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.987      ;
; -0.657 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.939      ;
; -0.626 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.908      ;
; -0.625 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.907      ;
; -0.607 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.889      ;
; -0.575 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.857      ;
; -0.555 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.837      ;
; -0.453 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.735      ;
; -0.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.263      ; 1.731      ;
; -0.401 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.264      ; 1.684      ;
; -0.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.659      ;
; -0.365 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.264      ; 1.648      ;
; -0.361 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.642      ;
; -0.357 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.264      ; 1.640      ;
; -0.344 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.264      ; 1.627      ;
; -0.341 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.264      ; 1.624      ;
; -0.333 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.614      ;
; -0.298 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.579      ;
; -0.283 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.564      ;
; -0.274 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.262      ; 1.555      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.689 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.389      ;
; 0.697 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.397      ;
; 0.703 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.403      ;
; 0.748 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.449      ;
; 0.754 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.455      ;
; 0.767 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.467      ;
; 0.769 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.432      ; 1.471      ;
; 0.770 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.470      ;
; 0.776 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.432      ; 1.478      ;
; 0.776 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.432      ; 1.478      ;
; 0.791 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.432      ; 1.493      ;
; 0.799 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.430      ; 1.499      ;
; 0.816 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.432      ; 1.518      ;
; 0.883 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.584      ;
; 0.896 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.597      ;
; 0.921 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.622      ;
; 0.981 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.682      ;
; 0.999 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.700      ;
; 1.019 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.720      ;
; 1.055 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.756      ;
; 1.069 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.770      ;
; 1.089 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.431      ; 1.790      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Video_Clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.707 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.980      ;
; 0.717 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.091      ; 1.003      ;
; 0.728 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.996      ;
; 0.731 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.002      ;
; 0.754 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.022      ;
; 0.765 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.033      ;
; 0.780 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.048      ;
; 0.788 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.056      ;
; 0.965 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.233      ;
; 1.027 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.301      ;
; 1.042 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.310      ;
; 1.046 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.314      ;
; 1.050 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.319      ;
; 1.052 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.320      ;
; 1.055 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.323      ;
; 1.068 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.336      ;
; 1.068 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.336      ;
; 1.076 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.344      ;
; 1.083 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.351      ;
; 1.084 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.352      ;
; 1.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.367      ;
; 1.102 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.370      ;
; 1.128 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.396      ;
; 1.134 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.070      ; 1.399      ;
; 1.143 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.411      ;
; 1.143 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.411      ;
; 1.149 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.423      ;
; 1.164 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.432      ;
; 1.168 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.436      ;
; 1.172 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.440      ;
; 1.174 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.442      ;
; 1.174 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.442      ;
; 1.177 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.445      ;
; 1.182 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.450      ;
; 1.198 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.466      ;
; 1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.473      ;
; 1.206 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.474      ;
; 1.209 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.477      ;
; 1.220 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.489      ;
; 1.224 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.492      ;
; 1.236 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.079      ; 1.510      ;
; 1.250 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.518      ;
; 1.256 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.548      ; 1.999      ;
; 1.258 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.547      ; 2.000      ;
; 1.261 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.529      ;
; 1.265 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.533      ;
; 1.271 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.540      ;
; 1.274 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.542      ;
; 1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.562      ;
; 1.304 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.572      ;
; 1.310 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.070      ; 1.575      ;
; 1.320 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.588      ;
; 1.324 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.592      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.595      ;
; 1.328 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.596      ;
; 1.331 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.599      ;
; 1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.610      ;
; 1.343 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.611      ;
; 1.346 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.614      ;
; 1.368 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.079      ; 1.642      ;
; 1.383 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.651      ;
; 1.387 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.655      ;
; 1.411 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.679      ;
; 1.426 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.694      ;
; 1.442 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.710      ;
; 1.446 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.714      ;
; 1.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.717      ;
; 1.450 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.718      ;
; 1.453 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.721      ;
; 1.464 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.732      ;
; 1.468 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.736      ;
; 1.483 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.381     ; 1.297      ;
; 1.499 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.381     ; 1.313      ;
; 1.505 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.773      ;
; 1.535 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.070      ; 1.800      ;
; 1.548 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.816      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Video_Clk ; -2.702 ; -28.358       ;
; CLK_50    ; -0.341 ; -5.320        ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50    ; 0.254 ; 0.000         ;
; Video_Clk ; 0.304 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLK_50    ; -3.000 ; -37.002                     ;
; Video_Clk ; -3.000 ; -32.966                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Video_Clk'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.702 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.015     ; 3.654      ;
; -2.659 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.015     ; 3.611      ;
; -2.655 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.014     ; 3.608      ;
; -2.628 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.015     ; 3.580      ;
; -2.593 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.015     ; 3.545      ;
; -2.554 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.159      ; 3.700      ;
; -2.550 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.014     ; 3.503      ;
; -2.526 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.158      ; 3.671      ;
; -2.519 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.159      ; 3.665      ;
; -2.441 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.158      ; 3.586      ;
; -2.437 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.158      ; 3.582      ;
; -2.393 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.159      ; 3.539      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.407 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.357      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.318      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.299 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.248      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.244      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.184      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.213 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.037     ; 2.163      ;
; -1.212 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.158      ; 2.357      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.154      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.170 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.119      ;
; -1.152 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.157      ; 2.296      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.084      ;
; -1.108 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.057      ;
; -1.108 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.057      ;
; -1.108 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.057      ;
; -1.108 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.057      ;
; -1.108 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.038     ; 2.057      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; 0.119  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 1.001      ;
; 0.129  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.991      ;
; 0.136  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.984      ;
; 0.165  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.955      ;
; 0.173  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.947      ;
; 0.210  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.910      ;
; 0.241  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.879      ;
; 0.255  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.865      ;
; 0.260  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.860      ;
; 0.286  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.835      ;
; 0.295  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.824      ;
; 0.300  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.821      ;
; 0.310  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.811      ;
; 0.311  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.810      ;
; 0.314  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.805      ;
; 0.314  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.805      ;
; 0.316  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.805      ;
; 0.336  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.784      ;
; 0.339  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.131      ; 0.781      ;
; 0.379  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.740      ;
; 0.382  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.737      ;
; 0.390  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.130      ; 0.729      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.626      ;
; 0.260 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.632      ;
; 0.263 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.635      ;
; 0.297 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.670      ;
; 0.298 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.671      ;
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.677      ;
; 0.312 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.684      ;
; 0.312 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.686      ;
; 0.314 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.688      ;
; 0.315 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.689      ;
; 0.319 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.693      ;
; 0.323 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.228      ; 0.695      ;
; 0.328 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.702      ;
; 0.362 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.735      ;
; 0.369 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.742      ;
; 0.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.751      ;
; 0.402 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.775      ;
; 0.433 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.806      ;
; 0.439 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.812      ;
; 0.459 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.832      ;
; 0.460 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.833      ;
; 0.471 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.844      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Video_Clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.045      ; 0.438      ;
; 0.316 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.439      ;
; 0.331 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.452      ;
; 0.337 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.458      ;
; 0.345 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.467      ;
; 0.419 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.540      ;
; 0.454 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.588      ;
; 0.476 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.600      ;
; 0.479 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.601      ;
; 0.493 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.614      ;
; 0.494 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.615      ;
; 0.495 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.616      ;
; 0.496 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.617      ;
; 0.498 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.619      ;
; 0.505 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.035      ; 0.624      ;
; 0.517 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.641      ;
; 0.528 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.654      ;
; 0.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.664      ;
; 0.546 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.667      ;
; 0.557 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.678      ;
; 0.559 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.680      ;
; 0.560 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.681      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.682      ;
; 0.562 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.683      ;
; 0.564 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.685      ;
; 0.577 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.698      ;
; 0.580 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.701      ;
; 0.583 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.704      ;
; 0.593 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.035      ; 0.712      ;
; 0.594 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.718      ;
; 0.608 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.240      ; 0.932      ;
; 0.609 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.730      ;
; 0.612 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.733      ;
; 0.613 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.241      ; 0.938      ;
; 0.623 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.744      ;
; 0.625 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.746      ;
; 0.626 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.747      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.041      ; 0.752      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.748      ;
; 0.628 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.749      ;
; 0.630 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.751      ;
; 0.635 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.756      ;
; 0.643 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.764      ;
; 0.646 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.767      ;
; 0.659 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.158     ; 0.585      ;
; 0.660 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.781      ;
; 0.662 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.158     ; 0.588      ;
; 0.675 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.796      ;
; 0.676 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.035      ; 0.795      ;
; 0.678 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.799      ;
; 0.689 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.810      ;
; 0.691 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.812      ;
; 0.692 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.813      ;
; 0.693 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.814      ;
; 0.694 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.815      ;
; 0.709 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.830      ;
; 0.712 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.037      ; 0.833      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.282   ; 0.254 ; N/A      ; N/A     ; -3.201              ;
;  CLK_50          ; -2.649   ; 0.254 ; N/A      ; N/A     ; -3.201              ;
;  Video_Clk       ; -7.282   ; 0.304 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -140.504 ; 0.0   ; 0.0      ; 0.0     ; -123.427            ;
;  CLK_50          ; -43.537  ; 0.000 ; N/A      ; N/A     ; -86.226             ;
;  Video_Clk       ; -96.967  ; 0.000 ; N/A      ; N/A     ; -37.201             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; n_reset                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_dispRamCS             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_memWR                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Video_Clk               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50    ; 16       ; 0        ; 0        ; 0        ;
; Video_Clk  ; CLK_50    ; 22       ; 0        ; 0        ; 0        ;
; CLK_50     ; Video_Clk ; 1146     ; 0        ; 0        ; 0        ;
; Video_Clk  ; Video_Clk ; 1683     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50    ; 16       ; 0        ; 0        ; 0        ;
; Video_Clk  ; CLK_50    ; 22       ; 0        ; 0        ; 0        ;
; CLK_50     ; Video_Clk ; 1146     ; 0        ; 0        ; 0        ;
; Video_Clk  ; Video_Clk ; 1683     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; CLK_50    ; CLK_50    ; Base ; Constrained ;
; Video_Clk ; Video_Clk ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cpuAddress[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_dispRamCS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_memWR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cpuAddress[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_dispRamCS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_memWR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 01 23:01:49 2019
Info: Command: quartus_sta M6502_VGA -c M6502_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'M6502_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50 CLK_50
    Info (332105): create_clock -period 1.000 -name Video_Clk Video_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.282             -96.967 Video_Clk 
    Info (332119):    -2.649             -43.537 CLK_50 
Info (332146): Worst-case hold slack is 0.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.756               0.000 CLK_50 
    Info (332119):     0.763               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.226 CLK_50 
    Info (332119):    -3.000             -37.201 Video_Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.806             -90.973 Video_Clk 
    Info (332119):    -2.312             -38.130 CLK_50 
Info (332146): Worst-case hold slack is 0.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.689               0.000 CLK_50 
    Info (332119):     0.707               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.226 CLK_50 
    Info (332119):    -3.000             -37.201 Video_Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.702             -28.358 Video_Clk 
    Info (332119):    -0.341              -5.320 CLK_50 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 CLK_50 
    Info (332119):     0.304               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.002 CLK_50 
    Info (332119):    -3.000             -32.966 Video_Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 595 megabytes
    Info: Processing ended: Wed May 01 23:01:53 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


