sun4i_tcon_find_bridge	,	F_72
remote	,	V_95
dclk	,	V_9
sun4i_tcon_find_panel	,	F_65
dev	,	V_64
drm_panel	,	V_91
of_graph_get_remote_port_parent	,	F_70
"tcon-ch0"	,	L_12
sun4i_tcon_init_regmap	,	F_61
SUN4I_TCON_GCTL_IOMAP_MASK	,	V_48
sun4i_tcon1_mode_set	,	F_25
SUN4I_TCON1_CTL_TCON_ENABLE	,	V_13
regmap_read	,	F_45
sun4i_tcon_unbind	,	F_83
SUN4I_TCON0_BASIC1_H_BACKPORCH	,	F_20
sun4i_drv	,	V_73
sun4i_tcon_remove	,	F_87
node	,	V_93
end_node	,	V_97
delay	,	V_21
SUN4I_TCON0_BASIC3_V_SYNC	,	F_23
has_channel_1	,	V_11
reset_control_deassert	,	F_81
"tcon-ch1"	,	L_14
of_node	,	V_110
SUN4I_TCON1_BASIC4_REG	,	V_58
GFP_KERNEL	,	V_105
bridge	,	V_111
device	,	V_79
SUN4I_TCON1_IO_TRI_REG	,	V_90
IRQ_NONE	,	V_77
"%sabling VBLANK interrupt\n"	,	L_3
device_node	,	V_92
bp	,	V_26
of_property_read_u32	,	F_68
min	,	F_13
"Couldn't create the TCON regmap\n"	,	L_18
SUN4I_TCON1_BASIC1_REG	,	V_54
"Couldn't request the IRQ\n"	,	L_17
sun4i_dclk_create	,	F_53
panel	,	V_112
sun4i_dclk_free	,	F_55
SUN4I_TCON0_BASIC1_REG	,	V_36
devm_ioremap_resource	,	F_63
u8	,	T_2
irq	,	V_70
err_assert_reset	,	V_108
"Disabling TCON\n"	,	L_1
regs	,	V_3
sun4i_tcon	,	V_1
SUN4I_TCON1_CTL_INTERLACE_ENABLE	,	V_52
regmap_update_bits	,	F_3
SUN4I_TCON_GINT0_VBLANK_ENABLE	,	F_11
component_del	,	F_88
sun4i_tcon_ops	,	V_113
"Couldn't get the TCON channel 0 clock\n"	,	L_13
platform_device	,	V_82
ERR_PTR	,	F_69
reset_control_status	,	F_79
"Couldn't get the TCON bus clock\n"	,	L_11
"Couldn't init our TCON regmap\n"	,	L_27
__iomem	,	T_4
scrtc	,	V_66
SUN4I_TCON0_BASIC2_REG	,	V_39
reg	,	V_98
SUN4I_TCON1_BASIC5_V_SYNC	,	F_37
DRM_MODE_FLAG_PHSYNC	,	V_43
"Setting HSYNC %d, VSYNC %d\n"	,	L_9
drm_crtc_vblank_put	,	F_42
platform_get_irq	,	F_58
reset_control_assert	,	F_80
ret	,	V_84
"TCON %d clock delay %u\n"	,	L_6
SUN4I_TCON1_BASIC5_H_SYNC	,	F_38
res	,	V_86
drm_display_mode	,	V_19
vsync	,	V_28
SUN4I_TCON1_CTL_REG	,	V_12
SUN4I_TCON1_BASIC5_REG	,	V_59
drm_crtc_handle_vblank	,	F_47
"Enable to parse remote node\n"	,	L_23
spin_unlock_irqrestore	,	F_43
has_unknown_mux	,	V_61
"Couldn't get our reset line\n"	,	L_25
port	,	V_94
tcon	,	V_2
sun4i_tcon0_mode_set	,	F_14
SUN4I_TCON0_BASIC1_H_TOTAL	,	F_19
platform_get_resource	,	F_62
SUN4I_TCON0_BASIC0_X	,	F_17
SUN4I_TCON0_BASIC0_Y	,	F_18
child	,	V_96
dev_set_drvdata	,	F_76
sclk1	,	V_14
SUN4I_TCON0_BASIC3_H_SYNC	,	F_24
private	,	V_71
sclk0	,	V_81
sun4i_tcon_get_clk_delay	,	F_12
DRM_MODE_FLAG_PVSYNC	,	V_45
dev_err	,	F_51
SUN4I_TCON0_BASIC2_V_BACKPORCH	,	F_22
devm_regmap_init_mmio	,	F_64
crtc_hsync_end	,	V_40
regmap_write	,	F_16
sun4i_tcon_regmap_config	,	V_88
mask	,	V_16
sun4i_tcon_enable_vblank	,	F_10
vdisplay	,	V_23
devm_clk_get	,	F_49
crtc_vsync_end	,	V_41
SUN4I_TCON1_BASIC0_REG	,	V_53
clk_disable_unprepare	,	F_6
sun4i_tcon_disable	,	F_1
hsync	,	V_27
dev_private	,	V_75
"Setting horizontal total %d, backporch %d\n"	,	L_7
sun4i_crtc	,	V_65
quirks	,	V_10
ENOMEM	,	V_106
dev_get_drvdata	,	F_84
DRM_MODE_FLAG_INTERLACE	,	V_25
SUN4I_TCON1_CTL_CLK_DELAY	,	F_26
drm_bridge	,	V_102
SUN4I_TCON1_BASIC2_X	,	F_31
"lcd"	,	L_24
"En"	,	L_4
channel	,	V_6
crtc_hdisplay	,	V_32
SUN4I_TCON1_BASIC2_Y	,	F_32
SUN4I_TCON0_BASIC2_V_TOTAL	,	F_21
drm_device	,	V_63
SUN4I_TCON0_IO_POL_VSYNC_POSITIVE	,	V_46
enable	,	V_15
SUN4I_TCON1_BASIC4_V_BACKPORCH	,	F_36
event_lock	,	V_67
SUN4I_TCON0_BASIC3_REG	,	V_42
sun4i_tcon_handler	,	F_44
to_platform_device	,	F_57
DRM_DEBUG_DRIVER	,	F_2
val	,	V_17
SUN4I_TCON1_BASIC3_H_BACKPORCH	,	F_34
clk	,	V_80
sun4i_tcon_free_clocks	,	F_54
SUN4I_TCON_MUX_CTRL_REG	,	V_62
"reg"	,	L_19
of_device_get_match_data	,	F_77
crtc_vdisplay	,	V_33
of_drm_find_panel	,	F_71
IRQ_HANDLED	,	V_78
crtc	,	V_69
"Couldn't init our TCON interrupts\n"	,	L_29
of_drm_find_bridge	,	F_73
"Setting vertical total %d, backporch %d\n"	,	L_8
SUN4I_TCON1_BASIC3_H_TOTAL	,	F_33
status	,	V_76
ENODEV	,	V_99
SUN4I_TCON0_IO_POL_REG	,	V_47
flags	,	V_24
sun4i_tcon_finish_page_flip	,	F_39
crtc_vtotal	,	V_37
SUN4I_TCON0_CTL_TCON_ENABLE	,	V_8
SUN4I_TCON1_BASIC4_V_TOTAL	,	F_35
for_each_child_of_node	,	F_67
"Missing panel endpoint\n"	,	L_20
clk_delay	,	V_29
event	,	V_68
clk_prepare_enable	,	F_9
lcd_rst	,	V_107
crtc_hsync_start	,	V_35
sun4i_tcon_enable	,	F_4
"Dis"	,	L_5
SUN4I_TCON_GINT1_REG	,	V_89
EPROBE_DEFER	,	V_101
EINVAL	,	V_100
crtc_vsync_start	,	V_38
SUN4I_TCON0_CTL_CLK_DELAY	,	F_15
vtotal	,	V_22
SUN4I_TCON_GINT0_VBLANK_INT	,	F_46
sun4i_tcon_probe	,	F_85
SUN4I_TCON1_BASIC0_X	,	F_27
data	,	V_104
"ahb"	,	L_10
SUN4I_TCON0_IO_POL_HSYNC_POSITIVE	,	V_44
SUN4I_TCON1_BASIC0_Y	,	F_28
drm_crtc_send_vblank_event	,	F_41
"Enabling TCON\n"	,	L_2
mode	,	V_20
pdev	,	V_83
SUN4I_TCON_GCTL_TCON_ENABLE	,	V_5
u32	,	T_1
sun4i_tcon_channel_disable	,	F_5
drm	,	V_72
"Missing bridge endpoint\n"	,	L_22
sun4i_rgb_init	,	F_82
SUN4I_TCON1_CTL_CLK_DELAY_MASK	,	V_51
SUN4I_TCON0_CTL_CLK_DELAY_MASK	,	V_30
SUN4I_TCON_GCTL_IOMAP_TCON0	,	V_49
resource	,	V_85
crtc_htotal	,	V_34
SUN4I_TCON_GCTL_IOMAP_TCON1	,	V_60
drv	,	V_74
PTR_ERR	,	F_52
SUN4I_TCON_GCTL_REG	,	V_4
SUN4I_TCON0_IO_TRI_REG	,	V_50
SUN4I_TCON1_BASIC3_REG	,	V_57
spin_lock_irqsave	,	F_40
err_free_clocks	,	V_109
"Couldn't init our TCON clocks\n"	,	L_28
"Still waiting for our panel/bridge. Deferring...\n"	,	L_30
devm_kzalloc	,	F_75
SUN4I_TCON1_BASIC2_REG	,	V_55
SUN4I_TCON1_BASIC1_Y	,	F_30
SUN4I_TCON1_BASIC1_X	,	F_29
devm_reset_control_get	,	F_78
sun4i_tcon_init_clocks	,	F_48
htotal	,	V_56
"Couldn't deassert our reset line\n"	,	L_26
sun4i_tcon_init_irq	,	F_56
IORESOURCE_MEM	,	V_87
SUN4I_TCON_GINT0_REG	,	V_18
"Couldn't retrieve the TCON interrupt\n"	,	L_16
"Couldn't get the TCON channel 1 clock\n"	,	L_15
dev_name	,	F_60
component_add	,	F_86
sun4i_tcon_channel_enable	,	F_8
irqreturn_t	,	T_3
WARN_ON	,	F_7
SUN4I_TCON0_CTL_REG	,	V_7
master	,	V_103
SUN4I_TCON0_BASIC0_REG	,	V_31
sun4i_tcon_bind	,	F_74
of_graph_get_port_by_id	,	F_66
"Unable to parse remote node\n"	,	L_21
IS_ERR	,	F_50
devm_request_irq	,	F_59
