// Seed: 3017109670
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge (id_25 + id_4)) begin : LABEL_0
    wait (-1);
    deassign id_24;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_6,
      id_1,
      id_7,
      id_7,
      id_2,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_6,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_7,
      id_5,
      id_4,
      id_2,
      id_5,
      id_4
  );
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 'b0 : -1] id_9 = -1'b0 == 1'b0;
endmodule
