# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name temp_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_25 \
    op interface \
    ports { temp_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name temp_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_26 \
    op interface \
    ports { temp_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name temp_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_35 \
    op interface \
    ports { temp_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name temp_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_36 \
    op interface \
    ports { temp_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name temp_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_37 \
    op interface \
    ports { temp_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name temp_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_38 \
    op interface \
    ports { temp_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name temp_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_39 \
    op interface \
    ports { temp_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name temp_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_40 \
    op interface \
    ports { temp_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name k_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_2 \
    op interface \
    ports { k_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name j_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_j_1_reload \
    op interface \
    ports { j_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name temp_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_18 \
    op interface \
    ports { temp_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name indices_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_1_load \
    op interface \
    ports { indices_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name indices_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_2_load \
    op interface \
    ports { indices_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name indices_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_3_load \
    op interface \
    ports { indices_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name indices_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_4_load \
    op interface \
    ports { indices_4_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name indices_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_5_load \
    op interface \
    ports { indices_5_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name indices_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_6_load \
    op interface \
    ports { indices_6_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name indices_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_7_load \
    op interface \
    ports { indices_7_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name k_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_k_4_out \
    op interface \
    ports { k_4_out { O 32 vector } k_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name temp_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_42_out \
    op interface \
    ports { temp_42_out { O 32 vector } temp_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name temp_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_43_out \
    op interface \
    ports { temp_43_out { O 32 vector } temp_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name temp_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_60_out \
    op interface \
    ports { temp_60_out { O 32 vector } temp_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name temp_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_61_out \
    op interface \
    ports { temp_61_out { O 32 vector } temp_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name temp_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_86_out \
    op interface \
    ports { temp_86_out { O 32 vector } temp_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name temp_111_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_111_out \
    op interface \
    ports { temp_111_out { O 32 vector } temp_111_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name temp_128_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_128_out \
    op interface \
    ports { temp_128_out { O 32 vector } temp_128_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name temp_129_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_129_out \
    op interface \
    ports { temp_129_out { O 32 vector } temp_129_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


