-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_7 is
port (
    ap_ready : OUT STD_LOGIC;
    data_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_33_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_34_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_35_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_36_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_37_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_38_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_39_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_40_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_41_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_42_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_43_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_44_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_45_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_46_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_47_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_33_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_34_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_35_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_36_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_37_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_38_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_39_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_40_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_41_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_42_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_43_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_44_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_45_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_46_val : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_47_val : IN STD_LOGIC_VECTOR (15 downto 0);
    idx : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln42_45_fu_320_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_53_fu_1645_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_fu_321_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_fu_1261_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_39_fu_322_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_48_fu_1517_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_34_fu_323_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_43_fu_1389_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_35_fu_324_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_31_fu_325_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_36_fu_326_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_41_fu_327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_33_fu_328_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_38_fu_329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_40_fu_330_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_42_fu_331_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_37_fu_332_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_43_fu_333_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_44_fu_334_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_32_fu_335_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_fu_321_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_31_fu_325_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_32_fu_335_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_33_fu_328_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_7_fu_1329_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_7_fu_1329_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_34_fu_323_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_35_fu_324_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_36_fu_326_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_37_fu_332_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_8_fu_1457_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_8_fu_1457_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_38_fu_329_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_39_fu_322_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_40_fu_330_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_41_fu_327_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal a_9_fu_1585_p27 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_9_fu_1585_p29 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_42_fu_331_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_43_fu_333_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_44_fu_334_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_45_fu_320_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln42_31_fu_1402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_1274_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_35_fu_1530_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_39_fu_1658_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_23_fu_1719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_fu_1713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_32_fu_1417_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_s_fu_1289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_36_fu_1545_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_40_fu_1673_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_26_fu_1737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_25_fu_1731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_33_fu_1432_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_29_fu_1304_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_37_fu_1560_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_41_fu_1688_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_29_fu_1755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_28_fu_1749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_34_fu_1447_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_30_fu_1319_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_38_fu_1575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_42_fu_1703_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_32_fu_1773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_31_fu_1767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_24_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_27_fu_1743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_30_fu_1761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_33_fu_1779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1201_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1201_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_7_fu_1329_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_8_fu_1457_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_9_fu_1585_p25 : STD_LOGIC_VECTOR (5 downto 0);

    component myproject_mul_16s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_sparsemux_27_6_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    mul_16s_16s_26_1_1_U4723 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_45_fu_320_p0,
        din1 => weights_47_val,
        dout => mul_ln42_45_fu_320_p2);

    mul_16s_16s_26_1_1_U4724 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_fu_321_p0,
        din1 => weights_32_val,
        dout => mul_ln42_fu_321_p2);

    mul_16s_16s_26_1_1_U4725 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_39_fu_322_p0,
        din1 => weights_41_val,
        dout => mul_ln42_39_fu_322_p2);

    mul_16s_16s_26_1_1_U4726 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_34_fu_323_p0,
        din1 => weights_36_val,
        dout => mul_ln42_34_fu_323_p2);

    mul_16s_16s_26_1_1_U4727 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_35_fu_324_p0,
        din1 => weights_37_val,
        dout => mul_ln42_35_fu_324_p2);

    mul_16s_16s_26_1_1_U4728 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_31_fu_325_p0,
        din1 => weights_33_val,
        dout => mul_ln42_31_fu_325_p2);

    mul_16s_16s_26_1_1_U4729 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_36_fu_326_p0,
        din1 => weights_38_val,
        dout => mul_ln42_36_fu_326_p2);

    mul_16s_16s_26_1_1_U4730 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_41_fu_327_p0,
        din1 => weights_43_val,
        dout => mul_ln42_41_fu_327_p2);

    mul_16s_16s_26_1_1_U4731 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_33_fu_328_p0,
        din1 => weights_35_val,
        dout => mul_ln42_33_fu_328_p2);

    mul_16s_16s_26_1_1_U4732 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_38_fu_329_p0,
        din1 => weights_40_val,
        dout => mul_ln42_38_fu_329_p2);

    mul_16s_16s_26_1_1_U4733 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_40_fu_330_p0,
        din1 => weights_42_val,
        dout => mul_ln42_40_fu_330_p2);

    mul_16s_16s_26_1_1_U4734 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_42_fu_331_p0,
        din1 => weights_44_val,
        dout => mul_ln42_42_fu_331_p2);

    mul_16s_16s_26_1_1_U4735 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_37_fu_332_p0,
        din1 => weights_39_val,
        dout => mul_ln42_37_fu_332_p2);

    mul_16s_16s_26_1_1_U4736 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_43_fu_333_p0,
        din1 => weights_45_val,
        dout => mul_ln42_43_fu_333_p2);

    mul_16s_16s_26_1_1_U4737 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_44_fu_334_p0,
        din1 => weights_46_val,
        dout => mul_ln42_44_fu_334_p2);

    mul_16s_16s_26_1_1_U4738 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln42_32_fu_335_p0,
        din1 => weights_34_val,
        dout => mul_ln42_32_fu_335_p2);

    sparsemux_27_6_16_1_1_U4739 : component myproject_sparsemux_27_6_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100000",
        din0_WIDTH => 16,
        CASE1 => "100001",
        din1_WIDTH => 16,
        CASE2 => "100010",
        din2_WIDTH => 16,
        CASE3 => "100011",
        din3_WIDTH => 16,
        CASE4 => "100100",
        din4_WIDTH => 16,
        CASE5 => "100101",
        din5_WIDTH => 16,
        CASE6 => "100110",
        din6_WIDTH => 16,
        CASE7 => "100111",
        din7_WIDTH => 16,
        CASE8 => "101000",
        din8_WIDTH => 16,
        CASE9 => "101001",
        din9_WIDTH => 16,
        CASE10 => "101010",
        din10_WIDTH => 16,
        CASE11 => "101011",
        din11_WIDTH => 16,
        CASE12 => "101100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => data_32_val,
        din1 => data_33_val,
        din2 => data_34_val,
        din3 => data_35_val,
        din4 => data_36_val,
        din5 => data_37_val,
        din6 => data_38_val,
        din7 => data_39_val,
        din8 => data_40_val,
        din9 => data_41_val,
        din10 => data_42_val,
        din11 => data_43_val,
        din12 => data_44_val,
        def => a_fu_1201_p27,
        sel => idx,
        dout => a_fu_1201_p29);

    sparsemux_27_6_16_1_1_U4740 : component myproject_sparsemux_27_6_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100000",
        din0_WIDTH => 16,
        CASE1 => "100001",
        din1_WIDTH => 16,
        CASE2 => "100010",
        din2_WIDTH => 16,
        CASE3 => "100011",
        din3_WIDTH => 16,
        CASE4 => "100100",
        din4_WIDTH => 16,
        CASE5 => "100101",
        din5_WIDTH => 16,
        CASE6 => "100110",
        din6_WIDTH => 16,
        CASE7 => "100111",
        din7_WIDTH => 16,
        CASE8 => "101000",
        din8_WIDTH => 16,
        CASE9 => "101001",
        din9_WIDTH => 16,
        CASE10 => "101010",
        din10_WIDTH => 16,
        CASE11 => "101011",
        din11_WIDTH => 16,
        CASE12 => "101100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => data_33_val,
        din1 => data_34_val,
        din2 => data_35_val,
        din3 => data_36_val,
        din4 => data_37_val,
        din5 => data_38_val,
        din6 => data_39_val,
        din7 => data_40_val,
        din8 => data_41_val,
        din9 => data_42_val,
        din10 => data_43_val,
        din11 => data_44_val,
        din12 => data_45_val,
        def => a_7_fu_1329_p27,
        sel => idx,
        dout => a_7_fu_1329_p29);

    sparsemux_27_6_16_1_1_U4741 : component myproject_sparsemux_27_6_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100000",
        din0_WIDTH => 16,
        CASE1 => "100001",
        din1_WIDTH => 16,
        CASE2 => "100010",
        din2_WIDTH => 16,
        CASE3 => "100011",
        din3_WIDTH => 16,
        CASE4 => "100100",
        din4_WIDTH => 16,
        CASE5 => "100101",
        din5_WIDTH => 16,
        CASE6 => "100110",
        din6_WIDTH => 16,
        CASE7 => "100111",
        din7_WIDTH => 16,
        CASE8 => "101000",
        din8_WIDTH => 16,
        CASE9 => "101001",
        din9_WIDTH => 16,
        CASE10 => "101010",
        din10_WIDTH => 16,
        CASE11 => "101011",
        din11_WIDTH => 16,
        CASE12 => "101100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => data_34_val,
        din1 => data_35_val,
        din2 => data_36_val,
        din3 => data_37_val,
        din4 => data_38_val,
        din5 => data_39_val,
        din6 => data_40_val,
        din7 => data_41_val,
        din8 => data_42_val,
        din9 => data_43_val,
        din10 => data_44_val,
        din11 => data_45_val,
        din12 => data_46_val,
        def => a_8_fu_1457_p27,
        sel => idx,
        dout => a_8_fu_1457_p29);

    sparsemux_27_6_16_1_1_U4742 : component myproject_sparsemux_27_6_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100000",
        din0_WIDTH => 16,
        CASE1 => "100001",
        din1_WIDTH => 16,
        CASE2 => "100010",
        din2_WIDTH => 16,
        CASE3 => "100011",
        din3_WIDTH => 16,
        CASE4 => "100100",
        din4_WIDTH => 16,
        CASE5 => "100101",
        din5_WIDTH => 16,
        CASE6 => "100110",
        din6_WIDTH => 16,
        CASE7 => "100111",
        din7_WIDTH => 16,
        CASE8 => "101000",
        din8_WIDTH => 16,
        CASE9 => "101001",
        din9_WIDTH => 16,
        CASE10 => "101010",
        din10_WIDTH => 16,
        CASE11 => "101011",
        din11_WIDTH => 16,
        CASE12 => "101100",
        din12_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => data_35_val,
        din1 => data_36_val,
        din2 => data_37_val,
        din3 => data_38_val,
        din4 => data_39_val,
        din5 => data_40_val,
        din6 => data_41_val,
        din7 => data_42_val,
        din8 => data_43_val,
        din9 => data_44_val,
        din10 => data_45_val,
        din11 => data_46_val,
        din12 => data_47_val,
        def => a_9_fu_1585_p27,
        sel => idx,
        dout => a_9_fu_1585_p29);




    a_7_fu_1329_p27 <= "XXXXXXXXXXXXXXXX";
    a_8_fu_1457_p27 <= "XXXXXXXXXXXXXXXX";
    a_9_fu_1585_p27 <= "XXXXXXXXXXXXXXXX";
    a_fu_1201_p27 <= "XXXXXXXXXXXXXXXX";
    add_ln58_23_fu_1719_p2 <= std_logic_vector(unsigned(trunc_ln42_35_fu_1530_p4) + unsigned(trunc_ln42_39_fu_1658_p4));
    add_ln58_24_fu_1725_p2 <= std_logic_vector(unsigned(add_ln58_23_fu_1719_p2) + unsigned(add_ln58_fu_1713_p2));
    add_ln58_25_fu_1731_p2 <= std_logic_vector(unsigned(trunc_ln42_32_fu_1417_p4) + unsigned(trunc_ln42_s_fu_1289_p4));
    add_ln58_26_fu_1737_p2 <= std_logic_vector(unsigned(trunc_ln42_36_fu_1545_p4) + unsigned(trunc_ln42_40_fu_1673_p4));
    add_ln58_27_fu_1743_p2 <= std_logic_vector(unsigned(add_ln58_26_fu_1737_p2) + unsigned(add_ln58_25_fu_1731_p2));
    add_ln58_28_fu_1749_p2 <= std_logic_vector(unsigned(trunc_ln42_33_fu_1432_p4) + unsigned(trunc_ln42_29_fu_1304_p4));
    add_ln58_29_fu_1755_p2 <= std_logic_vector(unsigned(trunc_ln42_37_fu_1560_p4) + unsigned(trunc_ln42_41_fu_1688_p4));
    add_ln58_30_fu_1761_p2 <= std_logic_vector(unsigned(add_ln58_29_fu_1755_p2) + unsigned(add_ln58_28_fu_1749_p2));
    add_ln58_31_fu_1767_p2 <= std_logic_vector(unsigned(trunc_ln42_34_fu_1447_p4) + unsigned(trunc_ln42_30_fu_1319_p4));
    add_ln58_32_fu_1773_p2 <= std_logic_vector(unsigned(trunc_ln42_38_fu_1575_p4) + unsigned(trunc_ln42_42_fu_1703_p4));
    add_ln58_33_fu_1779_p2 <= std_logic_vector(unsigned(add_ln58_32_fu_1773_p2) + unsigned(add_ln58_31_fu_1767_p2));
    add_ln58_fu_1713_p2 <= std_logic_vector(unsigned(trunc_ln42_31_fu_1402_p4) + unsigned(trunc_ln_fu_1274_p4));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln58_24_fu_1725_p2;
    ap_return_1 <= add_ln58_27_fu_1743_p2;
    ap_return_2 <= add_ln58_30_fu_1761_p2;
    ap_return_3 <= add_ln58_33_fu_1779_p2;
    mul_ln42_31_fu_325_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_32_fu_335_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_33_fu_328_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
    mul_ln42_34_fu_323_p0 <= sext_ln73_43_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_35_fu_324_p0 <= sext_ln73_43_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_36_fu_326_p0 <= sext_ln73_43_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_37_fu_332_p0 <= sext_ln73_43_fu_1389_p1(16 - 1 downto 0);
    mul_ln42_38_fu_329_p0 <= sext_ln73_48_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_39_fu_322_p0 <= sext_ln73_48_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_40_fu_330_p0 <= sext_ln73_48_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_41_fu_327_p0 <= sext_ln73_48_fu_1517_p1(16 - 1 downto 0);
    mul_ln42_42_fu_331_p0 <= sext_ln73_53_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_43_fu_333_p0 <= sext_ln73_53_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_44_fu_334_p0 <= sext_ln73_53_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_45_fu_320_p0 <= sext_ln73_53_fu_1645_p1(16 - 1 downto 0);
    mul_ln42_fu_321_p0 <= sext_ln73_fu_1261_p1(16 - 1 downto 0);
        sext_ln73_43_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_7_fu_1329_p29),26));

        sext_ln73_48_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_8_fu_1457_p29),26));

        sext_ln73_53_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_9_fu_1585_p29),26));

        sext_ln73_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_fu_1201_p29),26));

    trunc_ln42_29_fu_1304_p4 <= mul_ln42_32_fu_335_p2(25 downto 10);
    trunc_ln42_30_fu_1319_p4 <= mul_ln42_33_fu_328_p2(25 downto 10);
    trunc_ln42_31_fu_1402_p4 <= mul_ln42_34_fu_323_p2(25 downto 10);
    trunc_ln42_32_fu_1417_p4 <= mul_ln42_35_fu_324_p2(25 downto 10);
    trunc_ln42_33_fu_1432_p4 <= mul_ln42_36_fu_326_p2(25 downto 10);
    trunc_ln42_34_fu_1447_p4 <= mul_ln42_37_fu_332_p2(25 downto 10);
    trunc_ln42_35_fu_1530_p4 <= mul_ln42_38_fu_329_p2(25 downto 10);
    trunc_ln42_36_fu_1545_p4 <= mul_ln42_39_fu_322_p2(25 downto 10);
    trunc_ln42_37_fu_1560_p4 <= mul_ln42_40_fu_330_p2(25 downto 10);
    trunc_ln42_38_fu_1575_p4 <= mul_ln42_41_fu_327_p2(25 downto 10);
    trunc_ln42_39_fu_1658_p4 <= mul_ln42_42_fu_331_p2(25 downto 10);
    trunc_ln42_40_fu_1673_p4 <= mul_ln42_43_fu_333_p2(25 downto 10);
    trunc_ln42_41_fu_1688_p4 <= mul_ln42_44_fu_334_p2(25 downto 10);
    trunc_ln42_42_fu_1703_p4 <= mul_ln42_45_fu_320_p2(25 downto 10);
    trunc_ln42_s_fu_1289_p4 <= mul_ln42_31_fu_325_p2(25 downto 10);
    trunc_ln_fu_1274_p4 <= mul_ln42_fu_321_p2(25 downto 10);
end behav;
