{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457821126367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457821126367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 12 22:18:46 2016 " "Processing started: Sat Mar 12 22:18:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457821126367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457821126367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457821126367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1457821126681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/fsm_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic/fsm_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_adder-fsm " "Found design unit 1: fsm_adder-fsm" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457821126989 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_adder " "Found entity 1: fsm_adder" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457821126989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457821126989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_adder " "Elaborating entity \"fsm_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457821127013 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty fsm_adder.vhd(34) " "VHDL Process Statement warning at fsm_adder.vhd(34): signal \"empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1457821127014 "|fsm_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nstate fsm_adder.vhd(30) " "VHDL Process Statement warning at fsm_adder.vhd(30): inferring latch(es) for signal or variable \"nstate\", which holds its previous value in one or more paths through the process" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdreq fsm_adder.vhd(30) " "VHDL Process Statement warning at fsm_adder.vhd(30): inferring latch(es) for signal or variable \"rdreq\", which holds its previous value in one or more paths through the process" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_en fsm_adder.vhd(30) " "VHDL Process Statement warning at fsm_adder.vhd(30): inferring latch(es) for signal or variable \"add_en\", which holds its previous value in one or more paths through the process" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay_count fsm_adder.vhd(30) " "VHDL Process Statement warning at fsm_adder.vhd(30): inferring latch(es) for signal or variable \"delay_count\", which holds its previous value in one or more paths through the process" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_count\[0\] fsm_adder.vhd(30) " "Inferred latch for \"delay_count\[0\]\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_count\[1\] fsm_adder.vhd(30) " "Inferred latch for \"delay_count\[1\]\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_count\[2\] fsm_adder.vhd(30) " "Inferred latch for \"delay_count\[2\]\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_en fsm_adder.vhd(30) " "Inferred latch for \"add_en\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdreq fsm_adder.vhd(30) " "Inferred latch for \"rdreq\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.delay fsm_adder.vhd(30) " "Inferred latch for \"nstate.delay\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.pop fsm_adder.vhd(30) " "Inferred latch for \"nstate.pop\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127015 "|fsm_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.idle fsm_adder.vhd(30) " "Inferred latch for \"nstate.idle\" at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127016 "|fsm_adder"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "delay_count\[2\] fsm_adder.vhd(20) " "Can't resolve multiple constant drivers for net \"delay_count\[2\]\" at fsm_adder.vhd(20)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127016 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fsm_adder.vhd(30) " "Constant driver at fsm_adder.vhd(30)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1457821127016 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "delay_count\[1\] fsm_adder.vhd(20) " "Can't resolve multiple constant drivers for net \"delay_count\[1\]\" at fsm_adder.vhd(20)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127016 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "delay_count\[0\] fsm_adder.vhd(20) " "Can't resolve multiple constant drivers for net \"delay_count\[0\]\" at fsm_adder.vhd(20)" {  } { { "cordic/fsm_adder.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/cordic/fsm_adder.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457821127016 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1457821127016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457821127109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 12 22:18:47 2016 " "Processing ended: Sat Mar 12 22:18:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457821127109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457821127109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457821127109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457821127109 ""}
