# SS_Pipeline_HS_valid_ready
Single-stage pipeline register using valid-ready handshake in SystemVerilog
