set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nSigma128[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght_l0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght_l0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght_l0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght_l0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght_l0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nLenght[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nHot[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nHot[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nHot[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nHot[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nHot[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/SPB2_1/U0/nActive[10]}]


set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[3]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[0]} {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[1]} {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[2]} {design_1_i/axis_flow_control_d1_0/U0/i_flow_control_d1/sm_state[3]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
