static inline void F_1 ( T_1 V_1 , void T_2 * V_2 )\r\n{\r\nF_2 ( V_1 , V_2 ) ;\r\n}\r\nstatic inline T_1 F_3 ( void T_2 * V_2 )\r\n{\r\nreturn F_4 ( V_2 ) ;\r\n}\r\nstatic int F_5 ( struct V_3 * V_4 , unsigned int V_5 )\r\n{\r\nstruct V_6 * V_7 = F_6 ( V_4 ) ;\r\nreturn ! ! ( F_3 ( V_7 -> V_8 + V_9 ) & F_7 ( V_5 ) ) ;\r\n}\r\nstatic void F_8 ( struct V_3 * V_4 , unsigned int V_5 , int V_1 )\r\n{\r\nstruct V_6 * V_7 = F_6 ( V_4 ) ;\r\nunsigned long V_10 = F_7 ( V_5 ) ;\r\nif ( V_1 )\r\nF_1 ( V_10 , V_7 -> V_8 + V_11 ) ;\r\nelse\r\nF_1 ( V_10 , V_7 -> V_8 + V_12 ) ;\r\n}\r\nstatic int F_9 ( struct V_3 * V_13 , unsigned V_5 )\r\n{\r\nreturn F_10 ( V_13 -> V_14 + V_5 ) ;\r\n}\r\nstatic int F_11 ( struct V_3 * V_13 , unsigned V_5 ,\r\nint V_15 )\r\n{\r\nF_8 ( V_13 , V_5 , V_15 ) ;\r\nreturn F_12 ( V_13 -> V_14 + V_5 ) ;\r\n}\r\nstatic void F_13 ( struct V_16 * V_17 )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_14 ( V_17 ) ) ;\r\nstruct V_18 * V_13 = F_15 ( V_17 ) ;\r\nint V_19 ;\r\nunsigned long V_20 ;\r\nF_16 ( V_13 , V_17 ) ;\r\nV_20 = F_3 ( V_7 -> V_14 + V_21 ) ;\r\nF_17 (pin, &irq_isfr, VF610_GPIO_PER_PORT) {\r\nF_1 ( F_7 ( V_19 ) , V_7 -> V_14 + V_21 ) ;\r\nF_18 ( F_19 ( V_7 -> V_4 . V_22 , V_19 ) ) ;\r\n}\r\nF_20 ( V_13 , V_17 ) ;\r\n}\r\nstatic void F_21 ( struct V_23 * V_24 )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_22 ( V_24 ) ) ;\r\nint V_5 = V_24 -> V_25 ;\r\nF_1 ( F_7 ( V_5 ) , V_7 -> V_14 + V_21 ) ;\r\n}\r\nstatic int F_23 ( struct V_23 * V_24 , T_1 type )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_22 ( V_24 ) ) ;\r\nT_3 V_26 ;\r\nswitch ( type ) {\r\ncase V_27 :\r\nV_26 = V_28 ;\r\nbreak;\r\ncase V_29 :\r\nV_26 = V_30 ;\r\nbreak;\r\ncase V_31 :\r\nV_26 = V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_26 = V_34 ;\r\nbreak;\r\ncase V_35 :\r\nV_26 = V_36 ;\r\nbreak;\r\ndefault:\r\nreturn - V_37 ;\r\n}\r\nV_7 -> V_26 [ V_24 -> V_25 ] = V_26 ;\r\nif ( type & V_38 )\r\nF_24 ( V_24 , V_39 ) ;\r\nelse\r\nF_24 ( V_24 , V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_25 ( struct V_23 * V_24 )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_22 ( V_24 ) ) ;\r\nvoid T_2 * V_41 = V_7 -> V_14 + F_26 ( V_24 -> V_25 ) ;\r\nF_1 ( 0 , V_41 ) ;\r\n}\r\nstatic void F_27 ( struct V_23 * V_24 )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_22 ( V_24 ) ) ;\r\nvoid T_2 * V_41 = V_7 -> V_14 + F_26 ( V_24 -> V_25 ) ;\r\nF_1 ( V_7 -> V_26 [ V_24 -> V_25 ] << V_42 ,\r\nV_41 ) ;\r\n}\r\nstatic int F_28 ( struct V_23 * V_24 , T_1 V_43 )\r\n{\r\nstruct V_6 * V_7 =\r\nF_6 ( F_22 ( V_24 ) ) ;\r\nif ( V_43 )\r\nF_29 ( V_7 -> V_44 ) ;\r\nelse\r\nF_30 ( V_7 -> V_44 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( struct V_45 * V_46 )\r\n{\r\nstruct V_47 * V_48 = & V_46 -> V_48 ;\r\nstruct V_49 * V_50 = V_48 -> V_51 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_52 * V_53 ;\r\nstruct V_3 * V_4 ;\r\nint V_54 ;\r\nV_7 = F_32 ( & V_46 -> V_48 , sizeof( * V_7 ) , V_55 ) ;\r\nif ( ! V_7 )\r\nreturn - V_56 ;\r\nV_53 = F_33 ( V_46 , V_57 , 0 ) ;\r\nV_7 -> V_14 = F_34 ( V_48 , V_53 ) ;\r\nif ( F_35 ( V_7 -> V_14 ) )\r\nreturn F_36 ( V_7 -> V_14 ) ;\r\nV_53 = F_33 ( V_46 , V_57 , 1 ) ;\r\nV_7 -> V_8 = F_34 ( V_48 , V_53 ) ;\r\nif ( F_35 ( V_7 -> V_8 ) )\r\nreturn F_36 ( V_7 -> V_8 ) ;\r\nV_7 -> V_44 = F_37 ( V_46 , 0 ) ;\r\nif ( V_7 -> V_44 < 0 )\r\nreturn V_7 -> V_44 ;\r\nV_4 = & V_7 -> V_4 ;\r\nV_4 -> V_51 = V_50 ;\r\nV_4 -> V_58 = V_48 ;\r\nV_4 -> V_59 = L_1 ;\r\nV_4 -> V_60 = V_61 ;\r\nV_4 -> V_14 = F_38 ( V_50 , L_2 ) * V_61 ;\r\nV_4 -> V_62 = V_63 ;\r\nV_4 -> free = V_64 ;\r\nV_4 -> V_65 = F_9 ;\r\nV_4 -> V_66 = F_5 ;\r\nV_4 -> V_67 = F_11 ;\r\nV_4 -> V_68 = F_8 ;\r\nV_54 = F_39 ( V_4 , V_7 ) ;\r\nif ( V_54 < 0 )\r\nreturn V_54 ;\r\nF_1 ( ~ 0 , V_7 -> V_14 + V_21 ) ;\r\nV_54 = F_40 ( V_4 , & V_69 , 0 ,\r\nV_40 , V_70 ) ;\r\nif ( V_54 ) {\r\nF_41 ( V_48 , L_3 ) ;\r\nF_42 ( V_4 ) ;\r\nreturn V_54 ;\r\n}\r\nF_43 ( V_4 , & V_69 , V_7 -> V_44 ,\r\nF_13 ) ;\r\nreturn 0 ;\r\n}
