
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093357                       # Number of seconds simulated
sim_ticks                                 93356999000                       # Number of ticks simulated
final_tick                                93356999000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115607                       # Simulator instruction rate (inst/s)
host_op_rate                                   123720                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43706198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653204                       # Number of bytes of host memory used
host_seconds                                  2136.01                       # Real time elapsed on the host
sim_insts                                   246937005                       # Number of instructions simulated
sim_ops                                     264267972                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 638                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             276958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             128196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         32220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                437375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        276958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           276958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            276958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            128196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        32220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               437375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  40832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   93356934000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.729730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.684108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.183333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     39.86%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     29.05%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13      8.78%     77.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.41%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.38%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.70%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.70%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.68%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          148                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27462500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39425000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43044.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61794.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  146327482.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2099160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              5583150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        25781100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17313120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      22381147140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22445704425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.428724                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          93342494250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1645000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5236000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  93240974000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     45086750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7502500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     56554750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2456160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8402940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        49062180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        37471680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      22358121420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            22483462365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.833171                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          93334069000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3607000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  93128927500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     97584500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8545750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    107596250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                36969859                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9358003                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2720109                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23205943                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                23201067                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.978988                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                12199500                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             656                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                362                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              294                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong         1671255                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        22753998                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon         2708                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert         569743                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         478570                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        186713999                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2417974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      336580696                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    36969859                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           35400929                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     181534726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5447202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          608                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 110588001                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   253                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          186677419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.025998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5161201      2.76%      2.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 89945755     48.18%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4690828      2.51%     53.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 86879635     46.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            186677419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.198003                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.802654                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8163820                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8088961                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 164664744                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3036489                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2723405                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21925281                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   300                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              338668829                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              10904661                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2723405                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 18644920                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4510621                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12506                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 157219507                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3566460                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              329019074                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3677944                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2096073                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    846                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9623                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              986                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           274410115                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             382075626                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        354663990                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7953                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             227884622                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 46525493                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                409                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            277                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7115611                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             84831463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            53230197                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          36241147                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4491                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  313729942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 273                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 293459613                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            111463                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        49462242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36059150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     186677419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.572015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.037502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            35656941     19.10%     19.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            45772543     24.52%     43.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            72828720     39.01%     82.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27647328     14.81%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4771789      2.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  98      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       186677419                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9281195     18.78%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    103      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               27254240     55.14%     73.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              12893520     26.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               311      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             166849860     56.86%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  598      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1244      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 607      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             78544996     26.77%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            48060774     16.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              293459613                       # Type of FU issued
system.cpu.iq.rate                           1.571707                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    49429059                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168436                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          823122751                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         363188399                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    287572741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              342880640                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         37549743                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     13473601                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       441490                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4478                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6362131                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      2026608                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            41                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2723405                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3984766                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           324325272                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              84831463                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             53230197                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                272                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4478                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2394206                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       328915                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2723121                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             290262875                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              76873713                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3196738                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      10595057                       # number of nop insts executed
system.cpu.iew.exec_refs                    124508205                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 31507297                       # Number of branches executed
system.cpu.iew.exec_stores                   47634492                       # Number of stores executed
system.cpu.iew.exec_rate                     1.554585                       # Inst execution rate
system.cpu.iew.wb_sent                      287791239                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     287578243                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 199818869                       # num instructions producing a value
system.cpu.iew.wb_consumers                 251310303                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.540207                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.795108                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        46200613                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2719913                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    179969745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.520464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.230689                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     84012617     46.68%     46.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40905751     22.73%     69.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16857653      9.37%     78.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12668933      7.04%     85.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6119382      3.40%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4970810      2.76%     91.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       104509      0.06%     92.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3589636      1.99%     94.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10740454      5.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    179969745                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            256306605                       # Number of instructions committed
system.cpu.commit.committedOps              273637572                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      118225928                       # Number of memory references committed
system.cpu.commit.loads                      71357862                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   29226738                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 253786015                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9370692                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155408301     56.79%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             504      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        71357862     26.08%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       46868066     17.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         273637572                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10740454                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    489067333                       # The number of ROB reads
system.cpu.rob.rob_writes                   646384116                       # The number of ROB writes
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           36580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   246937005                       # Number of Instructions Simulated
system.cpu.committedOps                     264267972                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.756120                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.756120                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.322541                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.322541                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                316424052                       # number of integer regfile reads
system.cpu.int_regfile_writes               224307183                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6832                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4000                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  26022189                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26022885                       # number of cc regfile writes
system.cpu.misc_regfile_reads               290484109                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           201.327662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            84164934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          380836.805430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   201.327662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.196609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.196609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.215820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         168331451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        168331451                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     37297180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37297180                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     46867324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46867324                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      84164504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84164504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     84164504                       # number of overall hits
system.cpu.dcache.overall_hits::total        84164504                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          678                       # number of overall misses
system.cpu.dcache.overall_misses::total           678                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13269000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     40435969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40435969                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     53704969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53704969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     53704969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53704969                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     37297328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37297328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     46867854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46867854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     84165182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     84165182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     84165182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     84165182                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.013761                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.013761                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89655.405405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89655.405405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76294.281132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76294.281132                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79210.868732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79210.868732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79210.868732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79210.868732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1646                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.028571                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          458                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9632500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9632500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13691470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13691470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23323970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23323970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23323970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23323970                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 95371.287129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95371.287129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 115054.369748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115054.369748                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 106018.045455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106018.045455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 106018.045455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106018.045455                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                82                       # number of replacements
system.cpu.icache.tags.tagsinuse           299.482509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           110587477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          266475.848193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   299.482509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.584927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.584927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         221176409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        221176409                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    110587477                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       110587477                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     110587477                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        110587477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    110587477                       # number of overall hits
system.cpu.icache.overall_hits::total       110587477                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          520                       # number of overall misses
system.cpu.icache.overall_misses::total           520                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     45379485                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45379485                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     45379485                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45379485                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     45379485                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45379485                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    110587997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110587997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    110587997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110587997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    110587997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110587997                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87268.240385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87268.240385                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87268.240385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87268.240385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87268.240385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87268.240385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14945                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               128                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   116.757812                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu.icache.writebacks::total                82                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36722989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36722989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36722989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36722989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36722989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36722989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88489.130120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88489.130120                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88489.130120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88489.130120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88489.130120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88489.130120                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              231                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 249                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    52.070753                       # Cycle average of tags in use
system.l2.tags.total_refs                           3                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        84                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.035714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       43.711007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     8.359746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000458                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5855                       # Number of tag accesses
system.l2.tags.data_accesses                     5855                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           80                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               80                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    28                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data                   28                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 404                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 193                       # number of demand (read+write) misses
system.l2.demand_misses::total                    597                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                404                       # number of overall misses
system.l2.overall_misses::cpu.data                193                       # number of overall misses
system.l2.overall_misses::total                   597                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13326500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36226000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9530500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      22857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59083000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36226000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     22857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59083000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           80                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           80                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               415                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  636                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              415                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 636                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.789916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.973494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973494                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.973494                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.873303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938679                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.973494                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.873303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938679                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 141771.276596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141771.276596                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 89668.316832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89668.316832                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96267.676768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96267.676768                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 89668.316832                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 118430.051813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98966.499162                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 89668.316832                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 118430.051813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98966.499162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           68                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             68                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           94                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              659                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      7681339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7681339                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     33802000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33802000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8650000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8650000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55205000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      7681339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62886339                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.781513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.781513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.973494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.973494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.846154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.973494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.846154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.036164                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 112960.867647                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 112960.867647                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 137129.032258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137129.032258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83668.316832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83668.316832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92021.276596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92021.276596                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83668.316832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 114454.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93409.475465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83668.316832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 114454.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 112960.867647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95426.918058                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                545                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 638                       # Request fanout histogram
system.membus.reqLayer0.occupancy              786367                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3381500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           95                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93356999000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  45952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              92                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049451                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    692     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             441000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            622500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            332498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
