-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Jan  2 14:19:12 2020
-- Host        : TomsDesktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_auto_us_0 -prefix
--               design_1_auto_us_0_ design_1_auto_us_0_sim_netlist.vhdl
-- Design      : design_1_auto_us_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z014sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_dwidth_converter_v2_1_18_r_upsizer is
  port (
    \USE_RTL_LENGTH.first_mi_word_q\ : out STD_LOGIC;
    s_axi_aresetn : out STD_LOGIC;
    first_word : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    use_wrap_buffer : out STD_LOGIC;
    wrap_buffer_available : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer_reg_0 : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\ : out STD_LOGIC;
    \pre_next_word_1_reg[1]_0\ : out STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pre_next_word_1_reg[2]_1\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \current_word_1_reg[2]_0\ : out STD_LOGIC;
    \current_word_1_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pop_mi_data : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \out\ : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    \pre_next_word_1_reg[2]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mr_rvalid : in STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    use_wrap_buffer_reg_1 : in STD_LOGIC;
    use_wrap_buffer_reg_2 : in STD_LOGIC;
    s_axi_rdata_0_sp_1 : in STD_LOGIC;
    \M_AXI_RDATA_I_reg[0]_0\ : in STD_LOGIC;
    \M_AXI_RDATA_I_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \current_word_1_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_auto_us_0_axi_dwidth_converter_v2_1_18_r_upsizer;

architecture STRUCTURE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_r_upsizer is
  signal M_AXI_RDATA_I : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\ : STD_LOGIC;
  signal \^use_rtl_length.first_mi_word_q\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^current_word_1_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^first_word\ : STD_LOGIC;
  signal \^pre_next_word_1_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rresp_wrap_buffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_aresetn\ : STD_LOGIC;
  signal s_axi_rdata_0_sn_1 : STD_LOGIC;
  signal \^s_axi_rlast\ : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_3_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_4_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_5_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_6_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_7_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_8_n_0 : STD_LOGIC;
  signal \^use_wrap_buffer\ : STD_LOGIC;
  signal use_wrap_buffer_i_1_n_0 : STD_LOGIC;
  signal use_wrap_buffer_i_2_n_0 : STD_LOGIC;
  signal use_wrap_buffer_i_3_n_0 : STD_LOGIC;
  signal \^use_wrap_buffer_reg_0\ : STD_LOGIC;
  signal \^wrap_buffer_available\ : STD_LOGIC;
  signal wrap_buffer_available_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of s_axi_rlast_INST_0_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of s_axi_rlast_INST_0_i_4 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of s_axi_rlast_INST_0_i_6 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of s_axi_rlast_INST_0_i_7 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axi_rresp[1]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of use_wrap_buffer_i_3 : label is "soft_lutpair38";
begin
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\;
  \USE_RTL_LENGTH.first_mi_word_q\ <= \^use_rtl_length.first_mi_word_q\;
  \current_word_1_reg[2]_1\(2 downto 0) <= \^current_word_1_reg[2]_1\(2 downto 0);
  first_word <= \^first_word\;
  \pre_next_word_1_reg[2]_0\(2 downto 0) <= \^pre_next_word_1_reg[2]_0\(2 downto 0);
  s_axi_aresetn <= \^s_axi_aresetn\;
  s_axi_rdata_0_sn_1 <= s_axi_rdata_0_sp_1;
  s_axi_rlast <= \^s_axi_rlast\;
  use_wrap_buffer <= \^use_wrap_buffer\;
  use_wrap_buffer_reg_0 <= \^use_wrap_buffer_reg_0\;
  wrap_buffer_available <= \^wrap_buffer_available\;
\M_AXI_RDATA_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(0),
      Q => M_AXI_RDATA_I(0),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(10),
      Q => M_AXI_RDATA_I(10),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(11),
      Q => M_AXI_RDATA_I(11),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(12),
      Q => M_AXI_RDATA_I(12),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(13),
      Q => M_AXI_RDATA_I(13),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(14),
      Q => M_AXI_RDATA_I(14),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(15),
      Q => M_AXI_RDATA_I(15),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(16),
      Q => M_AXI_RDATA_I(16),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(17),
      Q => M_AXI_RDATA_I(17),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(18),
      Q => M_AXI_RDATA_I(18),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(19),
      Q => M_AXI_RDATA_I(19),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(1),
      Q => M_AXI_RDATA_I(1),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(20),
      Q => M_AXI_RDATA_I(20),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(21),
      Q => M_AXI_RDATA_I(21),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(22),
      Q => M_AXI_RDATA_I(22),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(23),
      Q => M_AXI_RDATA_I(23),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(24),
      Q => M_AXI_RDATA_I(24),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(25),
      Q => M_AXI_RDATA_I(25),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(26),
      Q => M_AXI_RDATA_I(26),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(27),
      Q => M_AXI_RDATA_I(27),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(28),
      Q => M_AXI_RDATA_I(28),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(29),
      Q => M_AXI_RDATA_I(29),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(2),
      Q => M_AXI_RDATA_I(2),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(30),
      Q => M_AXI_RDATA_I(30),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(31),
      Q => M_AXI_RDATA_I(31),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(32),
      Q => M_AXI_RDATA_I(32),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(33),
      Q => M_AXI_RDATA_I(33),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(34),
      Q => M_AXI_RDATA_I(34),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(35),
      Q => M_AXI_RDATA_I(35),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(36),
      Q => M_AXI_RDATA_I(36),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(37),
      Q => M_AXI_RDATA_I(37),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(38),
      Q => M_AXI_RDATA_I(38),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(39),
      Q => M_AXI_RDATA_I(39),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(3),
      Q => M_AXI_RDATA_I(3),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(40),
      Q => M_AXI_RDATA_I(40),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(41),
      Q => M_AXI_RDATA_I(41),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(42),
      Q => M_AXI_RDATA_I(42),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(43),
      Q => M_AXI_RDATA_I(43),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(44),
      Q => M_AXI_RDATA_I(44),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(45),
      Q => M_AXI_RDATA_I(45),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(46),
      Q => M_AXI_RDATA_I(46),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(47),
      Q => M_AXI_RDATA_I(47),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(48),
      Q => M_AXI_RDATA_I(48),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(49),
      Q => M_AXI_RDATA_I(49),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(4),
      Q => M_AXI_RDATA_I(4),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(50),
      Q => M_AXI_RDATA_I(50),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(51),
      Q => M_AXI_RDATA_I(51),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(52),
      Q => M_AXI_RDATA_I(52),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(53),
      Q => M_AXI_RDATA_I(53),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(54),
      Q => M_AXI_RDATA_I(54),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(55),
      Q => M_AXI_RDATA_I(55),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(56),
      Q => M_AXI_RDATA_I(56),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(57),
      Q => M_AXI_RDATA_I(57),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(58),
      Q => M_AXI_RDATA_I(58),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(59),
      Q => M_AXI_RDATA_I(59),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(5),
      Q => M_AXI_RDATA_I(5),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(60),
      Q => M_AXI_RDATA_I(60),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(61),
      Q => M_AXI_RDATA_I(61),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(62),
      Q => M_AXI_RDATA_I(62),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(63),
      Q => M_AXI_RDATA_I(63),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(6),
      Q => M_AXI_RDATA_I(6),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(7),
      Q => M_AXI_RDATA_I(7),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(8),
      Q => M_AXI_RDATA_I(8),
      R => \^s_axi_aresetn\
    );
\M_AXI_RDATA_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(9),
      Q => M_AXI_RDATA_I(9),
      R => \^s_axi_aresetn\
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \M_AXI_RDATA_I_reg[0]_0\,
      O => \^s_axi_aresetn\
    );
\USE_RTL_ADDR.addr_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^current_word_1_reg[2]_1\(2),
      I1 => \pre_next_word_1_reg[2]_2\(11),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(10),
      O => \current_word_1_reg[2]_0\
    );
\USE_RTL_LENGTH.first_mi_word_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => Q(66),
      Q => \^use_rtl_length.first_mi_word_q\,
      S => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(0),
      O => \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \pre_next_word_1_reg[2]_2\(0),
      O => \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\,
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(2),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I1 => \pre_next_word_1_reg[2]_2\(3),
      I2 => \pre_next_word_1_reg[2]_2\(2),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I5 => s_axi_rlast_INST_0_i_4_n_0,
      O => \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\,
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I2 => \^use_rtl_length.first_mi_word_q\,
      I3 => \pre_next_word_1_reg[2]_2\(4),
      O => \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF2E33D1CC1D00"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(4),
      I3 => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\,
      I4 => \pre_next_word_1_reg[2]_2\(5),
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(2),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I2 => s_axi_rlast_INST_0_i_4_n_0,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(3),
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\,
      I1 => \pre_next_word_1_reg[2]_2\(6),
      I2 => \^use_rtl_length.first_mi_word_q\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      O => \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3AAAACCC3A5A5"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      I1 => \pre_next_word_1_reg[2]_2\(7),
      I2 => \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\,
      I3 => \pre_next_word_1_reg[2]_2\(6),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFAFAF"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I1 => \pre_next_word_1_reg[2]_2\(5),
      I2 => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\,
      I3 => \pre_next_word_1_reg[2]_2\(4),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      R => \^s_axi_aresetn\
    );
\USE_RTL_LENGTH.length_counter_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pop_mi_data,
      D => \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      R => \^s_axi_aresetn\
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => \current_word_1_reg[2]_2\(0),
      Q => \^current_word_1_reg[2]_1\(0),
      R => \^s_axi_aresetn\
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => \current_word_1_reg[2]_2\(1),
      Q => \^current_word_1_reg[2]_1\(1),
      R => \^s_axi_aresetn\
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => \current_word_1_reg[2]_2\(2),
      Q => \^current_word_1_reg[2]_1\(2),
      R => \^s_axi_aresetn\
    );
first_word_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => p_15_in,
      D => \^s_axi_rlast\,
      Q => \^first_word\,
      S => \^s_axi_aresetn\
    );
\m_payload_i[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => mr_rvalid,
      O => E(0)
    );
\pre_next_word_1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^pre_next_word_1_reg[2]_0\(2),
      I1 => \pre_next_word_1_reg[2]_2\(11),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(9),
      O => \pre_next_word_1_reg[2]_1\
    );
\pre_next_word_1[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pre_next_word_1_reg[2]_0\(1),
      I1 => \pre_next_word_1_reg[2]_2\(11),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(8),
      O => \pre_next_word_1_reg[1]_0\
    );
\pre_next_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => D(0),
      Q => \^pre_next_word_1_reg[2]_0\(0),
      R => \^s_axi_aresetn\
    );
\pre_next_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => D(1),
      Q => \^pre_next_word_1_reg[2]_0\(1),
      R => \^s_axi_aresetn\
    );
\pre_next_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_15_in,
      D => D(2),
      Q => \^pre_next_word_1_reg[2]_0\(2),
      R => \^s_axi_aresetn\
    );
\rresp_wrap_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(64),
      Q => rresp_wrap_buffer(0),
      R => \^s_axi_aresetn\
    );
\rresp_wrap_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \M_AXI_RDATA_I_reg[63]_0\(0),
      D => Q(65),
      Q => rresp_wrap_buffer(1),
      R => \^s_axi_aresetn\
    );
\s_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(0),
      I1 => M_AXI_RDATA_I(32),
      I2 => \^use_wrap_buffer\,
      I3 => Q(0),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(32),
      O => s_axi_rdata(0)
    );
\s_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(10),
      I1 => M_AXI_RDATA_I(42),
      I2 => \^use_wrap_buffer\,
      I3 => Q(10),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(42),
      O => s_axi_rdata(10)
    );
\s_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(11),
      I1 => M_AXI_RDATA_I(43),
      I2 => \^use_wrap_buffer\,
      I3 => Q(11),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(43),
      O => s_axi_rdata(11)
    );
\s_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(12),
      I1 => M_AXI_RDATA_I(44),
      I2 => \^use_wrap_buffer\,
      I3 => Q(12),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(44),
      O => s_axi_rdata(12)
    );
\s_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(13),
      I1 => M_AXI_RDATA_I(45),
      I2 => \^use_wrap_buffer\,
      I3 => Q(13),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(45),
      O => s_axi_rdata(13)
    );
\s_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(14),
      I1 => M_AXI_RDATA_I(46),
      I2 => \^use_wrap_buffer\,
      I3 => Q(14),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(46),
      O => s_axi_rdata(14)
    );
\s_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(15),
      I1 => M_AXI_RDATA_I(47),
      I2 => \^use_wrap_buffer\,
      I3 => Q(15),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(47),
      O => s_axi_rdata(15)
    );
\s_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(16),
      I1 => M_AXI_RDATA_I(48),
      I2 => \^use_wrap_buffer\,
      I3 => Q(16),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(48),
      O => s_axi_rdata(16)
    );
\s_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(17),
      I1 => M_AXI_RDATA_I(49),
      I2 => \^use_wrap_buffer\,
      I3 => Q(17),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(49),
      O => s_axi_rdata(17)
    );
\s_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(18),
      I1 => M_AXI_RDATA_I(50),
      I2 => \^use_wrap_buffer\,
      I3 => Q(18),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(50),
      O => s_axi_rdata(18)
    );
\s_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(19),
      I1 => M_AXI_RDATA_I(51),
      I2 => \^use_wrap_buffer\,
      I3 => Q(19),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(51),
      O => s_axi_rdata(19)
    );
\s_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(1),
      I1 => M_AXI_RDATA_I(33),
      I2 => \^use_wrap_buffer\,
      I3 => Q(1),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(33),
      O => s_axi_rdata(1)
    );
\s_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(20),
      I1 => M_AXI_RDATA_I(52),
      I2 => \^use_wrap_buffer\,
      I3 => Q(20),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(52),
      O => s_axi_rdata(20)
    );
\s_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(21),
      I1 => M_AXI_RDATA_I(53),
      I2 => \^use_wrap_buffer\,
      I3 => Q(21),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(53),
      O => s_axi_rdata(21)
    );
\s_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(22),
      I1 => M_AXI_RDATA_I(54),
      I2 => \^use_wrap_buffer\,
      I3 => Q(22),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(54),
      O => s_axi_rdata(22)
    );
\s_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(23),
      I1 => M_AXI_RDATA_I(55),
      I2 => \^use_wrap_buffer\,
      I3 => Q(23),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(55),
      O => s_axi_rdata(23)
    );
\s_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(24),
      I1 => M_AXI_RDATA_I(56),
      I2 => \^use_wrap_buffer\,
      I3 => Q(24),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(56),
      O => s_axi_rdata(24)
    );
\s_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(25),
      I1 => M_AXI_RDATA_I(57),
      I2 => \^use_wrap_buffer\,
      I3 => Q(25),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(57),
      O => s_axi_rdata(25)
    );
\s_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(26),
      I1 => M_AXI_RDATA_I(58),
      I2 => \^use_wrap_buffer\,
      I3 => Q(26),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(58),
      O => s_axi_rdata(26)
    );
\s_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(27),
      I1 => M_AXI_RDATA_I(59),
      I2 => \^use_wrap_buffer\,
      I3 => Q(27),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(59),
      O => s_axi_rdata(27)
    );
\s_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(28),
      I1 => M_AXI_RDATA_I(60),
      I2 => \^use_wrap_buffer\,
      I3 => Q(28),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(60),
      O => s_axi_rdata(28)
    );
\s_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(29),
      I1 => M_AXI_RDATA_I(61),
      I2 => \^use_wrap_buffer\,
      I3 => Q(29),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(61),
      O => s_axi_rdata(29)
    );
\s_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(2),
      I1 => M_AXI_RDATA_I(34),
      I2 => \^use_wrap_buffer\,
      I3 => Q(2),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(34),
      O => s_axi_rdata(2)
    );
\s_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(30),
      I1 => M_AXI_RDATA_I(62),
      I2 => \^use_wrap_buffer\,
      I3 => Q(30),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(62),
      O => s_axi_rdata(30)
    );
\s_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(31),
      I1 => M_AXI_RDATA_I(63),
      I2 => \^use_wrap_buffer\,
      I3 => Q(31),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(63),
      O => s_axi_rdata(31)
    );
\s_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(3),
      I1 => M_AXI_RDATA_I(35),
      I2 => \^use_wrap_buffer\,
      I3 => Q(3),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(35),
      O => s_axi_rdata(3)
    );
\s_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(4),
      I1 => M_AXI_RDATA_I(36),
      I2 => \^use_wrap_buffer\,
      I3 => Q(4),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(36),
      O => s_axi_rdata(4)
    );
\s_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(5),
      I1 => M_AXI_RDATA_I(37),
      I2 => \^use_wrap_buffer\,
      I3 => Q(5),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(37),
      O => s_axi_rdata(5)
    );
\s_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(6),
      I1 => M_AXI_RDATA_I(38),
      I2 => \^use_wrap_buffer\,
      I3 => Q(6),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(38),
      O => s_axi_rdata(6)
    );
\s_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(7),
      I1 => M_AXI_RDATA_I(39),
      I2 => \^use_wrap_buffer\,
      I3 => Q(7),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(39),
      O => s_axi_rdata(7)
    );
\s_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(8),
      I1 => M_AXI_RDATA_I(40),
      I2 => \^use_wrap_buffer\,
      I3 => Q(8),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(40),
      O => s_axi_rdata(8)
    );
\s_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(9),
      I1 => M_AXI_RDATA_I(41),
      I2 => \^use_wrap_buffer\,
      I3 => Q(9),
      I4 => s_axi_rdata_0_sn_1,
      I5 => Q(41),
      O => s_axi_rdata(9)
    );
s_axi_rlast_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => \^wrap_buffer_available\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\,
      I2 => first_word_reg_0,
      I3 => \^use_wrap_buffer\,
      O => \^s_axi_rlast\
    );
s_axi_rlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_rlast_INST_0_i_3_n_0,
      I1 => s_axi_rlast_INST_0_i_4_n_0,
      I2 => s_axi_rlast_INST_0_i_5_n_0,
      I3 => s_axi_rlast_INST_0_i_6_n_0,
      I4 => s_axi_rlast_INST_0_i_7_n_0,
      I5 => s_axi_rlast_INST_0_i_8_n_0,
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\
    );
s_axi_rlast_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(3),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      O => s_axi_rlast_INST_0_i_3_n_0
    );
s_axi_rlast_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \pre_next_word_1_reg[2]_2\(0),
      O => s_axi_rlast_INST_0_i_4_n_0
    );
s_axi_rlast_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(2),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      O => s_axi_rlast_INST_0_i_5_n_0
    );
s_axi_rlast_INST_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(5),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      O => s_axi_rlast_INST_0_i_6_n_0
    );
s_axi_rlast_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(4),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      O => s_axi_rlast_INST_0_i_7_n_0
    );
s_axi_rlast_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I1 => \pre_next_word_1_reg[2]_2\(6),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \pre_next_word_1_reg[2]_2\(7),
      O => s_axi_rlast_INST_0_i_8_n_0
    );
\s_axi_rresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rresp_wrap_buffer(0),
      I1 => \^use_wrap_buffer\,
      I2 => Q(64),
      O => s_axi_rresp(0)
    );
\s_axi_rresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rresp_wrap_buffer(1),
      I1 => \^use_wrap_buffer\,
      I2 => Q(65),
      O => s_axi_rresp(1)
    );
s_ready_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0100"
    )
        port map (
      I0 => \^use_wrap_buffer\,
      I1 => \^wrap_buffer_available\,
      I2 => first_word_reg_0,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\,
      I4 => use_wrap_buffer_reg_1,
      I5 => use_wrap_buffer_reg_2,
      O => \^use_wrap_buffer_reg_0\
    );
use_wrap_buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555500C00000"
    )
        port map (
      I0 => use_wrap_buffer_i_2_n_0,
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\,
      I3 => use_wrap_buffer_i_3_n_0,
      I4 => \^wrap_buffer_available\,
      I5 => \^use_wrap_buffer\,
      O => use_wrap_buffer_i_1_n_0
    );
use_wrap_buffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232000000000000"
    )
        port map (
      I0 => \^use_wrap_buffer\,
      I1 => first_word_reg_0,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\,
      I3 => \^wrap_buffer_available\,
      I4 => p_15_in,
      I5 => \USE_READ.rd_cmd_valid\,
      O => use_wrap_buffer_i_2_n_0
    );
use_wrap_buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^use_wrap_buffer\,
      I1 => mr_rvalid,
      I2 => \USE_READ.rd_cmd_valid\,
      O => use_wrap_buffer_i_3_n_0
    );
use_wrap_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => use_wrap_buffer_i_1_n_0,
      Q => \^use_wrap_buffer\,
      R => \^s_axi_aresetn\
    );
wrap_buffer_available_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAA00"
    )
        port map (
      I0 => \M_AXI_RDATA_I_reg[63]_0\(0),
      I1 => use_wrap_buffer_i_3_n_0,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[3]\,
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => \^wrap_buffer_available\,
      O => wrap_buffer_available_i_1_n_0
    );
wrap_buffer_available_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => wrap_buffer_available_i_1_n_0,
      Q => \^wrap_buffer_available\,
      R => \^s_axi_aresetn\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice is
  port (
    \aresetn_d_reg[0]_0\ : out STD_LOGIC;
    \aresetn_d_reg[1]_0\ : out STD_LOGIC;
    sr_arvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \aresetn_d_reg[1]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
end design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice;

architecture STRUCTURE of design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal \USE_READ.read_addr_inst/cmd_next_word_ii__10\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_4_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_5_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \^aresetn_d_reg[0]_0\ : STD_LOGIC;
  signal \^aresetn_d_reg[1]_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \m_axi_araddr[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_araddr[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arburst[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arburst[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arburst[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arburst[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[31]_i_1_n_0\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal mi_word_intra_len : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s_axi_arlen_ii : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal sr_araddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_arsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr_arvalid\ : STD_LOGIC;
  signal upsized_length : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_araddr[1]_INST_0_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_araddr[1]_INST_0_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_araddr[1]_INST_0_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_araddr[2]_INST_0_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axi_arburst[0]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_arburst[0]_INST_0_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axi_arburst[1]_INST_0_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_arlen[0]_INST_0_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_arlen[0]_INST_0_i_6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_INST_0_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_INST_0_i_10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_INST_0_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_INST_0_i_6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_arlen[3]_INST_0_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_arlen[3]_INST_0_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_2\ : label is "soft_lutpair48";
begin
  Q(44 downto 0) <= \^q\(44 downto 0);
  \aresetn_d_reg[0]_0\ <= \^aresetn_d_reg[0]_0\;
  \aresetn_d_reg[1]_0\ <= \^aresetn_d_reg[1]_0\;
  \in\(27 downto 0) <= \^in\(27 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  sr_arvalid <= \^sr_arvalid\;
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sr_arsize(1),
      I1 => sr_arsize(2),
      I2 => sr_arsize(0),
      O => \^in\(10)
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      I1 => s_axi_arlen_ii(0),
      I2 => sr_arsize(1),
      I3 => sr_arsize(0),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_3_n_0\,
      O => \^in\(11)
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sr_arburst(1),
      I1 => sr_arburst(0),
      I2 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      O => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFCECFEAAFCA8"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => sr_arsize(2),
      I2 => sr_arsize(1),
      I3 => s_axi_arlen_ii(1),
      I4 => sr_arsize(0),
      I5 => s_axi_arlen_ii(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_4_n_0\,
      I1 => s_axi_arlen_ii(0),
      I2 => s_axi_arlen_ii(1),
      I3 => \m_axi_araddr[1]_INST_0_i_5_n_0\,
      I4 => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_2_n_0\,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      O => \^in\(12)
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(1),
      I2 => sr_arsize(2),
      I3 => s_axi_arlen_ii(2),
      O => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFEEFFFEEEEE"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      I2 => sr_arsize(0),
      I3 => \m_axi_araddr[2]_INST_0_i_3_n_0\,
      I4 => s_axi_arlen_ii(1),
      I5 => s_axi_arlen_ii(0),
      O => \^in\(13)
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000022202AA"
    )
        port map (
      I0 => sr_araddr(2),
      I1 => \m_axi_araddr[2]_INST_0_i_3_n_0\,
      I2 => sr_arsize(0),
      I3 => s_axi_arlen_ii(1),
      I4 => s_axi_arlen_ii(0),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_2_n_0\,
      O => \^in\(14)
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I1 => sr_arburst(0),
      I2 => sr_arburst(1),
      I3 => s_axi_arlen_ii(2),
      O => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414144414141044"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I1 => sr_araddr(0),
      I2 => s_axi_arlen_ii(0),
      I3 => sr_arburst(1),
      I4 => sr_arburst(0),
      I5 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      O => \^in\(15)
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8848488848884888"
    )
        port map (
      I0 => sr_araddr(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\,
      I2 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\,
      I3 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\,
      I4 => s_axi_arlen_ii(0),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\,
      O => \^in\(16)
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFC0000EEFC"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      I2 => s_axi_arlen_ii(1),
      I3 => sr_arsize(0),
      I4 => \m_axi_araddr[2]_INST_0_i_3_n_0\,
      I5 => s_axi_arlen_ii(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sr_arburst(0),
      I1 => sr_arburst(1),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => s_axi_arlen_ii(0),
      I1 => sr_arsize(2),
      I2 => sr_arsize(1),
      I3 => sr_arsize(0),
      I4 => s_axi_arlen_ii(1),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sr_araddr(0),
      I1 => sr_arsize(0),
      I2 => sr_arsize(1),
      I3 => sr_arsize(2),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84848448"
    )
        port map (
      I0 => sr_araddr(2),
      I1 => \^in\(13),
      I2 => mi_word_intra_len(2),
      I3 => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_3_n_0\,
      I4 => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_4_n_0\,
      O => \^in\(17)
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE0000AEAE0000"
    )
        port map (
      I0 => \m_axi_arlen[0]_INST_0_i_5_n_0\,
      I1 => s_axi_arlen_ii(1),
      I2 => \m_axi_araddr[1]_INST_0_i_5_n_0\,
      I3 => \^in\(10),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\,
      I5 => s_axi_arlen_ii(0),
      O => mi_word_intra_len(2)
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000088880000"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\,
      I1 => sr_araddr(1),
      I2 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\,
      I3 => s_axi_arlen_ii(0),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\,
      I5 => s_axi_arlen_ii(1),
      O => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_3_n_0\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_5_n_0\,
      I2 => sr_araddr(0),
      I3 => sr_arburst(0),
      I4 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I5 => sr_arburst(1),
      O => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_4_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sr_araddr(1),
      I1 => s_axi_arlen_ii(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_5_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => sr_arsize(2),
      I1 => sr_arsize(1),
      I2 => sr_arsize(0),
      I3 => sr_araddr(0),
      I4 => s_axi_arlen_ii(0),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      O => \^in\(18)
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888882288888828"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\,
      I1 => sr_araddr(1),
      I2 => sr_arsize(0),
      I3 => sr_arsize(1),
      I4 => sr_arsize(2),
      I5 => sr_araddr(0),
      O => \^in\(19)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in\(13),
      I1 => \USE_READ.read_addr_inst/cmd_next_word_ii__10\(2),
      O => \^in\(20)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FF07000A00F8"
    )
        port map (
      I0 => sr_araddr(1),
      I1 => sr_araddr(0),
      I2 => sr_arsize(1),
      I3 => sr_arsize(2),
      I4 => sr_arsize(0),
      I5 => sr_araddr(2),
      O => \USE_READ.read_addr_inst/cmd_next_word_ii__10\(2)
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000000"
    )
        port map (
      I0 => sr_arsize(2),
      I1 => sr_arsize(1),
      I2 => sr_arsize(0),
      I3 => sr_araddr(0),
      I4 => s_axi_arlen_ii(0),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      O => \^in\(21)
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\,
      I1 => sr_araddr(1),
      O => \^in\(22)
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in\(13),
      I1 => sr_araddr(2),
      O => \^in\(23)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540000"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\,
      I1 => sr_araddr(2),
      I2 => sr_araddr(1),
      I3 => sr_araddr(0),
      I4 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_3_n_0\,
      O => \^in\(24)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sr_arburst(1),
      I1 => sr_arburst(0),
      I2 => \^q\(33),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13100000"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_2_n_0\,
      I2 => s_axi_arlen_ii(2),
      I3 => \m_axi_arburst[0]_INST_0_i_2_n_0\,
      I4 => \^q\(33),
      O => \^in\(25)
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0000000000"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_2_n_0\,
      I1 => s_axi_arlen_ii(1),
      I2 => s_axi_arlen_ii(0),
      I3 => sr_arburst(1),
      I4 => sr_arburst(0),
      I5 => \^q\(33),
      O => \^in\(26)
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sr_arburst(1),
      I1 => sr_arburst(0),
      O => \^in\(27)
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(1),
      I2 => sr_arsize(2),
      O => \^in\(8)
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(1),
      I2 => sr_arsize(2),
      O => \^in\(9)
    );
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => '1',
      Q => \^aresetn_d_reg[0]_0\,
      R => \aresetn_d_reg[1]_1\
    );
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \^aresetn_d_reg[0]_0\,
      Q => \^aresetn_d_reg[1]_0\,
      R => \aresetn_d_reg[1]_1\
    );
\m_axi_araddr[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFCCCCCCCC"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_araddr[0]_INST_0_i_1_n_0\,
      I2 => s_axi_arlen_ii(0),
      I3 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I4 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I5 => sr_araddr(0),
      O => m_axi_araddr(0)
    );
\m_axi_araddr[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040400"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_2_n_0\,
      I1 => sr_araddr(0),
      I2 => sr_arsize(2),
      I3 => sr_arsize(1),
      I4 => sr_arsize(0),
      I5 => s_axi_arlen_ii(1),
      O => \m_axi_araddr[0]_INST_0_i_1_n_0\
    );
\m_axi_araddr[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0A0B0"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I2 => sr_araddr(1),
      I3 => s_axi_arlen_ii(1),
      I4 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I5 => \m_axi_araddr[1]_INST_0_i_3_n_0\,
      O => m_axi_araddr(1)
    );
\m_axi_araddr[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sr_arsize(2),
      I1 => sr_arsize(1),
      I2 => sr_arsize(0),
      O => \m_axi_araddr[1]_INST_0_i_1_n_0\
    );
\m_axi_araddr[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_arlen_ii(3),
      I1 => s_axi_arlen_ii(6),
      I2 => s_axi_arlen_ii(7),
      I3 => s_axi_arlen_ii(5),
      I4 => s_axi_arlen_ii(4),
      O => \m_axi_araddr[1]_INST_0_i_2_n_0\
    );
\m_axi_araddr[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400044444"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_2_n_0\,
      I1 => sr_araddr(1),
      I2 => \m_axi_araddr[1]_INST_0_i_4_n_0\,
      I3 => s_axi_arlen_ii(1),
      I4 => \m_axi_araddr[1]_INST_0_i_5_n_0\,
      I5 => s_axi_arlen_ii(0),
      O => \m_axi_araddr[1]_INST_0_i_3_n_0\
    );
\m_axi_araddr[1]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(2),
      O => \m_axi_araddr[1]_INST_0_i_4_n_0\
    );
\m_axi_araddr[1]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sr_arsize(2),
      I1 => sr_arsize(1),
      I2 => sr_arsize(0),
      O => \m_axi_araddr[1]_INST_0_i_5_n_0\
    );
\m_axi_araddr[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABAB00000000"
    )
        port map (
      I0 => \m_axi_araddr[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_araddr[2]_INST_0_i_2_n_0\,
      I2 => \m_axi_araddr[2]_INST_0_i_3_n_0\,
      I3 => sr_arsize(0),
      I4 => s_axi_arlen_ii(1),
      I5 => sr_araddr(2),
      O => m_axi_araddr(2)
    );
\m_axi_araddr[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDFFF"
    )
        port map (
      I0 => \^q\(33),
      I1 => sr_arburst(0),
      I2 => sr_arburst(1),
      I3 => s_axi_arlen_ii(0),
      I4 => s_axi_arlen_ii(1),
      I5 => \m_axi_araddr[2]_INST_0_i_2_n_0\,
      O => \m_axi_araddr[2]_INST_0_i_1_n_0\
    );
\m_axi_araddr[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_arlen_ii(4),
      I1 => s_axi_arlen_ii(5),
      I2 => s_axi_arlen_ii(7),
      I3 => s_axi_arlen_ii(6),
      I4 => s_axi_arlen_ii(3),
      I5 => s_axi_arlen_ii(2),
      O => \m_axi_araddr[2]_INST_0_i_2_n_0\
    );
\m_axi_araddr[2]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sr_arsize(1),
      I1 => sr_arsize(2),
      O => \m_axi_araddr[2]_INST_0_i_3_n_0\
    );
\m_axi_arburst[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \m_axi_arburst[0]_INST_0_i_1_n_0\,
      I1 => sr_arburst(0),
      O => m_axi_arburst(0)
    );
\m_axi_arburst[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1300000010000000"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I1 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(2),
      I3 => \^q\(33),
      I4 => sr_arburst(1),
      I5 => \m_axi_arburst[0]_INST_0_i_2_n_0\,
      O => \m_axi_arburst[0]_INST_0_i_1_n_0\
    );
\m_axi_arburst[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030700"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(1),
      I2 => sr_arsize(2),
      I3 => s_axi_arlen_ii(0),
      I4 => s_axi_arlen_ii(1),
      O => \m_axi_arburst[0]_INST_0_i_2_n_0\
    );
\m_axi_arburst[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFF00FF00"
    )
        port map (
      I0 => \^q\(33),
      I1 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I2 => \m_axi_arburst[1]_INST_0_i_1_n_0\,
      I3 => \m_axi_arburst[1]_INST_0_i_2_n_0\,
      I4 => sr_arburst(0),
      I5 => sr_arburst(1),
      O => m_axi_arburst(1)
    );
\m_axi_arburst[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sr_arsize(1),
      I1 => sr_arsize(0),
      I2 => sr_arsize(2),
      O => \m_axi_arburst[1]_INST_0_i_1_n_0\
    );
\m_axi_arburst[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A000BB00B100"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => s_axi_arlen_ii(0),
      I2 => sr_arsize(0),
      I3 => sr_arburst(1),
      I4 => sr_arsize(1),
      I5 => s_axi_arlen_ii(1),
      O => \m_axi_arburst[1]_INST_0_i_2_n_0\
    );
\m_axi_arlen[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => upsized_length(0),
      I1 => sr_araddr(2),
      I2 => s_axi_arlen_ii(0),
      I3 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I4 => \m_axi_arlen[0]_INST_0_i_2_n_0\,
      I5 => \m_axi_arlen[0]_INST_0_i_3_n_0\,
      O => \^in\(0)
    );
\m_axi_arlen[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => s_axi_arlen_ii(0),
      I1 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I3 => s_axi_arlen_ii(1),
      I4 => \m_axi_arlen[0]_INST_0_i_4_n_0\,
      O => upsized_length(0)
    );
\m_axi_arlen[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000E0"
    )
        port map (
      I0 => sr_araddr(1),
      I1 => s_axi_arlen_ii(1),
      I2 => sr_araddr(0),
      I3 => sr_arsize(0),
      I4 => sr_arsize(2),
      I5 => sr_arsize(1),
      O => \m_axi_arlen[0]_INST_0_i_2_n_0\
    );
\m_axi_arlen[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFE00000"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_5_n_0\,
      I1 => sr_araddr(2),
      I2 => \m_axi_arlen[0]_INST_0_i_5_n_0\,
      I3 => \m_axi_arlen[0]_INST_0_i_6_n_0\,
      I4 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I5 => \m_axi_arlen[1]_INST_0_i_2_n_0\,
      O => \m_axi_arlen[0]_INST_0_i_3_n_0\
    );
\m_axi_arlen[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => s_axi_arlen_ii(3),
      I2 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I3 => sr_arsize(0),
      I4 => sr_arsize(1),
      I5 => sr_arsize(2),
      O => \m_axi_arlen[0]_INST_0_i_4_n_0\
    );
\m_axi_arlen[0]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => sr_arsize(0),
      I2 => sr_arsize(1),
      I3 => sr_arsize(2),
      O => \m_axi_arlen[0]_INST_0_i_5_n_0\
    );
\m_axi_arlen[0]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sr_araddr(1),
      I1 => sr_araddr(2),
      I2 => s_axi_arlen_ii(1),
      I3 => sr_arsize(2),
      I4 => sr_arsize(1),
      O => \m_axi_arlen[0]_INST_0_i_6_n_0\
    );
\m_axi_arlen[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFFFF80"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I2 => \m_axi_arlen[1]_INST_0_i_2_n_0\,
      I3 => \m_axi_arlen[1]_INST_0_i_3_n_0\,
      I4 => \m_axi_arlen[1]_INST_0_i_4_n_0\,
      I5 => upsized_length(1),
      O => \^in\(1)
    );
\m_axi_arlen[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sr_arburst(1),
      I1 => sr_arburst(0),
      I2 => \^q\(33),
      O => \m_axi_arlen[1]_INST_0_i_1_n_0\
    );
\m_axi_arlen[1]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arlen_ii(0),
      I1 => sr_araddr(2),
      I2 => s_axi_arlen_ii(1),
      O => \m_axi_arlen[1]_INST_0_i_10_n_0\
    );
\m_axi_arlen[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E888"
    )
        port map (
      I0 => sr_araddr(2),
      I1 => s_axi_arlen_ii(1),
      I2 => s_axi_arlen_ii(0),
      I3 => sr_araddr(1),
      I4 => \m_axi_araddr[1]_INST_0_i_5_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_2_n_0\
    );
\m_axi_arlen[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808000"
    )
        port map (
      I0 => \m_axi_arlen[1]_INST_0_i_6_n_0\,
      I1 => s_axi_arlen_ii(1),
      I2 => sr_araddr(1),
      I3 => s_axi_arlen_ii(2),
      I4 => sr_araddr(2),
      I5 => \m_axi_arlen[1]_INST_0_i_7_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_3_n_0\
    );
\m_axi_arlen[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \m_axi_arlen[1]_INST_0_i_8_n_0\,
      I1 => sr_araddr(0),
      I2 => s_axi_arlen_ii(0),
      I3 => \m_axi_arlen[3]_INST_0_i_4_n_0\,
      I4 => sr_araddr(2),
      I5 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_4_n_0\
    );
\m_axi_arlen[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => s_axi_arlen_ii(1),
      I1 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I3 => s_axi_arlen_ii(2),
      I4 => \m_axi_arlen[1]_INST_0_i_9_n_0\,
      O => upsized_length(1)
    );
\m_axi_arlen[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => s_axi_arlen_ii(3),
      I1 => sr_arburst(1),
      I2 => sr_arburst(0),
      I3 => \^q\(33),
      I4 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_6_n_0\
    );
\m_axi_arlen[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8008800000000"
    )
        port map (
      I0 => sr_arsize(1),
      I1 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I2 => s_axi_arlen_ii(3),
      I3 => \m_axi_araddr[1]_INST_0_i_4_n_0\,
      I4 => sr_araddr(0),
      I5 => \m_axi_arlen[1]_INST_0_i_10_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_7_n_0\
    );
\m_axi_arlen[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00000088000000"
    )
        port map (
      I0 => sr_araddr(2),
      I1 => sr_araddr(1),
      I2 => s_axi_arlen_ii(1),
      I3 => s_axi_arlen_ii(3),
      I4 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I5 => s_axi_arlen_ii(2),
      O => \m_axi_arlen[1]_INST_0_i_8_n_0\
    );
\m_axi_arlen[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => s_axi_arlen_ii(3),
      I1 => s_axi_arlen_ii(4),
      I2 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I3 => sr_arsize(0),
      I4 => sr_arsize(1),
      I5 => sr_arsize(2),
      O => \m_axi_arlen[1]_INST_0_i_9_n_0\
    );
\m_axi_arlen[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555566656665666"
    )
        port map (
      I0 => \m_axi_arlen[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[2]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(3),
      I3 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I5 => s_axi_arlen_ii(2),
      O => \^in\(2)
    );
\m_axi_arlen[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I1 => s_axi_arlen_ii(2),
      I2 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_3_n_0\,
      I4 => s_axi_arlen_ii(4),
      I5 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      O => \m_axi_arlen[2]_INST_0_i_1_n_0\
    );
\m_axi_arlen[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => s_axi_arlen_ii(4),
      I1 => s_axi_arlen_ii(5),
      I2 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I3 => sr_arsize(0),
      I4 => sr_arsize(1),
      I5 => sr_arsize(2),
      O => \m_axi_arlen[2]_INST_0_i_2_n_0\
    );
\m_axi_arlen[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003777FFFFC888"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I1 => s_axi_arlen_ii(4),
      I2 => s_axi_arlen_ii(5),
      I3 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      I5 => upsized_length(3),
      O => \^in\(3)
    );
\m_axi_arlen[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540400000000000"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_5_n_0\,
      I1 => sr_araddr(1),
      I2 => s_axi_arlen_ii(0),
      I3 => s_axi_arlen_ii(1),
      I4 => sr_araddr(2),
      I5 => \m_axi_arlen[3]_INST_0_i_4_n_0\,
      O => \m_axi_arlen[3]_INST_0_i_1_n_0\
    );
\m_axi_arlen[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040000000"
    )
        port map (
      I0 => \m_axi_araddr[1]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I2 => s_axi_arlen_ii(3),
      I3 => sr_araddr(2),
      I4 => s_axi_arlen_ii(2),
      I5 => \m_axi_arlen[3]_INST_0_i_5_n_0\,
      O => \m_axi_arlen[3]_INST_0_i_2_n_0\
    );
\m_axi_arlen[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => s_axi_arlen_ii(3),
      I1 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I3 => s_axi_arlen_ii(4),
      I4 => \m_axi_arlen[3]_INST_0_i_6_n_0\,
      O => upsized_length(3)
    );
\m_axi_arlen[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_arlen_ii(3),
      I1 => sr_arburst(1),
      I2 => sr_arburst(0),
      I3 => \^q\(33),
      I4 => s_axi_arlen_ii(2),
      O => \m_axi_arlen[3]_INST_0_i_4_n_0\
    );
\m_axi_arlen[3]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => sr_araddr(0),
      I1 => s_axi_arlen_ii(0),
      I2 => s_axi_arlen_ii(1),
      I3 => sr_araddr(1),
      O => \m_axi_arlen[3]_INST_0_i_5_n_0\
    );
\m_axi_arlen[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => s_axi_arlen_ii(5),
      I1 => s_axi_arlen_ii(6),
      I2 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I3 => sr_arsize(0),
      I4 => sr_arsize(1),
      I5 => sr_arsize(2),
      O => \m_axi_arlen[3]_INST_0_i_6_n_0\
    );
\m_axi_arlen[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555566656665666"
    )
        port map (
      I0 => \m_axi_arlen[4]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[4]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(5),
      I3 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I5 => s_axi_arlen_ii(4),
      O => \^in\(4)
    );
\m_axi_arlen[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F0800000"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      I1 => s_axi_arlen_ii(6),
      I2 => s_axi_arlen_ii(5),
      I3 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I4 => s_axi_arlen_ii(4),
      I5 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      O => \m_axi_arlen[4]_INST_0_i_1_n_0\
    );
\m_axi_arlen[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => s_axi_arlen_ii(6),
      I1 => s_axi_arlen_ii(7),
      I2 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I3 => sr_arsize(0),
      I4 => sr_arsize(1),
      I5 => sr_arsize(2),
      O => \m_axi_arlen[4]_INST_0_i_2_n_0\
    );
\m_axi_arlen[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07070F0F07F8F0F0"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      I1 => s_axi_arlen_ii(4),
      I2 => \m_axi_arlen[5]_INST_0_i_1_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I4 => s_axi_arlen_ii(5),
      I5 => \m_axi_arlen[5]_INST_0_i_2_n_0\,
      O => \^in\(5)
    );
\m_axi_arlen[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000000A0000000"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(6),
      I3 => s_axi_arlen_ii(4),
      I4 => s_axi_arlen_ii(5),
      I5 => s_axi_arlen_ii(7),
      O => \m_axi_arlen[5]_INST_0_i_1_n_0\
    );
\m_axi_arlen[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000AC0"
    )
        port map (
      I0 => s_axi_arlen_ii(6),
      I1 => s_axi_arlen_ii(7),
      I2 => sr_arsize(0),
      I3 => sr_arsize(1),
      I4 => sr_arsize(2),
      I5 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      O => \m_axi_arlen[5]_INST_0_i_2_n_0\
    );
\m_axi_arlen[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[6]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(7),
      I3 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I4 => s_axi_arlen_ii(6),
      O => \^in\(6)
    );
\m_axi_arlen[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000000A0000000"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I2 => s_axi_arlen_ii(6),
      I3 => s_axi_arlen_ii(4),
      I4 => s_axi_arlen_ii(5),
      I5 => s_axi_arlen_ii(7),
      O => \m_axi_arlen[6]_INST_0_i_1_n_0\
    );
\m_axi_arlen[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => sr_arsize(2),
      I2 => sr_arsize(1),
      I3 => \^q\(33),
      I4 => sr_arburst(0),
      I5 => sr_arburst(1),
      O => \m_axi_arlen[6]_INST_0_i_2_n_0\
    );
\m_axi_arlen[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      I1 => s_axi_arlen_ii(6),
      I2 => s_axi_arlen_ii(4),
      I3 => s_axi_arlen_ii(5),
      I4 => s_axi_arlen_ii(7),
      I5 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      O => \^in\(7)
    );
\m_axi_arlen[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_3_n_0\,
      I1 => s_axi_arlen_ii(2),
      I2 => \^q\(33),
      I3 => sr_arburst(0),
      I4 => sr_arburst(1),
      I5 => s_axi_arlen_ii(3),
      O => \m_axi_arlen[7]_INST_0_i_1_n_0\
    );
\m_axi_arlen[7]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => sr_arburst(1),
      I1 => sr_arburst(0),
      I2 => \^q\(33),
      O => \m_axi_arlen[7]_INST_0_i_2_n_0\
    );
\m_axi_arlen[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => s_axi_arlen_ii(1),
      I1 => sr_araddr(2),
      I2 => s_axi_arlen_ii(0),
      I3 => sr_arsize(0),
      I4 => sr_arsize(2),
      I5 => sr_arsize(1),
      O => \m_axi_arlen[7]_INST_0_i_3_n_0\
    );
\m_axi_arsize[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFE"
    )
        port map (
      I0 => sr_arsize(0),
      I1 => s_axi_arlen_ii(2),
      I2 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I3 => s_axi_arlen_ii(1),
      I4 => s_axi_arlen_ii(0),
      I5 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      O => m_axi_arsize(0)
    );
\m_axi_arsize[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFE"
    )
        port map (
      I0 => sr_arsize(1),
      I1 => s_axi_arlen_ii(2),
      I2 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I3 => s_axi_arlen_ii(1),
      I4 => s_axi_arlen_ii(0),
      I5 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      O => m_axi_arsize(1)
    );
\m_axi_arsize[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000100000000"
    )
        port map (
      I0 => s_axi_arlen_ii(2),
      I1 => \m_axi_araddr[1]_INST_0_i_2_n_0\,
      I2 => s_axi_arlen_ii(1),
      I3 => s_axi_arlen_ii(0),
      I4 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I5 => sr_arsize(2),
      O => m_axi_arsize(2)
    );
\m_payload_i[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_arvalid\,
      O => \m_payload_i[31]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(0),
      Q => sr_araddr(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(10),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(11),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(12),
      Q => \^q\(9),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(13),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(14),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(15),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(16),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(17),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(18),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(19),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(1),
      Q => sr_araddr(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(20),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(21),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(22),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(23),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(24),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(25),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(26),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(27),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(28),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(29),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(2),
      Q => sr_araddr(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(30),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(31),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(32),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(33),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(34),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(35),
      Q => sr_arsize(0),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(36),
      Q => sr_arsize(1),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(37),
      Q => sr_arsize(2),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(38),
      Q => sr_arburst(0),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(39),
      Q => sr_arburst(1),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(3),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(40),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(41),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(42),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(43),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(44),
      Q => s_axi_arlen_ii(0),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(45),
      Q => s_axi_arlen_ii(1),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(46),
      Q => s_axi_arlen_ii(2),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(47),
      Q => s_axi_arlen_ii(3),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(48),
      Q => s_axi_arlen_ii(4),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(49),
      Q => s_axi_arlen_ii(5),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(4),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(50),
      Q => s_axi_arlen_ii(6),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(51),
      Q => s_axi_arlen_ii(7),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(52),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(53),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(54),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(55),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(56),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(57),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(58),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(5),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(59),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(60),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(6),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(7),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(8),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[31]_i_1_n_0\,
      D => D(9),
      Q => \^q\(6),
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B100"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_ready_i_reg_0,
      I2 => s_axi_arvalid,
      I3 => \^aresetn_d_reg[1]_0\,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^sr_arvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5F0000"
    )
        port map (
      I0 => \^aresetn_d_reg[1]_0\,
      I1 => s_ready_i_reg_0,
      I2 => s_axi_arvalid,
      I3 => \^sr_arvalid\,
      I4 => \^aresetn_d_reg[0]_0\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_axi_arready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\ is
  port (
    s_ready_i_reg_0 : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    pop_mi_data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \out\ : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\ : entity is "axi_register_slice_v2_1_18_axic_register_slice";
end \design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\ is
  signal \m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal skid_buffer : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[16]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[17]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[18]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[19]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[20]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[21]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[22]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[23]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[24]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[25]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[26]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[27]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[28]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[29]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[30]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[31]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[32]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[33]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[34]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[35]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[36]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[37]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[38]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[39]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[40]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[41]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[42]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[43]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[44]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[45]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[46]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[47]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[48]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[49]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[50]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[51]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[52]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[53]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[54]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[55]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[56]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[57]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[58]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[59]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[60]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[61]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[62]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[63]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[64]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[65]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[66]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.first_mi_word_q_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m_payload_i[10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_payload_i[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_payload_i[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_payload_i[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_payload_i[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_payload_i[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_payload_i[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_payload_i[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_payload_i[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_payload_i[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_payload_i[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_payload_i[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_payload_i[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_payload_i[22]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_payload_i[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_payload_i[24]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_payload_i[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_payload_i[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_payload_i[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_payload_i[28]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_payload_i[29]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_payload_i[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_payload_i[30]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_payload_i[31]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_payload_i[32]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_payload_i[33]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_payload_i[34]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_payload_i[35]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_payload_i[36]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_payload_i[37]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_payload_i[38]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_payload_i[39]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_payload_i[40]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_payload_i[41]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_payload_i[42]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_payload_i[43]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_payload_i[45]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_payload_i[46]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_payload_i[47]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_payload_i[48]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_payload_i[49]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_payload_i[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_payload_i[50]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_payload_i[51]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_payload_i[52]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_payload_i[53]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_payload_i[54]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_payload_i[55]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_payload_i[56]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_payload_i[57]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_payload_i[58]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_payload_i[59]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_payload_i[60]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_payload_i[61]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_payload_i[62]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_payload_i[63]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_payload_i[64]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_payload_i[65]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_payload_i[66]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_payload_i[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_payload_i[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_payload_i[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_payload_i[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of s_ready_i_i_1 : label is "soft_lutpair0";
begin
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
\USE_RTL_LENGTH.first_mi_word_q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => \USE_RTL_LENGTH.first_mi_word_q_reg\,
      O => pop_mi_data
    );
\m_payload_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(0),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[0]\,
      O => skid_buffer(0)
    );
\m_payload_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(10),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[10]\,
      O => skid_buffer(10)
    );
\m_payload_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(11),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[11]\,
      O => skid_buffer(11)
    );
\m_payload_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(12),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[12]\,
      O => skid_buffer(12)
    );
\m_payload_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(13),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[13]\,
      O => skid_buffer(13)
    );
\m_payload_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(14),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[14]\,
      O => skid_buffer(14)
    );
\m_payload_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(15),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[15]\,
      O => skid_buffer(15)
    );
\m_payload_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(16),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[16]\,
      O => skid_buffer(16)
    );
\m_payload_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(17),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[17]\,
      O => skid_buffer(17)
    );
\m_payload_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(18),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[18]\,
      O => skid_buffer(18)
    );
\m_payload_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(19),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[19]\,
      O => skid_buffer(19)
    );
\m_payload_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(1),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[1]\,
      O => skid_buffer(1)
    );
\m_payload_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(20),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[20]\,
      O => skid_buffer(20)
    );
\m_payload_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(21),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[21]\,
      O => skid_buffer(21)
    );
\m_payload_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(22),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[22]\,
      O => skid_buffer(22)
    );
\m_payload_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(23),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[23]\,
      O => skid_buffer(23)
    );
\m_payload_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(24),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[24]\,
      O => skid_buffer(24)
    );
\m_payload_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(25),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[25]\,
      O => skid_buffer(25)
    );
\m_payload_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(26),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[26]\,
      O => skid_buffer(26)
    );
\m_payload_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(27),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[27]\,
      O => skid_buffer(27)
    );
\m_payload_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(28),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[28]\,
      O => skid_buffer(28)
    );
\m_payload_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(29),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[29]\,
      O => skid_buffer(29)
    );
\m_payload_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(2),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[2]\,
      O => skid_buffer(2)
    );
\m_payload_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(30),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[30]\,
      O => skid_buffer(30)
    );
\m_payload_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(31),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[31]\,
      O => skid_buffer(31)
    );
\m_payload_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(32),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[32]\,
      O => skid_buffer(32)
    );
\m_payload_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(33),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[33]\,
      O => skid_buffer(33)
    );
\m_payload_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(34),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[34]\,
      O => skid_buffer(34)
    );
\m_payload_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(35),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[35]\,
      O => skid_buffer(35)
    );
\m_payload_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(36),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[36]\,
      O => skid_buffer(36)
    );
\m_payload_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(37),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[37]\,
      O => skid_buffer(37)
    );
\m_payload_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(38),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[38]\,
      O => skid_buffer(38)
    );
\m_payload_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(39),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[39]\,
      O => skid_buffer(39)
    );
\m_payload_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(3),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[3]\,
      O => skid_buffer(3)
    );
\m_payload_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(40),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[40]\,
      O => skid_buffer(40)
    );
\m_payload_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(41),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[41]\,
      O => skid_buffer(41)
    );
\m_payload_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(42),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[42]\,
      O => skid_buffer(42)
    );
\m_payload_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(43),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[43]\,
      O => skid_buffer(43)
    );
\m_payload_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(44),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[44]\,
      O => skid_buffer(44)
    );
\m_payload_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(45),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[45]\,
      O => skid_buffer(45)
    );
\m_payload_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(46),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[46]\,
      O => skid_buffer(46)
    );
\m_payload_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(47),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[47]\,
      O => skid_buffer(47)
    );
\m_payload_i[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(48),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[48]\,
      O => skid_buffer(48)
    );
\m_payload_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(49),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[49]\,
      O => skid_buffer(49)
    );
\m_payload_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(4),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[4]\,
      O => skid_buffer(4)
    );
\m_payload_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(50),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[50]\,
      O => skid_buffer(50)
    );
\m_payload_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(51),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[51]\,
      O => skid_buffer(51)
    );
\m_payload_i[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(52),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[52]\,
      O => skid_buffer(52)
    );
\m_payload_i[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(53),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[53]\,
      O => skid_buffer(53)
    );
\m_payload_i[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(54),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[54]\,
      O => skid_buffer(54)
    );
\m_payload_i[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(55),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[55]\,
      O => skid_buffer(55)
    );
\m_payload_i[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(56),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[56]\,
      O => skid_buffer(56)
    );
\m_payload_i[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(57),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[57]\,
      O => skid_buffer(57)
    );
\m_payload_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(58),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[58]\,
      O => skid_buffer(58)
    );
\m_payload_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(59),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[59]\,
      O => skid_buffer(59)
    );
\m_payload_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(5),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[5]\,
      O => skid_buffer(5)
    );
\m_payload_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(60),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[60]\,
      O => skid_buffer(60)
    );
\m_payload_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(61),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[61]\,
      O => skid_buffer(61)
    );
\m_payload_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(62),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[62]\,
      O => skid_buffer(62)
    );
\m_payload_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(63),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[63]\,
      O => skid_buffer(63)
    );
\m_payload_i[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[64]\,
      O => skid_buffer(64)
    );
\m_payload_i[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[65]\,
      O => skid_buffer(65)
    );
\m_payload_i[66]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[66]\,
      O => skid_buffer(66)
    );
\m_payload_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(6),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[6]\,
      O => skid_buffer(6)
    );
\m_payload_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(7),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[7]\,
      O => skid_buffer(7)
    );
\m_payload_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(8),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[8]\,
      O => skid_buffer(8)
    );
\m_payload_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(9),
      I1 => \^s_ready_i_reg_0\,
      I2 => \skid_buffer_reg_n_0_[9]\,
      O => skid_buffer(9)
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(0),
      Q => Q(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(10),
      Q => Q(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(11),
      Q => Q(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(12),
      Q => Q(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(13),
      Q => Q(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(14),
      Q => Q(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(15),
      Q => Q(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(16),
      Q => Q(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(17),
      Q => Q(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(18),
      Q => Q(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(19),
      Q => Q(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(1),
      Q => Q(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(20),
      Q => Q(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(21),
      Q => Q(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(22),
      Q => Q(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(23),
      Q => Q(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(24),
      Q => Q(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(25),
      Q => Q(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(26),
      Q => Q(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(27),
      Q => Q(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(28),
      Q => Q(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(29),
      Q => Q(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(2),
      Q => Q(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(30),
      Q => Q(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(31),
      Q => Q(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(32),
      Q => Q(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(33),
      Q => Q(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(34),
      Q => Q(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(35),
      Q => Q(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(36),
      Q => Q(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(37),
      Q => Q(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(38),
      Q => Q(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(39),
      Q => Q(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(3),
      Q => Q(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(40),
      Q => Q(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(41),
      Q => Q(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(42),
      Q => Q(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(43),
      Q => Q(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(44),
      Q => Q(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(45),
      Q => Q(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(46),
      Q => Q(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(47),
      Q => Q(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(48),
      Q => Q(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(49),
      Q => Q(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(4),
      Q => Q(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(50),
      Q => Q(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(51),
      Q => Q(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(52),
      Q => Q(52),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(53),
      Q => Q(53),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(54),
      Q => Q(54),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(55),
      Q => Q(55),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(56),
      Q => Q(56),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(57),
      Q => Q(57),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(58),
      Q => Q(58),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(59),
      Q => Q(59),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(5),
      Q => Q(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(60),
      Q => Q(60),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(61),
      Q => Q(61),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(62),
      Q => Q(62),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(63),
      Q => Q(63),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(64),
      Q => Q(64),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(65),
      Q => Q(65),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(66),
      Q => Q(66),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(6),
      Q => Q(6),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(7),
      Q => Q(7),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(8),
      Q => Q(8),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => skid_buffer(9),
      Q => Q(9),
      R => '0'
    );
\m_valid_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD0000"
    )
        port map (
      I0 => \^s_ready_i_reg_0\,
      I1 => m_axi_rvalid,
      I2 => \^m_valid_i_reg_0\,
      I3 => \USE_RTL_LENGTH.first_mi_word_q_reg\,
      I4 => m_valid_i_reg_1,
      O => \m_valid_i_i_1__0_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \m_valid_i_i_1__0_n_0\,
      Q => \^m_valid_i_reg_0\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD0000"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => \USE_RTL_LENGTH.first_mi_word_q_reg\,
      I2 => \^s_ready_i_reg_0\,
      I3 => m_axi_rvalid,
      I4 => s_ready_i_reg_1,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_ready_i_reg_0\,
      R => '0'
    );
\skid_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(0),
      Q => \skid_buffer_reg_n_0_[0]\,
      R => '0'
    );
\skid_buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(10),
      Q => \skid_buffer_reg_n_0_[10]\,
      R => '0'
    );
\skid_buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(11),
      Q => \skid_buffer_reg_n_0_[11]\,
      R => '0'
    );
\skid_buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(12),
      Q => \skid_buffer_reg_n_0_[12]\,
      R => '0'
    );
\skid_buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(13),
      Q => \skid_buffer_reg_n_0_[13]\,
      R => '0'
    );
\skid_buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(14),
      Q => \skid_buffer_reg_n_0_[14]\,
      R => '0'
    );
\skid_buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(15),
      Q => \skid_buffer_reg_n_0_[15]\,
      R => '0'
    );
\skid_buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(16),
      Q => \skid_buffer_reg_n_0_[16]\,
      R => '0'
    );
\skid_buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(17),
      Q => \skid_buffer_reg_n_0_[17]\,
      R => '0'
    );
\skid_buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(18),
      Q => \skid_buffer_reg_n_0_[18]\,
      R => '0'
    );
\skid_buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(19),
      Q => \skid_buffer_reg_n_0_[19]\,
      R => '0'
    );
\skid_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(1),
      Q => \skid_buffer_reg_n_0_[1]\,
      R => '0'
    );
\skid_buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(20),
      Q => \skid_buffer_reg_n_0_[20]\,
      R => '0'
    );
\skid_buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(21),
      Q => \skid_buffer_reg_n_0_[21]\,
      R => '0'
    );
\skid_buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(22),
      Q => \skid_buffer_reg_n_0_[22]\,
      R => '0'
    );
\skid_buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(23),
      Q => \skid_buffer_reg_n_0_[23]\,
      R => '0'
    );
\skid_buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(24),
      Q => \skid_buffer_reg_n_0_[24]\,
      R => '0'
    );
\skid_buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(25),
      Q => \skid_buffer_reg_n_0_[25]\,
      R => '0'
    );
\skid_buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(26),
      Q => \skid_buffer_reg_n_0_[26]\,
      R => '0'
    );
\skid_buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(27),
      Q => \skid_buffer_reg_n_0_[27]\,
      R => '0'
    );
\skid_buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(28),
      Q => \skid_buffer_reg_n_0_[28]\,
      R => '0'
    );
\skid_buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(29),
      Q => \skid_buffer_reg_n_0_[29]\,
      R => '0'
    );
\skid_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(2),
      Q => \skid_buffer_reg_n_0_[2]\,
      R => '0'
    );
\skid_buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(30),
      Q => \skid_buffer_reg_n_0_[30]\,
      R => '0'
    );
\skid_buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(31),
      Q => \skid_buffer_reg_n_0_[31]\,
      R => '0'
    );
\skid_buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(32),
      Q => \skid_buffer_reg_n_0_[32]\,
      R => '0'
    );
\skid_buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(33),
      Q => \skid_buffer_reg_n_0_[33]\,
      R => '0'
    );
\skid_buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(34),
      Q => \skid_buffer_reg_n_0_[34]\,
      R => '0'
    );
\skid_buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(35),
      Q => \skid_buffer_reg_n_0_[35]\,
      R => '0'
    );
\skid_buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(36),
      Q => \skid_buffer_reg_n_0_[36]\,
      R => '0'
    );
\skid_buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(37),
      Q => \skid_buffer_reg_n_0_[37]\,
      R => '0'
    );
\skid_buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(38),
      Q => \skid_buffer_reg_n_0_[38]\,
      R => '0'
    );
\skid_buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(39),
      Q => \skid_buffer_reg_n_0_[39]\,
      R => '0'
    );
\skid_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(3),
      Q => \skid_buffer_reg_n_0_[3]\,
      R => '0'
    );
\skid_buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(40),
      Q => \skid_buffer_reg_n_0_[40]\,
      R => '0'
    );
\skid_buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(41),
      Q => \skid_buffer_reg_n_0_[41]\,
      R => '0'
    );
\skid_buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(42),
      Q => \skid_buffer_reg_n_0_[42]\,
      R => '0'
    );
\skid_buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(43),
      Q => \skid_buffer_reg_n_0_[43]\,
      R => '0'
    );
\skid_buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(44),
      Q => \skid_buffer_reg_n_0_[44]\,
      R => '0'
    );
\skid_buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(45),
      Q => \skid_buffer_reg_n_0_[45]\,
      R => '0'
    );
\skid_buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(46),
      Q => \skid_buffer_reg_n_0_[46]\,
      R => '0'
    );
\skid_buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(47),
      Q => \skid_buffer_reg_n_0_[47]\,
      R => '0'
    );
\skid_buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(48),
      Q => \skid_buffer_reg_n_0_[48]\,
      R => '0'
    );
\skid_buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(49),
      Q => \skid_buffer_reg_n_0_[49]\,
      R => '0'
    );
\skid_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(4),
      Q => \skid_buffer_reg_n_0_[4]\,
      R => '0'
    );
\skid_buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(50),
      Q => \skid_buffer_reg_n_0_[50]\,
      R => '0'
    );
\skid_buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(51),
      Q => \skid_buffer_reg_n_0_[51]\,
      R => '0'
    );
\skid_buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(52),
      Q => \skid_buffer_reg_n_0_[52]\,
      R => '0'
    );
\skid_buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(53),
      Q => \skid_buffer_reg_n_0_[53]\,
      R => '0'
    );
\skid_buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(54),
      Q => \skid_buffer_reg_n_0_[54]\,
      R => '0'
    );
\skid_buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(55),
      Q => \skid_buffer_reg_n_0_[55]\,
      R => '0'
    );
\skid_buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(56),
      Q => \skid_buffer_reg_n_0_[56]\,
      R => '0'
    );
\skid_buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(57),
      Q => \skid_buffer_reg_n_0_[57]\,
      R => '0'
    );
\skid_buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(58),
      Q => \skid_buffer_reg_n_0_[58]\,
      R => '0'
    );
\skid_buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(59),
      Q => \skid_buffer_reg_n_0_[59]\,
      R => '0'
    );
\skid_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(5),
      Q => \skid_buffer_reg_n_0_[5]\,
      R => '0'
    );
\skid_buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(60),
      Q => \skid_buffer_reg_n_0_[60]\,
      R => '0'
    );
\skid_buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(61),
      Q => \skid_buffer_reg_n_0_[61]\,
      R => '0'
    );
\skid_buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(62),
      Q => \skid_buffer_reg_n_0_[62]\,
      R => '0'
    );
\skid_buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(63),
      Q => \skid_buffer_reg_n_0_[63]\,
      R => '0'
    );
\skid_buffer_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rresp(0),
      Q => \skid_buffer_reg_n_0_[64]\,
      R => '0'
    );
\skid_buffer_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rresp(1),
      Q => \skid_buffer_reg_n_0_[65]\,
      R => '0'
    );
\skid_buffer_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rlast,
      Q => \skid_buffer_reg_n_0_[66]\,
      R => '0'
    );
\skid_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(6),
      Q => \skid_buffer_reg_n_0_[6]\,
      R => '0'
    );
\skid_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(7),
      Q => \skid_buffer_reg_n_0_[7]\,
      R => '0'
    );
\skid_buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(8),
      Q => \skid_buffer_reg_n_0_[8]\,
      R => '0'
    );
\skid_buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^s_ready_i_reg_0\,
      D => m_axi_rdata(9),
      Q => \skid_buffer_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo is
  port (
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC;
    s_axi_rready_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_15_in : out STD_LOGIC;
    \current_word_1_reg[0]\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\ : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg : out STD_LOGIC;
    cmd_push_block0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \current_word_1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    first_word : in STD_LOGIC;
    \pre_next_word_1_reg[2]\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : in STD_LOGIC;
    sr_arvalid : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    use_wrap_buffer : in STD_LOGIC;
    \USE_RTL_ADDR.addr_q[4]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mr_rvalid : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo;

architecture STRUCTURE of design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo is
  signal M_READY_I : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_complete_wrap\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_modified\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_offset\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \USE_READ.rd_cmd_packed_wrap\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\ : STD_LOGIC;
  signal cmd_last_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmd_step : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^current_word_1_reg[0]\ : STD_LOGIC;
  signal data_Exists_I : STD_LOGIC;
  signal data_Exists_I_i_2_n_0 : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \pre_next_word_1[2]_i_5_n_0\ : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_10_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_11_n_0 : STD_LOGIC;
  signal s_axi_rlast_INST_0_i_9_n_0 : STD_LOGIC;
  signal valid_Write : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_AXI_RDATA_I[63]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[2]_i_1\ : label is "soft_lutpair40";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][26]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 ";
  attribute SOFT_HLUTNM of \USE_RTL_VALID_WRITE.buffer_Full_q_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \current_word_1[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of data_Exists_I_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pre_next_word_1[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of s_axi_rlast_INST_0_i_9 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_ready_i_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of s_ready_i_i_4 : label is "soft_lutpair43";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\;
  \current_word_1_reg[0]\ <= \^current_word_1_reg[0]\;
  p_15_in <= \^p_15_in\;
\M_AXI_RDATA_I[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mr_rvalid,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_READ.rd_cmd_packed_wrap\,
      I3 => use_wrap_buffer,
      I4 => \USE_RTL_LENGTH.first_mi_word_q\,
      O => m_valid_i_reg(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0020FFFFFFFF"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => wrap_buffer_available,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\,
      I3 => \^current_word_1_reg[0]\,
      I4 => use_wrap_buffer,
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      O => M_READY_I
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q => cmd_step(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(0),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(1),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_offset\(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q => cmd_last_word(0),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q => cmd_last_word(1),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q => cmd_last_word(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_packed_wrap\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_complete_wrap\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_modified\,
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q => cmd_step(0),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q => cmd_step(1),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => M_READY_I,
      D => data_Exists_I,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      O => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55555565"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I1 => cmd_push_block,
      I2 => sr_arvalid,
      I3 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I4 => M_READY_I,
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => M_READY_I,
      I1 => valid_Write,
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I1 => M_READY_I,
      I2 => valid_Write,
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080800C8080"
    )
        port map (
      I0 => data_Exists_I_i_2_n_0,
      I1 => data_Exists_I,
      I2 => M_READY_I,
      I3 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I4 => sr_arvalid,
      I5 => cmd_push_block,
      O => \USE_RTL_ADDR.addr_q\
    );
\USE_RTL_ADDR.addr_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I3 => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\,
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000888888888"
    )
        port map (
      I0 => valid_Write,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_RTL_ADDR.addr_q[4]_i_4_n_0\,
      I3 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\,
      I4 => \USE_RTL_ADDR.addr_q[4]_i_5_n_0\,
      I5 => \^p_15_in\,
      O => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => use_wrap_buffer,
      I1 => s_axi_rlast_INST_0_i_11_n_0,
      I2 => \USE_RTL_ADDR.addr_q[4]_i_3_0\,
      I3 => cmd_last_word(2),
      I4 => \USE_RTL_ADDR.addr_q[4]_i_7_n_0\,
      O => \USE_RTL_ADDR.addr_q[4]_i_4_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => wrap_buffer_available,
      I1 => s_axi_rlast_INST_0_i_11_n_0,
      I2 => \USE_RTL_ADDR.addr_q[4]_i_3_0\,
      I3 => cmd_last_word(2),
      I4 => \USE_RTL_ADDR.addr_q[4]_i_7_n_0\,
      O => \USE_RTL_ADDR.addr_q[4]_i_5_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => cmd_last_word(0),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\,
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \s_axi_rdata[0]\(0),
      O => \USE_RTL_ADDR.addr_q[4]_i_7_n_0\
    );
\USE_RTL_ADDR.addr_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(0),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(1),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(2),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(3),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(4),
      R => SR(0)
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(0),
      Q => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I1 => sr_arvalid,
      I2 => cmd_push_block,
      O => valid_Write
    );
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(10),
      Q => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(11),
      Q => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(12),
      Q => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(13),
      Q => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(14),
      Q => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(15),
      Q => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(16),
      Q => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(17),
      Q => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(1),
      Q => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(18),
      Q => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(19),
      Q => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(20),
      Q => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(21),
      Q => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(22),
      Q => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(23),
      Q => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(24),
      Q => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(25),
      Q => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(26),
      Q => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(27),
      Q => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(2),
      Q => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(3),
      Q => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(4),
      Q => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(5),
      Q => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(6),
      Q => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(7),
      Q => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(8),
      Q => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => valid_Write,
      CLK => \out\,
      D => \in\(9),
      Q => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00040000"
    )
        port map (
      I0 => cmd_push_block,
      I1 => sr_arvalid,
      I2 => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\,
      I3 => M_READY_I,
      I4 => data_Exists_I,
      I5 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\,
      Q => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      R => SR(0)
    );
cmd_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I1 => cmd_push_block,
      I2 => sr_arvalid,
      I3 => m_axi_arready,
      O => cmd_push_block0
    );
\current_word_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \current_word_1_reg[2]\(0),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0)
    );
\current_word_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => \^q\(8),
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \current_word_1_reg[2]\(1),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(1)
    );
\current_word_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \^q\(9),
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \current_word_1_reg[2]\(2),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2)
    );
data_Exists_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4C4C4CFC4C4"
    )
        port map (
      I0 => M_READY_I,
      I1 => data_Exists_I,
      I2 => data_Exists_I_i_2_n_0,
      I3 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I4 => sr_arvalid,
      I5 => cmd_push_block,
      O => next_Data_Exists
    );
data_Exists_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      O => data_Exists_I_i_2_n_0
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => next_Data_Exists,
      Q => data_Exists_I,
      R => SR(0)
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sr_arvalid,
      I1 => cmd_push_block,
      I2 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => m_axi_arvalid
    );
\pre_next_word_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAA2AAA80008"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => \current_word_1_reg[2]\(0),
      I2 => \^q\(11),
      I3 => first_word,
      I4 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I5 => cmd_step(0),
      O => D(0)
    );
\pre_next_word_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882228222288828"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => cmd_step(1),
      I2 => \^q\(8),
      I3 => s_axi_rlast_INST_0_i_9_n_0,
      I4 => \current_word_1_reg[2]\(1),
      I5 => \pre_next_word_1[2]_i_5_n_0\,
      O => D(1)
    );
\pre_next_word_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => mr_rvalid,
      I3 => use_wrap_buffer,
      O => \^p_15_in\
    );
\pre_next_word_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828288228828282"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => cmd_step(2),
      I2 => \pre_next_word_1_reg[2]\,
      I3 => cmd_step(1),
      I4 => \pre_next_word_1_reg[2]_0\,
      I5 => \pre_next_word_1[2]_i_5_n_0\,
      O => D(2)
    );
\pre_next_word_1[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => cmd_step(0),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \current_word_1_reg[2]\(0),
      O => \pre_next_word_1[2]_i_5_n_0\
    );
\s_axi_rdata[31]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005457"
    )
        port map (
      I0 => \^q\(10),
      I1 => first_word,
      I2 => \^q\(11),
      I3 => \s_axi_rdata[0]\(2),
      I4 => \USE_READ.rd_cmd_offset\(2),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\
    );
s_axi_rlast_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999A9995"
    )
        port map (
      I0 => cmd_last_word(2),
      I1 => \^q\(10),
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \s_axi_rdata[0]\(2),
      O => s_axi_rlast_INST_0_i_10_n_0
    );
s_axi_rlast_INST_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => cmd_last_word(1),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\,
      I2 => first_word,
      I3 => \^q\(11),
      I4 => \s_axi_rdata[0]\(1),
      O => s_axi_rlast_INST_0_i_11_n_0
    );
s_axi_rlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47B8FFFF"
    )
        port map (
      I0 => \s_axi_rdata[0]\(0),
      I1 => s_axi_rlast_INST_0_i_9_n_0,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\,
      I3 => cmd_last_word(0),
      I4 => s_axi_rlast_INST_0_i_10_n_0,
      I5 => s_axi_rlast_INST_0_i_11_n_0,
      O => \^current_word_1_reg[0]\
    );
s_axi_rlast_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => first_word,
      O => s_axi_rlast_INST_0_i_9_n_0
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I1 => mr_rvalid,
      I2 => use_wrap_buffer,
      O => s_axi_rvalid
    );
\s_ready_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => cmd_push_block,
      I1 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I2 => s_ready_i_reg,
      I3 => m_axi_arready,
      O => cmd_push_block_reg
    );
s_ready_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(1),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2),
      I2 => \USE_READ.rd_cmd_complete_wrap\,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0),
      I4 => \USE_READ.rd_cmd_modified\,
      I5 => \^q\(11),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\
    );
s_ready_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      O => s_axi_rready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_dwidth_converter_v2_1_18_a_upsizer is
  port (
    \USE_READ.rd_cmd_valid\ : out STD_LOGIC;
    s_axi_rready_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_15_in : out STD_LOGIC;
    \current_word_1_reg[0]\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\ : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \current_word_1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    first_word : in STD_LOGIC;
    \pre_next_word_1_reg[2]\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : in STD_LOGIC;
    sr_arvalid : in STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    use_wrap_buffer : in STD_LOGIC;
    \USE_RTL_ADDR.addr_q[4]_i_3\ : in STD_LOGIC;
    \s_axi_rdata[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mr_rvalid : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end design_1_auto_us_0_axi_dwidth_converter_v2_1_18_a_upsizer;

architecture STRUCTURE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_a_upsizer is
  signal cmd_push_block : STD_LOGIC;
  signal cmd_push_block0 : STD_LOGIC;
begin
\GEN_CMD_QUEUE.cmd_queue\: entity work.design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ => \USE_READ.rd_cmd_valid\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      \USE_RTL_ADDR.addr_q[4]_i_3_0\ => \USE_RTL_ADDR.addr_q[4]_i_3\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      cmd_push_block => cmd_push_block,
      cmd_push_block0 => cmd_push_block0,
      cmd_push_block_reg => cmd_push_block_reg_0,
      \current_word_1_reg[0]\ => \current_word_1_reg[0]\,
      \current_word_1_reg[2]\(2 downto 0) => \current_word_1_reg[2]\(2 downto 0),
      first_word => first_word,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_valid_i_reg(0) => m_valid_i_reg(0),
      mr_rvalid => mr_rvalid,
      \out\ => \out\,
      p_15_in => p_15_in,
      \pre_next_word_1_reg[2]\ => \pre_next_word_1_reg[2]\,
      \pre_next_word_1_reg[2]_0\ => \pre_next_word_1_reg[2]_0\,
      \s_axi_rdata[0]\(2 downto 0) => \s_axi_rdata[0]\(2 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_0 => s_axi_rready_0,
      s_axi_rvalid => s_axi_rvalid,
      s_ready_i_reg => s_ready_i_reg,
      sr_arvalid => sr_arvalid,
      use_wrap_buffer => use_wrap_buffer,
      wrap_buffer_available => wrap_buffer_available
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice is
  port (
    s_ready_i_reg : out STD_LOGIC;
    mr_rvalid : out STD_LOGIC;
    pop_mi_data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \out\ : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice;

architecture STRUCTURE of design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice is
begin
\r.r_pipe\: entity work.\design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2\
     port map (
      E(0) => E(0),
      Q(66 downto 0) => Q(66 downto 0),
      \USE_RTL_LENGTH.first_mi_word_q_reg\ => \USE_RTL_LENGTH.first_mi_word_q_reg\,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_valid_i_reg_0 => mr_rvalid,
      m_valid_i_reg_1 => m_valid_i_reg,
      \out\ => \out\,
      pop_mi_data => pop_mi_data,
      s_ready_i_reg_0 => s_ready_i_reg,
      s_ready_i_reg_1 => s_ready_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice__parameterized0\ is
  port (
    \aresetn_d_reg[0]\ : out STD_LOGIC;
    \aresetn_d_reg[1]\ : out STD_LOGIC;
    sr_arvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \aresetn_d_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice__parameterized0\ : entity is "axi_register_slice_v2_1_18_axi_register_slice";
end \design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice__parameterized0\ is
begin
\ar.ar_pipe\: entity work.design_1_auto_us_0_axi_register_slice_v2_1_18_axic_register_slice
     port map (
      D(60 downto 0) => D(60 downto 0),
      Q(44 downto 0) => Q(44 downto 0),
      \aresetn_d_reg[0]_0\ => \aresetn_d_reg[0]\,
      \aresetn_d_reg[1]_0\ => \aresetn_d_reg[1]\,
      \aresetn_d_reg[1]_1\ => \aresetn_d_reg[1]_0\,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_araddr(2 downto 0) => m_axi_araddr(2 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      \out\ => \out\,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg_0 => s_ready_i_reg,
      sr_arvalid => sr_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_dwidth_converter_v2_1_18_axi_upsizer is
  port (
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_ready_i_reg : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 44 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \M_AXI_RDATA_I_reg[0]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
end design_1_auto_us_0_axi_dwidth_converter_v2_1_18_axi_upsizer;

architecture STRUCTURE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_axi_upsizer is
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_10\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_11\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_12\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_13\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_14\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_15\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_16\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_17\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_18\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_19\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_20\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_21\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_22\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_23\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_24\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_25\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_26\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_27\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_28\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_29\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_30\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_31\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_32\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_33\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_34\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_35\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_36\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_37\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_38\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_39\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_40\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_41\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_42\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_43\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_44\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_45\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_46\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_47\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_48\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_49\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_50\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_51\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_52\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_53\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_54\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_55\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_56\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_57\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_58\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_59\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_6\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_60\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_61\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_62\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_63\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_64\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_65\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_66\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_67\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_68\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_69\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_9\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_1\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_13\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_46\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_9\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_fix\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_valid\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_1\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_11\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_12\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_13\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_14\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_15\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_16\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_17\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_22\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_23\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_26\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_6\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_9\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.first_mi_word_q\ : STD_LOGIC;
  signal cmd_complete_wrap_i : STD_LOGIC;
  signal cmd_first_word_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmd_fix_i : STD_LOGIC;
  signal cmd_modified_i : STD_LOGIC;
  signal cmd_packed_wrap_i : STD_LOGIC;
  signal current_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal first_word : STD_LOGIC;
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mr_rresp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mr_rvalid : STD_LOGIC;
  signal next_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal p_7_in : STD_LOGIC;
  signal pop_mi_data : STD_LOGIC;
  signal pre_next_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pre_next_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r.r_pipe/p_1_in\ : STD_LOGIC;
  signal si_register_slice_inst_n_0 : STD_LOGIC;
  signal si_register_slice_inst_n_1 : STD_LOGIC;
  signal si_register_slice_inst_n_68 : STD_LOGIC;
  signal si_register_slice_inst_n_69 : STD_LOGIC;
  signal si_register_slice_inst_n_70 : STD_LOGIC;
  signal si_register_slice_inst_n_71 : STD_LOGIC;
  signal si_register_slice_inst_n_72 : STD_LOGIC;
  signal si_register_slice_inst_n_73 : STD_LOGIC;
  signal sr_arvalid : STD_LOGIC;
  signal use_wrap_buffer : STD_LOGIC;
  signal wrap_buffer_available : STD_LOGIC;
begin
  m_axi_arlen(7 downto 0) <= \^m_axi_arlen\(7 downto 0);
\USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst\: entity work.design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice
     port map (
      E(0) => \r.r_pipe/p_1_in\,
      Q(66) => \^m_axi_rlast\,
      Q(65 downto 64) => mr_rresp(1 downto 0),
      Q(63) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_6\,
      Q(62) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_7\,
      Q(61) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_8\,
      Q(60) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_9\,
      Q(59) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_10\,
      Q(58) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_11\,
      Q(57) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_12\,
      Q(56) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_13\,
      Q(55) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_14\,
      Q(54) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_15\,
      Q(53) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_16\,
      Q(52) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_17\,
      Q(51) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_18\,
      Q(50) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_19\,
      Q(49) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_20\,
      Q(48) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_21\,
      Q(47) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_22\,
      Q(46) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_23\,
      Q(45) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_24\,
      Q(44) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_25\,
      Q(43) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_26\,
      Q(42) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_27\,
      Q(41) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_28\,
      Q(40) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_29\,
      Q(39) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_30\,
      Q(38) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_31\,
      Q(37) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_32\,
      Q(36) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_33\,
      Q(35) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_34\,
      Q(34) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_35\,
      Q(33) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_36\,
      Q(32) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_37\,
      Q(31) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_38\,
      Q(30) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_39\,
      Q(29) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_40\,
      Q(28) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_41\,
      Q(27) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_42\,
      Q(26) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_43\,
      Q(25) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_44\,
      Q(24) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_45\,
      Q(23) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_46\,
      Q(22) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_47\,
      Q(21) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_48\,
      Q(20) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_49\,
      Q(19) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_50\,
      Q(18) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_51\,
      Q(17) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_52\,
      Q(16) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_53\,
      Q(15) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_54\,
      Q(14) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_55\,
      Q(13) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_56\,
      Q(12) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_57\,
      Q(11) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_58\,
      Q(10) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_59\,
      Q(9) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_60\,
      Q(8) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_61\,
      Q(7) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_62\,
      Q(6) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_63\,
      Q(5) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_64\,
      Q(4) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_65\,
      Q(3) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_66\,
      Q(2) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_67\,
      Q(1) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_68\,
      Q(0) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_69\,
      \USE_RTL_LENGTH.first_mi_word_q_reg\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_7\,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_valid_i_reg => si_register_slice_inst_n_1,
      mr_rvalid => mr_rvalid,
      \out\ => \out\,
      pop_mi_data => pop_mi_data,
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0 => si_register_slice_inst_n_0
    );
\USE_READ.gen_non_fifo_r_upsizer.read_data_inst\: entity work.design_1_auto_us_0_axi_dwidth_converter_v2_1_18_r_upsizer
     port map (
      D(2 downto 0) => pre_next_word(2 downto 0),
      E(0) => \r.r_pipe/p_1_in\,
      \M_AXI_RDATA_I_reg[0]_0\ => \M_AXI_RDATA_I_reg[0]\,
      \M_AXI_RDATA_I_reg[63]_0\(0) => p_7_in,
      Q(66) => \^m_axi_rlast\,
      Q(65 downto 64) => mr_rresp(1 downto 0),
      Q(63) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_6\,
      Q(62) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_7\,
      Q(61) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_8\,
      Q(60) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_9\,
      Q(59) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_10\,
      Q(58) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_11\,
      Q(57) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_12\,
      Q(56) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_13\,
      Q(55) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_14\,
      Q(54) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_15\,
      Q(53) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_16\,
      Q(52) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_17\,
      Q(51) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_18\,
      Q(50) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_19\,
      Q(49) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_20\,
      Q(48) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_21\,
      Q(47) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_22\,
      Q(46) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_23\,
      Q(45) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_24\,
      Q(44) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_25\,
      Q(43) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_26\,
      Q(42) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_27\,
      Q(41) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_28\,
      Q(40) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_29\,
      Q(39) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_30\,
      Q(38) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_31\,
      Q(37) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_32\,
      Q(36) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_33\,
      Q(35) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_34\,
      Q(34) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_35\,
      Q(33) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_36\,
      Q(32) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_37\,
      Q(31) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_38\,
      Q(30) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_39\,
      Q(29) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_40\,
      Q(28) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_41\,
      Q(27) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_42\,
      Q(26) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_43\,
      Q(25) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_44\,
      Q(24) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_45\,
      Q(23) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_46\,
      Q(22) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_47\,
      Q(21) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_48\,
      Q(20) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_49\,
      Q(19) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_50\,
      Q(18) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_51\,
      Q(17) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_52\,
      Q(16) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_53\,
      Q(15) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_54\,
      Q(14) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_55\,
      Q(13) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_56\,
      Q(12) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_57\,
      Q(11) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_58\,
      Q(10) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_59\,
      Q(9) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_60\,
      Q(8) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_61\,
      Q(7) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_62\,
      Q(6) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_63\,
      Q(5) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_64\,
      Q(4) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_65\,
      Q(3) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_66\,
      Q(2) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_67\,
      Q(1) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_68\,
      Q(0) => \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst_n_69\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_8\,
      \USE_READ.rd_cmd_valid\ => \USE_READ.rd_cmd_valid\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      \current_word_1_reg[2]_0\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_46\,
      \current_word_1_reg[2]_1\(2 downto 0) => current_word_1(2 downto 0),
      \current_word_1_reg[2]_2\(2 downto 0) => next_word(2 downto 0),
      first_word => first_word,
      first_word_reg_0 => \USE_READ.read_addr_inst_n_22\,
      mr_rvalid => mr_rvalid,
      \out\ => \out\,
      p_15_in => p_15_in,
      pop_mi_data => pop_mi_data,
      \pre_next_word_1_reg[1]_0\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_9\,
      \pre_next_word_1_reg[2]_0\(2 downto 0) => pre_next_word_1(2 downto 0),
      \pre_next_word_1_reg[2]_1\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_13\,
      \pre_next_word_1_reg[2]_2\(11) => \USE_READ.rd_cmd_fix\,
      \pre_next_word_1_reg[2]_2\(10) => \USE_READ.read_addr_inst_n_6\,
      \pre_next_word_1_reg[2]_2\(9) => \USE_READ.read_addr_inst_n_7\,
      \pre_next_word_1_reg[2]_2\(8) => \USE_READ.read_addr_inst_n_8\,
      \pre_next_word_1_reg[2]_2\(7) => \USE_READ.read_addr_inst_n_9\,
      \pre_next_word_1_reg[2]_2\(6) => \USE_READ.read_addr_inst_n_10\,
      \pre_next_word_1_reg[2]_2\(5) => \USE_READ.read_addr_inst_n_11\,
      \pre_next_word_1_reg[2]_2\(4) => \USE_READ.read_addr_inst_n_12\,
      \pre_next_word_1_reg[2]_2\(3) => \USE_READ.read_addr_inst_n_13\,
      \pre_next_word_1_reg[2]_2\(2) => \USE_READ.read_addr_inst_n_14\,
      \pre_next_word_1_reg[2]_2\(1) => \USE_READ.read_addr_inst_n_15\,
      \pre_next_word_1_reg[2]_2\(0) => \USE_READ.read_addr_inst_n_16\,
      s_axi_aresetn => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_1\,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rdata_0_sp_1 => \USE_READ.read_addr_inst_n_23\,
      s_axi_rlast => s_axi_rlast,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      use_wrap_buffer => use_wrap_buffer,
      use_wrap_buffer_reg_0 => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_7\,
      use_wrap_buffer_reg_1 => \USE_READ.read_addr_inst_n_17\,
      use_wrap_buffer_reg_2 => \USE_READ.read_addr_inst_n_1\,
      wrap_buffer_available => wrap_buffer_available
    );
\USE_READ.read_addr_inst\: entity work.design_1_auto_us_0_axi_dwidth_converter_v2_1_18_a_upsizer
     port map (
      D(2 downto 0) => pre_next_word(2 downto 0),
      Q(11) => \USE_READ.rd_cmd_fix\,
      Q(10) => \USE_READ.read_addr_inst_n_6\,
      Q(9) => \USE_READ.read_addr_inst_n_7\,
      Q(8) => \USE_READ.read_addr_inst_n_8\,
      Q(7) => \USE_READ.read_addr_inst_n_9\,
      Q(6) => \USE_READ.read_addr_inst_n_10\,
      Q(5) => \USE_READ.read_addr_inst_n_11\,
      Q(4) => \USE_READ.read_addr_inst_n_12\,
      Q(3) => \USE_READ.read_addr_inst_n_13\,
      Q(2) => \USE_READ.read_addr_inst_n_14\,
      Q(1) => \USE_READ.read_addr_inst_n_15\,
      Q(0) => \USE_READ.read_addr_inst_n_16\,
      SR(0) => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_1\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0) => next_word(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\ => \USE_READ.read_addr_inst_n_23\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\ => \USE_READ.read_addr_inst_n_17\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_8\,
      \USE_READ.rd_cmd_valid\ => \USE_READ.rd_cmd_valid\,
      \USE_RTL_ADDR.addr_q[4]_i_3\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_46\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      cmd_push_block_reg_0 => \USE_READ.read_addr_inst_n_26\,
      \current_word_1_reg[0]\ => \USE_READ.read_addr_inst_n_22\,
      \current_word_1_reg[2]\(2 downto 0) => pre_next_word_1(2 downto 0),
      first_word => first_word,
      \in\(27) => cmd_fix_i,
      \in\(26) => cmd_modified_i,
      \in\(25) => cmd_complete_wrap_i,
      \in\(24) => cmd_packed_wrap_i,
      \in\(23 downto 21) => cmd_first_word_i(2 downto 0),
      \in\(20 downto 14) => p_1_out(22 downto 16),
      \in\(13) => si_register_slice_inst_n_68,
      \in\(12) => si_register_slice_inst_n_69,
      \in\(11) => si_register_slice_inst_n_70,
      \in\(10) => si_register_slice_inst_n_71,
      \in\(9) => si_register_slice_inst_n_72,
      \in\(8) => si_register_slice_inst_n_73,
      \in\(7 downto 0) => \^m_axi_arlen\(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_valid_i_reg(0) => p_7_in,
      mr_rvalid => mr_rvalid,
      \out\ => \out\,
      p_15_in => p_15_in,
      \pre_next_word_1_reg[2]\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_13\,
      \pre_next_word_1_reg[2]_0\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_9\,
      \s_axi_rdata[0]\(2 downto 0) => current_word_1(2 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_0 => \USE_READ.read_addr_inst_n_1\,
      s_axi_rvalid => s_axi_rvalid,
      s_ready_i_reg => \M_AXI_RDATA_I_reg[0]\,
      sr_arvalid => sr_arvalid,
      use_wrap_buffer => use_wrap_buffer,
      wrap_buffer_available => wrap_buffer_available
    );
si_register_slice_inst: entity work.\design_1_auto_us_0_axi_register_slice_v2_1_18_axi_register_slice__parameterized0\
     port map (
      D(60 downto 0) => D(60 downto 0),
      Q(44 downto 0) => Q(44 downto 0),
      \aresetn_d_reg[0]\ => si_register_slice_inst_n_0,
      \aresetn_d_reg[1]\ => si_register_slice_inst_n_1,
      \aresetn_d_reg[1]_0\ => \USE_READ.gen_non_fifo_r_upsizer.read_data_inst_n_1\,
      \in\(27) => cmd_fix_i,
      \in\(26) => cmd_modified_i,
      \in\(25) => cmd_complete_wrap_i,
      \in\(24) => cmd_packed_wrap_i,
      \in\(23 downto 21) => cmd_first_word_i(2 downto 0),
      \in\(20 downto 14) => p_1_out(22 downto 16),
      \in\(13) => si_register_slice_inst_n_68,
      \in\(12) => si_register_slice_inst_n_69,
      \in\(11) => si_register_slice_inst_n_70,
      \in\(10) => si_register_slice_inst_n_71,
      \in\(9) => si_register_slice_inst_n_72,
      \in\(8) => si_register_slice_inst_n_73,
      \in\(7 downto 0) => \^m_axi_arlen\(7 downto 0),
      m_axi_araddr(2 downto 0) => m_axi_araddr(2 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      \out\ => \out\,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => \USE_READ.read_addr_inst_n_26\,
      sr_arvalid => sr_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is "zynq";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 3;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 64;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 2;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top : entity is 16;
end design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top;

architecture STRUCTURE of design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top is
  signal \<const0>\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of m_axi_aclk : signal is "true";
  attribute keep of m_axi_aresetn : signal is "true";
  attribute keep of s_axi_aclk : signal is "true";
  attribute keep of s_axi_aresetn : signal is "true";
begin
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_upsizer.gen_full_upsizer.axi_upsizer_inst\: entity work.design_1_auto_us_0_axi_dwidth_converter_v2_1_18_axi_upsizer
     port map (
      D(60 downto 57) => s_axi_arregion(3 downto 0),
      D(56 downto 53) => s_axi_arqos(3 downto 0),
      D(52) => s_axi_arlock(0),
      D(51 downto 44) => s_axi_arlen(7 downto 0),
      D(43 downto 40) => s_axi_arcache(3 downto 0),
      D(39 downto 38) => s_axi_arburst(1 downto 0),
      D(37 downto 35) => s_axi_arsize(2 downto 0),
      D(34 downto 32) => s_axi_arprot(2 downto 0),
      D(31 downto 0) => s_axi_araddr(31 downto 0),
      \M_AXI_RDATA_I_reg[0]\ => s_axi_aresetn,
      Q(44 downto 41) => m_axi_arregion(3 downto 0),
      Q(40 downto 37) => m_axi_arqos(3 downto 0),
      Q(36) => m_axi_arlock(0),
      Q(35 downto 32) => m_axi_arcache(3 downto 0),
      Q(31 downto 29) => m_axi_arprot(2 downto 0),
      Q(28 downto 0) => m_axi_araddr(31 downto 3),
      m_axi_araddr(2 downto 0) => m_axi_araddr(2 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => s_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_ready_i_reg => m_axi_rready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_auto_us_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_auto_us_0 : entity is "design_1_auto_us_0,axi_dwidth_converter_v2_1_18_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_auto_us_0 : entity is "axi_dwidth_converter_v2_1_18_top,Vivado 2018.3";
end design_1_auto_us_0;

architecture STRUCTURE of design_1_auto_us_0 is
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 0;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 3;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 2;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 16;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME SI_CLK, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute X_INTERFACE_INFO of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
begin
inst: entity work.design_1_auto_us_0_axi_dwidth_converter_v2_1_18_top
     port map (
      m_axi_aclk => '0',
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_aresetn => '0',
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '1',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => '0'
    );
end STRUCTURE;
