// Seed: 2451235896
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output tri id_3
);
  assign id_3 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input logic id_1,
    input wand id_2,
    input tri0 id_3,
    output wor id_4
);
  logic id_6;
  logic id_7;
  assign id_6 = 1;
  always @(posedge id_2) if (1) force id_6 = 1;
  assign id_6 = id_1;
  wire id_8;
  assign id_7 = id_1;
  final begin
    id_6 <= 1;
  end
  module_0(
      id_2, id_2, id_3, id_0
  );
endmodule
