$comment
	File created using the following command:
		vcd file mbr_bloco_arit_4b.msim.vcd -direction
$end
$date
	Tue Nov 07 18:56:16 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mbr_bloco_arit_4b_vlg_vec_tst $end
$var reg 4 ! B [3:0] $end
$var reg 1 " c0 $end
$var wire 1 # S [3] $end
$var wire 1 $ S [2] $end
$var wire 1 % S [1] $end
$var wire 1 & S [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . S[3]~output_o $end
$var wire 1 / S[2]~output_o $end
$var wire 1 0 S[1]~output_o $end
$var wire 1 1 S[0]~output_o $end
$var wire 1 2 c0~input_o $end
$var wire 1 3 B[3]~input_o $end
$var wire 1 4 inst|inst6~combout $end
$var wire 1 5 B[2]~input_o $end
$var wire 1 6 inst|inst5~combout $end
$var wire 1 7 B[1]~input_o $end
$var wire 1 8 inst|inst4~combout $end
$var wire 1 9 B[0]~input_o $end
$var wire 1 : inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#50000
b1 !
19
0'
1:
11
1&
#100000
b11 !
1"
b10 !
09
17
12
1'
16
14
1/
1.
1$
1#
#150000
b11 !
19
0'
0:
01
0&
#200000
b111 !
b101 !
0"
b100 !
09
07
15
02
1'
04
0.
0#
#250000
b101 !
19
0'
1:
11
1&
#300000
b111 !
1"
b110 !
09
17
12
1'
06
14
0/
1.
0$
1#
#350000
b111 !
19
0'
0:
01
0&
#400000
b1111 !
b1011 !
b1001 !
0"
b1000 !
09
07
05
13
02
1'
#450000
b1001 !
19
0'
1:
11
1&
#500000
b1011 !
1"
b1010 !
09
17
12
1'
16
04
1/
0.
1$
0#
#550000
b1011 !
19
0'
0:
01
0&
#600000
b1111 !
b1101 !
0"
b1100 !
09
07
15
02
1'
14
1.
1#
#650000
b1101 !
19
0'
1:
11
1&
#700000
b1111 !
1"
b1110 !
09
17
12
1'
06
04
0/
0.
0$
0#
#750000
b1111 !
19
0'
0:
01
0&
#800000
b111 !
b11 !
b1 !
0"
b0 !
09
07
05
03
02
1'
#850000
b1 !
19
0'
1:
11
1&
#900000
b11 !
1"
b10 !
09
17
12
1'
16
14
1/
1.
1$
1#
#950000
b11 !
19
0'
0:
01
0&
#1000000
