-- clkctrl_tb.vhd

-- Generated using ACDS version 22.1 917

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clkctrl_tb is
end entity clkctrl_tb;

architecture rtl of clkctrl_tb is
	component clkctrl is
		port (
			inclk  : in  std_logic := 'X'; -- inclk
			ena    : in  std_logic := 'X'; -- ena
			outclk : out std_logic         -- outclk
		);
	end component clkctrl;

begin

	clkctrl_inst : component clkctrl
		port map (
			inclk  => open, --  altclkctrl_input.inclk
			ena    => open, --                  .ena
			outclk => open  -- altclkctrl_output.outclk
		);

end architecture rtl; -- of clkctrl_tb
