/* Generated by Yosys 0.18+10 (git sha1 7242e9404, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:2" *)
module rams_sp_reg_addr_1024x32(clk, we, di, dout, addr);
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[10] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[11] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[12] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[13] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[14] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[15] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[16] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[17] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[18] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[19] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[1] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[20] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[21] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[22] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[23] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[24] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[25] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[26] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[27] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[28] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[29] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[2] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[30] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[31] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[3] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[4] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[5] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[6] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[7] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[8] ;
  wire \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[9] ;
  wire \$abc$1446$abc$822$lo00 ;
  wire \$abc$1446$abc$822$lo01 ;
  wire \$abc$1446$abc$822$lo02 ;
  wire \$abc$1446$abc$822$lo03 ;
  wire \$abc$1446$abc$822$lo04 ;
  wire \$abc$1446$abc$822$lo05 ;
  wire \$abc$1446$abc$822$lo06 ;
  wire \$abc$1446$abc$822$lo07 ;
  wire \$abc$1446$abc$822$lo08 ;
  wire \$abc$1446$abc$822$lo09 ;
  wire \$abc$1446$abc$822$lo10 ;
  wire \$abc$1446$abc$822$lo11 ;
  wire \$abc$1446$abc$822$lo12 ;
  wire \$abc$1446$abc$822$lo13 ;
  wire \$abc$1446$abc$822$lo14 ;
  wire \$abc$1446$abc$822$lo15 ;
  wire \$abc$1446$abc$822$lo16 ;
  wire \$abc$1446$abc$822$lo17 ;
  wire \$abc$1446$abc$822$lo18 ;
  wire \$abc$1446$abc$822$lo19 ;
  wire \$abc$1446$abc$822$lo20 ;
  wire \$abc$1446$abc$822$lo21 ;
  wire \$abc$1446$abc$822$lo22 ;
  wire \$abc$1446$abc$822$lo23 ;
  wire \$abc$1446$abc$822$lo24 ;
  wire \$abc$1446$abc$822$lo25 ;
  wire \$abc$1446$abc$822$lo26 ;
  wire \$abc$1446$abc$822$lo27 ;
  wire \$abc$1446$abc$822$lo28 ;
  wire \$abc$1446$abc$822$lo29 ;
  wire \$abc$1446$abc$822$lo30 ;
  wire \$abc$1446$abc$822$lo31 ;
  wire \$abc$1446$abc$822$lo32 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:347.14-347.26" *)
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$techmap43\RAM.0.0.0.A1DATA_TOTAL ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:338.14-338.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap43\RAM.0.0.0.DOBDO ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:5" *)
  input [9:0] addr;
  wire [9:0] addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:3" *)
  input clk;
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:6" *)
  input [31:0] di;
  wire [31:0] di;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:7" *)
  output [31:0] dout;
  wire [31:0] dout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/Single_port_rams/rams_sp_reg_addr_1024x32/results_dir/.././rtl/rams_sp_reg_addr_1024x32.v:4" *)
  input we;
  wire we;
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1447  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0] , \$abc$1446$abc$822$lo00  }),
    .Y(dout[0])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1448  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo01 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[1]  }),
    .Y(dout[1])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1449  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo02 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[2]  }),
    .Y(dout[2])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1450  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo03 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[3]  }),
    .Y(dout[3])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1451  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo04 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[4]  }),
    .Y(dout[4])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1452  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo05 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[5]  }),
    .Y(dout[5])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1453  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo06 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[6]  }),
    .Y(dout[6])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1454  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo07 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[7]  }),
    .Y(dout[7])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1455  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo08 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[8]  }),
    .Y(dout[8])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1456  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo09 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[9]  }),
    .Y(dout[9])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1457  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo10 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[10]  }),
    .Y(dout[10])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1458  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo11 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[11]  }),
    .Y(dout[11])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1459  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo12 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[12]  }),
    .Y(dout[12])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1460  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo13 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[13]  }),
    .Y(dout[13])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1461  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo14 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[14]  }),
    .Y(dout[14])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1462  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo15 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[15]  }),
    .Y(dout[15])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1463  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo16 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[16]  }),
    .Y(dout[16])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1464  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo17 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[17]  }),
    .Y(dout[17])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1465  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo18 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[18]  }),
    .Y(dout[18])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1466  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo19 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[19]  }),
    .Y(dout[19])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1467  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo20 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[20]  }),
    .Y(dout[20])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1468  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo21 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[21]  }),
    .Y(dout[21])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1469  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo22 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[22]  }),
    .Y(dout[22])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1470  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo23 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[23]  }),
    .Y(dout[23])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1471  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo24 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[24]  }),
    .Y(dout[24])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1472  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo25 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[25]  }),
    .Y(dout[25])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1473  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo26 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[26]  }),
    .Y(dout[26])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1474  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo27 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[27]  }),
    .Y(dout[27])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1475  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo28 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[28]  }),
    .Y(dout[28])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1476  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo29 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[29]  }),
    .Y(dout[29])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1477  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo30 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[30]  }),
    .Y(dout[30])
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) \$abc$1446$auto$blifparse.cc:515:parse_blif$1478  (
    .A({ \$abc$1446$abc$822$lo32 , \$abc$1446$abc$822$lo31 , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[31]  }),
    .Y(dout[31])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$823  (
    .C(clk),
    .D(di[0]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo00 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$824  (
    .C(clk),
    .D(di[1]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo01 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$825  (
    .C(clk),
    .D(di[2]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo02 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$826  (
    .C(clk),
    .D(di[3]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo03 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$827  (
    .C(clk),
    .D(di[4]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo04 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$828  (
    .C(clk),
    .D(di[5]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo05 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$829  (
    .C(clk),
    .D(di[6]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo06 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$830  (
    .C(clk),
    .D(di[7]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo07 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$831  (
    .C(clk),
    .D(di[8]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo08 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$832  (
    .C(clk),
    .D(di[9]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo09 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$833  (
    .C(clk),
    .D(di[10]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo10 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$834  (
    .C(clk),
    .D(di[11]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo11 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$835  (
    .C(clk),
    .D(di[12]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo12 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$836  (
    .C(clk),
    .D(di[13]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo13 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$837  (
    .C(clk),
    .D(di[14]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo14 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$838  (
    .C(clk),
    .D(di[15]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo15 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$839  (
    .C(clk),
    .D(di[16]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo16 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$840  (
    .C(clk),
    .D(di[17]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo17 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$841  (
    .C(clk),
    .D(di[18]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo18 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$842  (
    .C(clk),
    .D(di[19]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo19 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$843  (
    .C(clk),
    .D(di[20]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo20 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$844  (
    .C(clk),
    .D(di[21]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo21 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$845  (
    .C(clk),
    .D(di[22]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo22 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$846  (
    .C(clk),
    .D(di[23]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo23 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$847  (
    .C(clk),
    .D(di[24]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo24 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$848  (
    .C(clk),
    .D(di[25]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo25 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$849  (
    .C(clk),
    .D(di[26]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo26 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$850  (
    .C(clk),
    .D(di[27]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo27 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$851  (
    .C(clk),
    .D(di[28]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo28 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$852  (
    .C(clk),
    .D(di[29]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo29 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$853  (
    .C(clk),
    .D(di[30]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo30 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$854  (
    .C(clk),
    .D(di[31]),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo31 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$822$auto$blifparse.cc:362:parse_blif$855  (
    .C(clk),
    .D(we),
    .E(1'h1),
    .Q(\$abc$1446$abc$822$lo32 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:440.12-474.3" *)
  TDP36K #(
    .INIT_i(36864'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .MODE_BITS(81'h00140281b6c0140140db6)
  ) \RAM.0.0.0  (
    .ADDR_A1_i({ addr, 5'h00 }),
    .ADDR_A2_i({ addr[8:0], 5'h00 }),
    .ADDR_B1_i({ addr, 5'h00 }),
    .ADDR_B2_i({ addr[8:0], 5'h00 }),
    .BE_A1_i(2'h3),
    .BE_A2_i(2'h3),
    .BE_B1_i({ we, we }),
    .BE_B2_i({ we, we }),
    .CLK_A1_i(clk),
    .CLK_A2_i(clk),
    .CLK_B1_i(clk),
    .CLK_B2_i(clk),
    .FLUSH1_i(1'h0),
    .FLUSH2_i(1'h0),
    .RDATA_A1_o({ \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[17] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[16] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[15] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[14] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[13] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[12] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[11] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[10] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[9] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[8] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[7] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[6] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[5] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[4] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[3] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[2] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[1] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0]  }),
    .RDATA_A2_o({ \$techmap43\RAM.0.0.0.A1DATA_TOTAL [35:32], \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[31] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[30] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[29] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[28] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[27] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[26] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[25] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[24] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[23] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[22] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[21] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[20] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[19] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[18]  }),
    .RDATA_B1_o(\$techmap43\RAM.0.0.0.DOBDO [17:0]),
    .RDATA_B2_o(\$techmap43\RAM.0.0.0.DOBDO [35:18]),
    .REN_A1_i(1'h1),
    .REN_A2_i(1'h1),
    .REN_B1_i(1'h0),
    .REN_B2_i(1'h0),
    .RESET_ni(1'h1),
    .WDATA_A1_i(18'h3ffff),
    .WDATA_A2_i(18'h3ffff),
    .WDATA_B1_i(di[17:0]),
    .WDATA_B2_i({ 4'hx, di[31:18] }),
    .WEN_A1_i(1'h0),
    .WEN_A2_i(1'h0),
    .WEN_B1_i(we),
    .WEN_B2_i(we)
  );
  assign \$techmap43\RAM.0.0.0.A1DATA_TOTAL [31:0] = { \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[31] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[30] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[29] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[28] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[27] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[26] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[25] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[24] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[23] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[22] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[21] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[20] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[19] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[18] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[17] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[16] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[15] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[14] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[13] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[12] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[11] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[10] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[9] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[8] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[7] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[6] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[5] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[4] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[3] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[2] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[1] , \$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0]  };
endmodule
