{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716111709799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716111709799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 16:41:49 2024 " "Processing started: Sun May 19 16:41:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716111709799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111709799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111709800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716111710089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716111710089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../RISC-V singer cycle/PC.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PETCH " "Found entity 1: MUX_PETCH" {  } { { "../RISC-V singer cycle/MUX_FETCH.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/MUX_FETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731834 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top_Fetch.v(26) " "Verilog HDL Module Instantiation warning at Top_Fetch.v(26): ignored dangling comma in List of Port Connections" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716111731837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Fetch " "Found entity 1: Top_Fetch" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111731840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111731840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111732510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111732512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111732512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716111732514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111732514 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "get_fun ALU_decoder.v(10) " "Verilog HDL error at ALU_decoder.v(10): object \"get_fun\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1716111732517 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "get_fun ALU_decoder.v(12) " "Verilog HDL error at ALU_decoder.v(12): object \"get_fun\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1716111732517 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716111732641 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 19 16:42:12 2024 " "Processing ended: Sun May 19 16:42:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716111732641 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716111732641 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716111732641 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111732641 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716111733303 ""}
