
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v' to AST representation.
Generating RTLIL representation for module `\elementwise_add_core_18_18_32'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: elementwise_add_core_18_18_32
Automatically selected elementwise_add_core_18_18_32 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_32

2.3. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_32
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1 in module elementwise_add_core_18_18_32.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
     1/98: $0\valid_C[0:0]
     2/98: $0\valid_A_B[0:0]
     3/98: $0\reg_C_31[17:0]
     4/98: $0\reg_B_31[17:0]
     5/98: $0\reg_A_31[17:0]
     6/98: $0\reg_C_30[17:0]
     7/98: $0\reg_B_30[17:0]
     8/98: $0\reg_A_30[17:0]
     9/98: $0\reg_C_29[17:0]
    10/98: $0\reg_B_29[17:0]
    11/98: $0\reg_A_29[17:0]
    12/98: $0\reg_C_28[17:0]
    13/98: $0\reg_B_28[17:0]
    14/98: $0\reg_A_28[17:0]
    15/98: $0\reg_C_27[17:0]
    16/98: $0\reg_B_27[17:0]
    17/98: $0\reg_A_27[17:0]
    18/98: $0\reg_C_26[17:0]
    19/98: $0\reg_B_26[17:0]
    20/98: $0\reg_A_26[17:0]
    21/98: $0\reg_C_25[17:0]
    22/98: $0\reg_B_25[17:0]
    23/98: $0\reg_A_25[17:0]
    24/98: $0\reg_C_24[17:0]
    25/98: $0\reg_B_24[17:0]
    26/98: $0\reg_A_24[17:0]
    27/98: $0\reg_C_23[17:0]
    28/98: $0\reg_B_23[17:0]
    29/98: $0\reg_A_23[17:0]
    30/98: $0\reg_C_22[17:0]
    31/98: $0\reg_B_22[17:0]
    32/98: $0\reg_A_22[17:0]
    33/98: $0\reg_C_21[17:0]
    34/98: $0\reg_B_21[17:0]
    35/98: $0\reg_A_21[17:0]
    36/98: $0\reg_C_20[17:0]
    37/98: $0\reg_B_20[17:0]
    38/98: $0\reg_A_20[17:0]
    39/98: $0\reg_C_19[17:0]
    40/98: $0\reg_B_19[17:0]
    41/98: $0\reg_A_19[17:0]
    42/98: $0\reg_C_18[17:0]
    43/98: $0\reg_B_18[17:0]
    44/98: $0\reg_A_18[17:0]
    45/98: $0\reg_C_17[17:0]
    46/98: $0\reg_B_17[17:0]
    47/98: $0\reg_A_17[17:0]
    48/98: $0\reg_C_16[17:0]
    49/98: $0\reg_B_16[17:0]
    50/98: $0\reg_A_16[17:0]
    51/98: $0\reg_C_15[17:0]
    52/98: $0\reg_B_15[17:0]
    53/98: $0\reg_A_15[17:0]
    54/98: $0\reg_C_14[17:0]
    55/98: $0\reg_B_14[17:0]
    56/98: $0\reg_A_14[17:0]
    57/98: $0\reg_C_13[17:0]
    58/98: $0\reg_B_13[17:0]
    59/98: $0\reg_A_13[17:0]
    60/98: $0\reg_C_12[17:0]
    61/98: $0\reg_B_12[17:0]
    62/98: $0\reg_A_12[17:0]
    63/98: $0\reg_C_11[17:0]
    64/98: $0\reg_B_11[17:0]
    65/98: $0\reg_A_11[17:0]
    66/98: $0\reg_C_10[17:0]
    67/98: $0\reg_B_10[17:0]
    68/98: $0\reg_A_10[17:0]
    69/98: $0\reg_C_9[17:0]
    70/98: $0\reg_B_9[17:0]
    71/98: $0\reg_A_9[17:0]
    72/98: $0\reg_C_8[17:0]
    73/98: $0\reg_B_8[17:0]
    74/98: $0\reg_A_8[17:0]
    75/98: $0\reg_C_7[17:0]
    76/98: $0\reg_B_7[17:0]
    77/98: $0\reg_A_7[17:0]
    78/98: $0\reg_C_6[17:0]
    79/98: $0\reg_B_6[17:0]
    80/98: $0\reg_A_6[17:0]
    81/98: $0\reg_C_5[17:0]
    82/98: $0\reg_B_5[17:0]
    83/98: $0\reg_A_5[17:0]
    84/98: $0\reg_C_4[17:0]
    85/98: $0\reg_B_4[17:0]
    86/98: $0\reg_A_4[17:0]
    87/98: $0\reg_C_3[17:0]
    88/98: $0\reg_B_3[17:0]
    89/98: $0\reg_A_3[17:0]
    90/98: $0\reg_C_2[17:0]
    91/98: $0\reg_B_2[17:0]
    92/98: $0\reg_A_2[17:0]
    93/98: $0\reg_C_1[17:0]
    94/98: $0\reg_B_1[17:0]
    95/98: $0\reg_A_1[17:0]
    96/98: $0\reg_C_0[17:0]
    97/98: $0\reg_B_0[17:0]
    98/98: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$574' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\valid_A_B' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\valid_C' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
  created $dff cell `$procdff$622' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
Removing empty process `elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:209$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_32.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_32.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_32.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$525 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$520_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$623 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$526 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$515_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$625 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$527 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$510_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$627 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:312$2_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$528 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$505_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$629 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$529 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$500_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$631 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$530 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$495_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$633 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:315$3_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$531 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$490_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$635 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$532 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$485_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$637 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$533 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$480_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$639 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:318$4_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$534 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$475_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$641 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$535 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$470_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$643 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$536 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$465_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$645 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:321$5_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$537 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$460_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$647 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$538 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$455_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$649 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$539 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$450_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$651 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:324$6_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$540 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$445_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$653 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$541 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$440_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$655 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$542 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$435_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$657 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:327$7_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$543 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$430_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$659 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$544 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$425_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$661 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$545 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$420_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$663 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:330$8_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$546 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$415_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$665 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$547 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$410_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$667 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$548 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$405_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$669 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:333$9_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$549 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$400_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$671 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$550 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$395_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$673 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$551 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$390_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$675 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:336$10_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$552 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$385_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$677 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$553 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$380_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$679 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$554 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$375_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$681 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:339$11_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$555 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$370_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$683 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$556 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$365_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$685 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$557 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$360_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$687 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:342$12_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$558 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$355_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$689 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$559 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$350_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$691 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$560 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$345_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$693 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:345$13_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$561 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$340_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$695 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$562 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$335_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$697 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$563 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$330_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$699 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:348$14_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$564 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$325_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$701 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$565 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$320_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$703 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$566 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$315_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$705 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:351$15_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$567 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$310_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$707 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$568 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$305_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$709 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$569 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$300_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$711 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:354$16_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$570 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$295_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$713 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$571 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$290_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$715 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$572 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$285_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$717 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:357$17_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$573 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$280_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$719 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$574 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$275_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$721 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$575 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$270_Y, Q = \reg_C_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$723 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:360$18_Y, Q = \reg_C_16).
Adding SRST signal on $procdff$576 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$265_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$725 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$577 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$260_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$727 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$578 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$255_Y, Q = \reg_C_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$729 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:363$19_Y, Q = \reg_C_17).
Adding SRST signal on $procdff$579 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$250_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$731 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$580 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$245_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$733 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$581 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$240_Y, Q = \reg_C_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$735 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:366$20_Y, Q = \reg_C_18).
Adding SRST signal on $procdff$582 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$235_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$737 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$583 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$230_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$739 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$584 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$225_Y, Q = \reg_C_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$741 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:369$21_Y, Q = \reg_C_19).
Adding SRST signal on $procdff$585 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$220_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$743 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$586 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$215_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$745 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$587 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$210_Y, Q = \reg_C_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$747 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:372$22_Y, Q = \reg_C_20).
Adding SRST signal on $procdff$588 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$205_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$749 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$589 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$200_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$751 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$590 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$195_Y, Q = \reg_C_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$753 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:375$23_Y, Q = \reg_C_21).
Adding SRST signal on $procdff$591 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$190_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$755 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$592 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$185_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$757 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$593 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$180_Y, Q = \reg_C_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$759 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:378$24_Y, Q = \reg_C_22).
Adding SRST signal on $procdff$594 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$175_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$761 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$595 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$170_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$763 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$596 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$165_Y, Q = \reg_C_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$765 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:381$25_Y, Q = \reg_C_23).
Adding SRST signal on $procdff$597 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$160_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$767 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$598 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$155_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$769 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$599 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$150_Y, Q = \reg_C_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$771 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:384$26_Y, Q = \reg_C_24).
Adding SRST signal on $procdff$600 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$145_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$773 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$601 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$140_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$775 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$602 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$135_Y, Q = \reg_C_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$777 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:387$27_Y, Q = \reg_C_25).
Adding SRST signal on $procdff$603 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$130_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$779 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$604 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$125_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$781 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$605 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$120_Y, Q = \reg_C_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$783 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:390$28_Y, Q = \reg_C_26).
Adding SRST signal on $procdff$606 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$115_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$785 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$607 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$110_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$787 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$608 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$105_Y, Q = \reg_C_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$789 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:393$29_Y, Q = \reg_C_27).
Adding SRST signal on $procdff$609 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$100_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$791 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$610 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$95_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$793 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$611 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$90_Y, Q = \reg_C_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$795 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:396$30_Y, Q = \reg_C_28).
Adding SRST signal on $procdff$612 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$85_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$797 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$613 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$80_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$799 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$614 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$75_Y, Q = \reg_C_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$801 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:399$31_Y, Q = \reg_C_29).
Adding SRST signal on $procdff$615 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$70_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$803 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$616 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$65_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$805 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$617 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$60_Y, Q = \reg_C_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$807 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:402$32_Y, Q = \reg_C_30).
Adding SRST signal on $procdff$618 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$55_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$809 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$619 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$50_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$811 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$620 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$45_Y, Q = \reg_C_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$813 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v:405$33_Y, Q = \reg_C_31).
Adding SRST signal on $procdff$621 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$40_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$815 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$622 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$35_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$817 ($sdff) from module elementwise_add_core_18_18_32 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_32..
Removed 196 unused cells and 491 unused wires.
<suppressed ~197 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_32.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_32.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_32..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_32.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== elementwise_add_core_18_18_32 ===

   Number of wires:                233
   Number of wire bits:           4041
   Number of public wires:         201
   Number of public wire bits:    3465
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $add                          576
     $and                            1
     $sdffe                       1730

End of script. Logfile hash: 50f6ddcb10, CPU: user 0.23s system 0.01s, MEM: 18.50 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 2x read_verilog (0 sec), 18% 1x proc_mux (0 sec), ...
