# Reading pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha_2sem/3/quartus_project/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:31 on May 08,2021
# vcom -reportprogress 300 -2008 -work work C:/code/miha_2sem/3/quartus_project/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# ** Warning: C:/code/miha_2sem/3/quartus_project/top.vhd(42): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 4).
# End time: 14:47:31 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Loading project FSM_3assign
