$date
	Fri Nov 21 21:32:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module syn_ram_tb $end
$var wire 2 ! dout [1:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 2 $ din [1:0] $end
$var reg 1 % oe $end
$var reg 1 & rst $end
$var reg 1 ' we $end
$scope module dut $end
$var wire 4 ( addr [3:0] $end
$var wire 1 # clk $end
$var wire 2 ) din [1:0] $end
$var wire 1 % oe $end
$var wire 1 & rst $end
$var wire 1 ' we $end
$var wire 2 * dout [1:0] $end
$var reg 2 + dout_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
b0 )
b0 (
0'
1&
1%
b0 $
0#
b0 "
bx !
$end
#5000
b0 !
b0 *
b0 +
1#
#10000
0#
#12000
b10 $
b10 )
b11 "
b11 (
1'
0&
#15000
bx !
bx *
bx +
1#
#20000
0#
#22000
b1 $
b1 )
b111 "
b111 (
#25000
1#
#30000
0#
#32000
b11 "
b11 (
0'
#35000
b10 !
b10 *
b10 +
1#
#40000
0#
#42000
b111 "
b111 (
#45000
b1 !
b1 *
b1 +
1#
#50000
0#
