{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print('this script is deprecated and moved to streamlit, probably at http://iapp258.iil.intel.com:8512/')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# those are the block that you want to check out:\n",
    "if 'blocks' not in list(locals().keys())+list(globals().keys()):\n",
    "    blocks='''ipn5adcsarshr_dacsw_1f,ipn5adcsarshr_dacsw_hf,ipn5adcsarshr_dfx_n_mos1_switch,ipn5adcsarshr_dfx_p_mos1_switch'''\n",
    "    blocks='''ipn5brk2adcalign_pd_bias_gen_41seg,ipn5brk2adcalign_pd_bias_gen_41seg,ipn5brk2adcalign_phase_detector2,ipn5brk2adcalign_phase_detector2,ipn5brk2ffe_ffe_tap_dfx,ipn5brk2ffe_ffe_tap_dfx,ipn5adcsararrayshr_dacdrv_basic,ipn5brk2adctop_adc_top,ipn5brk2ffe_ffe_summer_dfx2,ipn5brk2ffe_ffe_summer_dfx2,ipn5brk2adcfe_quartet,ipn5brk2adcfe_quartet,ipn5brk2adcfe_adcfe_top,ipn5brk2adcfe_adcfe_top,ipn5adcrefgenshr_right_half,ipn5adcrefgenshr_right_half,ipn5adcrefgenshr_right_half,ipn5adcrefgenshr_left_half,ipn5adcrefgenshr_left_half,ipn5adcrefgenshr_left_half,ipn5adcsarshr_core,ipn5adcsarshr_core,ipn5adcsarshr_0p9_dfx,ipn5adcsararrayshr_octet,ipn5adcsararrayshr_octet,ipn5adcrefgenshr_nor3_sw_cm,ipn5adcrefgenshr_dcmon_sw_top,ipn5flctc2adcclkgen_refgen_ana,ipn5flctc2adcclkgen_refgen_ana,ipn5brk2ffe_th1_taps,ipn5brk2ffe_th1_taps,ipn5brk2dfx_dc_sw_svt_6n_half_std.sv,ipn5brk2adctop_adc_top,ipn5brk2adcalign_pd_qrt2,ipn5brk2adcalign_pd_qrt2,ipn5adcsarshr_top,ipn5adcsarshr_top,ipn5adcsarshr_dac_top,ipn5adcsarshr_dac_top,ipn5adcsarshr_0p9_dfx,ipn5adcrefgenshr_top,ipn5adcrefgenshr_top,ipn5adcrefgenshr_mux_res_dfx,ipn5adcrefgenshr_mux_res_dfx,ipn5adcrefgenshr_mux_res_dfx'''\n",
    "    blocks='ipn5adcrefgenshr_HDBSVT06_INV_1,ipn5adcrefgenshr_HDBSVT06_NR3_1,ipn5adcrefgenshr_dcmon_sw,ipn5adcrefgenshr_mux_new_sw_set_common,ipn5adcrefgenshr_mux_new_sw_set_lay_left,ipn5adcrefgenshr_mux_new_sw_set_lay_option,ipn5adcrefgenshr_mux_new_sw_set_lay_right,ipn5adcrefgenshr_res_lad_top_ver2,ipn5adcrefgenshr_sw_flip_high,ipn5adcrefgenshr_sw_flip_low,ipn5adcsararrayshr_oct_dacdrv,ipn5adcsararrayshr_octet_routing,ipn5adcsararrayshr_refgen_routing_metal10_res,ipn5adcsararrayshr_refgen_routing_metal8_res,ipn5adcsararrayshr_trk_routing,ipn5adcsarshr_4f_svt_mos1_inv,ipn5adcsarshr_4f_svt_mos1_nand,ipn5adcsarshr_dac_rnor,ipn5adcsarshr_dac_rnor_msb,ipn5adcsarshr_dacsw_1f,ipn5adcsarshr_dacsw_gain_ctrl,ipn5adcsarshr_dacsw_hf,ipn5adcsarshr_dfx_lgc,ipn5adcsarshr_dfx_n_mos1_switch,ipn5adcsarshr_dfx_p_mos1_switch,ipn5adcsarshr_dfx_pg_switch,ipn5adcsarshr_in_bridge,ipn5adcsarshr_mem_mux4b,ipn5adcsarshr_slicer,ipn5adcsarshr_slicer_clk_inv,ipn5adcsarshr_slicer_clk_inv_4f,ipn5adcsarshr_slicer_clk_nand_new,ipn5adcsarshr_slicer_dout_inv,ipn5adcsarshr_slicer_nor_4f,ipn5adcsarshr_slicer_nor_stat,ipn5adcsarshr_slicer_nor_stat_msb,ipn5adcsarshr_slicer_rdy_dly,ipn5adcsarshr_sniffer,ipn5adcsarshr_th,ipn5anashr_dc_svt_6n_pull_vref,ipn5anashr_dc_sw_svt_6n,ipn5anashr_dc_sw_svt_6n_half,ipn5anashr_dc_vref_mid,ipn5anashr_reg_sniffer,ipn5brk2adcalign_dfx_resistors,ipn5brk2adcalign_pd_bias_genvar,ipn5brk2adcalign_pd_probe_box,ipn5brk2adcalign_pd_unit_cml_slice,ipn5brk2adcfe_bmod_sniffer,ipn5brk2adcfe_qrt_bmod_sniffer,ipn5brk2adcldo_ldo_ampfc_0p6v,ipn5brk2adcldo_ldo_ampfc_ofc_low,ipn5brk2adcldo_ldo_level_shifter_hv,ipn5brk2adcldo_ldo_top_drivers,ipn5brk2adcldo_th1_inv22,ipn5brk2adcldo_th1_nand22,ipn5brk2dfx_a2f_0p6_std,ipn5brk2dfx_dc_svt_sw_with_pull_vref_std,ipn5brk2dfx_dc_sw_svt_6n_half_std,ipn5brk2dfx_dc_vref_mid,ipn5brk2dfx_mux_2to1,ipn5brk2ffe_c0_p_rev1,ipn5brk2ffe_cmfb_wrapper2,ipn5brk2ffe_dfx_sw,ipn5brk2ffe_dfx_sw_global,ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4,ipn5brk2ffe_ffe_decoder_level_shifter_ver4b,ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2,ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror,ipn5brk2ffe_ffe_taps_cm,ipn5brk2ffe_n_bias,ipn5brk2ffe_n_unit_50u,ipn5brk2ffe_n_unit_50u_master,ipn5brk2ffe_p_bias,ipn5brk2ffe_p_unit_50u,ipn5brk2ffe_p_unit_50u_master,ipn5brk2ffe_powerg_summer_and,ipn5brk2ffe_summer_ptype_res_rev3b,ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC,ipn5brk2ffe_taps_c0_eos_protection,ipn5brk2ffe_taps_isource_eos_protection,ipn5brk2ffe_taps_pgen_logic,ipn5brk2prebuff_instage,ipn5brk2th1_prebuf_2_th_route_metal_res,ipn5brk2th1_th1_drv_a,ipn5brk2th1_th1_drv_b,ipn5brk2th1_th_sw_p_v1_h,ipn5flctc2adcclkgen_and_2_gate,ipn5flctc2adcclkgen_bit_sel,ipn5flctc2adcclkgen_brk_all_fingers_x,ipn5flctc2adcclkgen_buffer_x1,ipn5flctc2adcclkgen_clk_mntr_routing,ipn5flctc2adcclkgen_clkmntr_switch,ipn5flctc2adcclkgen_dc_svt_6n_pull_vref,ipn5flctc2adcclkgen_dcmon_summer_dfx,ipn5flctc2adcclkgen_dfx_sw,ipn5flctc2adcclkgen_dividers_bk_to_bk_end,ipn5flctc2adcclkgen_dividers_nand_hs,ipn5flctc2adcclkgen_dividers_qdiv_end,ipn5flctc2adcclkgen_dividers_qdiv_first,ipn5flctc2adcclkgen_dividers_single_to_diff,ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed,ipn5flctc2adcclkgen_dividers_switch_high_speed,ipn5flctc2adcclkgen_flc_all_fingers_x,ipn5flctc2adcclkgen_ind_cap_before_pi,ipn5flctc2adcclkgen_lpf_dcmon,ipn5flctc2adcclkgen_nxt_ph_drv,ipn5flctc2adcclkgen_or_2_gate,ipn5flctc2adcclkgen_pd_nor_ver2,ipn5flctc2adcclkgen_phase_det_lpf,ipn5flctc2adcclkgen_phase_det_lpf_byp,ipn5flctc2adcclkgen_phase_det_pullup_dn,ipn5flctc2adcclkgen_pi_clk_buffer_1,ipn5flctc2adcclkgen_pi_core,ipn5flctc2adcclkgen_pi_mux,ipn5flctc2adcclkgen_pi_nor,ipn5flctc2adcclkgen_refgen_cmos_swtch,ipn5flctc2adcclkgen_refgen_nmos_swtch,ipn5flctc2adcclkgen_refgen_pg_nmos,ipn5flctc2adcclkgen_refgen_pg_pmos,ipn5flctc2adcclkgen_refgen_pmos_swtch,ipn5flctc2adcclkgen_resladder_pulldn,ipn5flctc2adcclkgen_resladder_pullup,ipn5flctc2adcclkgen_resladder_ver3,ipn5flctc2adcclkgen_ring_osc_div_2,ipn5flctc2adcclkgen_ring_osc_mux,ipn5flctc2adcclkgen_th2_clk_drv,ipn5flctc2adcclkgen_vccdcmon,ipn5flctc2adcclkgen_vccdcmon_pp51,ipn5flctc2adcclkgen_vccdcmon_pp85,ipn5flctc2adcclkgen_x_finger_3_st,ipn5ldoshr_drv_dcap_clkdiv,ipn5ldoshr_drv_dcap_pi0p7,ipn5ldoshr_ldo_ampfc,ipn5ldoshr_ldo_ampfc_bias,ipn5ldoshr_ldo_fm1_amp_vb,ipn5ldoshr_ldo_fm1_amp_vb_bias,ipn5ldoshr_tscpamp_135,ipn5pllshr_gdivmux,metal_res_logic,metal_res_real,metal_res_wrealsum,msv_convert_logic_to_wrealsum,msv_convert_real_to_logic,msv_convert_real_to_wrealsum,msv_convert_wrealsum_to_real'\n",
    "if 'local_folder' not in list(locals().keys())+list(globals().keys()):\n",
    "    local_folder='/nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20/'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import os\n",
    "\n",
    "from IPython.display import HTML\n",
    "def header(text, size=100):\n",
    "    html='''\n",
    "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
    "            <br>\n",
    "            {text}\n",
    "            <br>\n",
    "            <br>\n",
    "    </p>'''.format(text=text)\n",
    "    display(HTML(html))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# you have 3 places that your sv file can be - n5shared barak_gen2 and falcon, but we will run ls and find which one we have\n",
    "p4_path='//barak2/{project}/A/{lib}/cdn/{lib}/{b_name}/systemVerilog/... '\n",
    "# p4_path+=p4_path.replace('n5shared','barak_gen2')+p4_path.replace('n5shared','falcon')\n",
    "\n",
    "nfs_path='/nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-{lib}/cdn/{lib}/{b_name}/systemVerilog/verilog.sv'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "next blocks doesnt have sv view\n",
      "139                  metal_res_logic\n",
      "140                   metal_res_real\n",
      "141               metal_res_wrealsum\n",
      "142    msv_convert_logic_to_wrealsum\n",
      "143        msv_convert_real_to_logic\n",
      "144     msv_convert_real_to_wrealsum\n",
      "145     msv_convert_wrealsum_to_real\n",
      "Name: b_name, dtype: object\n"
     ]
    }
   ],
   "source": [
    "# now we will create command to check them out / in \n",
    "if blocks.replace(\" \",\"\").replace(\",\",\"\")==\"\":\n",
    "    cmd='ls '+local_folder+'''/*.sv| awk -F '[/.]' '{printf $(NF-1)\",\"}' '''\n",
    "    blocks=!$cmd\n",
    "    blocks=blocks[0]\n",
    "df=pd.DataFrame(blocks.replace(\" \",\"\").split(','), columns=['sv_name']).drop_duplicates()\n",
    "df['b_name']=df.sv_name.str.split('.').str[0]\n",
    "df['lib']=df.sv_name.str.split('_').str[0]\n",
    "\n",
    "df['all_options_nfs_path']=df.apply(lambda r:nfs_path.format(**r), axis=1)\n",
    "df['nfs_path']=('ls '+df.all_options_nfs_path).apply(lambda r:os.popen(r).read().rstrip('\\n').replace('lisrael1','${USER}'))\n",
    "\n",
    "# dropping blocks that doesn't have sv view\n",
    "blocks_that_dont_have_sv_view=df.query('nfs_path==\"\"').b_name\n",
    "df=df.query('nfs_path!=\"\"')\n",
    "\n",
    "df['project']=df.nfs_path.str.split('block/barak2.').str[1].str.split('-').str[0]\n",
    "df['p4_path']=df.apply(lambda r:p4_path.format(**r), axis=1)\n",
    "\n",
    "df['p4_co']=\"p4 edit \"+df.p4_path\n",
    "df['p4_update']=\"p4 update \"+df.p4_path\n",
    "df['p4_ci']=\"p4 submit -d 'SCH_WIP' \"+df.p4_path\n",
    "df['check_and_save']=df.apply(lambda r:f'_teHDLExtractLCV(\"{r.lib}\" \"{r.b_name}\" \"systemVerilog\")', axis=1)\n",
    "\n",
    "p4_co='p4 edit '+df.p4_path.add(' ').sum()\n",
    "p4_update='p4 update '+df.p4_path.add(' ').sum()\n",
    "\n",
    "if not blocks_that_dont_have_sv_view.empty:\n",
    "    print('next blocks doesnt have sv view')\n",
    "    print(blocks_that_dont_have_sv_view)\n",
    "# you cannot run multi files at the same command (but you can for co)\n",
    "# p4_ci=\"p4 submit -d 'SCH_WIP' \"+df.p4_path.add(' \\\\\\n').sum()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            update\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_dcmon_sw/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_common/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_left/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_option/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_right/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_res_lad_top_ver2/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_high/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_low/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_oct_dacdrv/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal10_res/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal8_res/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_trk_routing/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_inv/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_nand/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor_msb/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_1f/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_gain_ctrl/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_hf/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_n_mos1_switch/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_p_mos1_switch/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_pg_switch/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_in_bridge/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_mem_mux4b/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv_4f/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_nand_new/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_dout_inv/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_4f/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat_msb/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n_half/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_vref_mid/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_dfx_resistors/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_bias_genvar/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_probe_box/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_unit_cml_slice/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_bmod_sniffer/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_qrt_bmod_sniffer/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_0p6v/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_ofc_low/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_svt_sw_with_pull_vref_std/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_sw_svt_6n_half_std/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_vref_mid/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_mux_2to1/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_cmfb_wrapper2/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw_global/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_ver4b/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_taps_cm/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_bias/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_bias/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u_master/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_powerg_summer_and/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_c0_eos_protection/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_isource_eos_protection/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_pgen_logic/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2prebuff/cdn/ipn5brk2prebuff/ipn5brk2prebuff_instage/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_prebuf_2_th_route_metal_res/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_a/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_b/systemVerilog/... \n",
      "p4 update //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_and_2_gate/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_bit_sel/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_buffer_x1/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clk_mntr_routing/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clkmntr_switch/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dcmon_summer_dfx/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dfx_sw/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_bk_to_bk_end/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_nand_hs/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_end/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_first/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_single_to_diff/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_high_speed/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ind_cap_before_pi/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_lpf_dcmon/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_nxt_ph_drv/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_or_2_gate/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pd_nor_ver2/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf_byp/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_pullup_dn/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_clk_buffer_1/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_core/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_mux/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_nor/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_cmos_swtch/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_nmos_swtch/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_nmos/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_pmos/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pmos_swtch/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pulldn/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pullup/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_ver3/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_th2_clk_drv/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp51/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp85/systemVerilog/... \n",
      "p4 update //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_clkdiv/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_pi0p7/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc_bias/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb_bias/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_tscpamp_135/systemVerilog/... \n",
      "p4 update //barak2/n5shared/A/ipn5pllshr/cdn/ipn5pllshr/ipn5pllshr_gdivmux/systemVerilog/... \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            co\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_dcmon_sw/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_common/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_left/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_option/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_right/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_res_lad_top_ver2/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_high/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_low/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_oct_dacdrv/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal10_res/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal8_res/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_trk_routing/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_inv/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_nand/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor_msb/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_1f/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_gain_ctrl/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_hf/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_n_mos1_switch/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_p_mos1_switch/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_pg_switch/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_in_bridge/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_mem_mux4b/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv_4f/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_nand_new/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_dout_inv/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_4f/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat_msb/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n_half/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_vref_mid/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_dfx_resistors/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_bias_genvar/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_probe_box/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_unit_cml_slice/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_bmod_sniffer/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_qrt_bmod_sniffer/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_0p6v/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_ofc_low/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_svt_sw_with_pull_vref_std/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_sw_svt_6n_half_std/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_vref_mid/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_mux_2to1/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_cmfb_wrapper2/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw_global/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_ver4b/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_taps_cm/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_bias/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_bias/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u_master/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_powerg_summer_and/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_c0_eos_protection/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_isource_eos_protection/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_pgen_logic/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2prebuff/cdn/ipn5brk2prebuff/ipn5brk2prebuff_instage/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_prebuf_2_th_route_metal_res/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_a/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_b/systemVerilog/... \n",
      "p4 edit //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_and_2_gate/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_bit_sel/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_buffer_x1/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clk_mntr_routing/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clkmntr_switch/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dcmon_summer_dfx/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dfx_sw/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_bk_to_bk_end/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_nand_hs/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_end/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_first/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_single_to_diff/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_high_speed/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ind_cap_before_pi/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_lpf_dcmon/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_nxt_ph_drv/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_or_2_gate/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pd_nor_ver2/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf_byp/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_pullup_dn/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_clk_buffer_1/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_core/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_mux/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_nor/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_cmos_swtch/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_nmos_swtch/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_nmos/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_pmos/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pmos_swtch/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pulldn/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pullup/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_ver3/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_th2_clk_drv/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp51/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp85/systemVerilog/... \n",
      "p4 edit //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_clkdiv/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_pi0p7/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc_bias/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb_bias/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_tscpamp_135/systemVerilog/... \n",
      "p4 edit //barak2/n5shared/A/ipn5pllshr/cdn/ipn5pllshr/ipn5pllshr_gdivmux/systemVerilog/... \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            ci\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_dcmon_sw/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_common/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_left/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_option/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_right/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_res_lad_top_ver2/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_high/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_low/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_oct_dacdrv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal10_res/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal8_res/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_trk_routing/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_inv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_nand/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor_msb/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_1f/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_gain_ctrl/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_hf/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_n_mos1_switch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_p_mos1_switch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_pg_switch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_in_bridge/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_mem_mux4b/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv_4f/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_nand_new/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_dout_inv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_4f/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat_msb/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n_half/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_vref_mid/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_dfx_resistors/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_bias_genvar/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_probe_box/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_unit_cml_slice/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_bmod_sniffer/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_qrt_bmod_sniffer/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_0p6v/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_ofc_low/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_svt_sw_with_pull_vref_std/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_sw_svt_6n_half_std/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_vref_mid/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_mux_2to1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_cmfb_wrapper2/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw_global/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_ver4b/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_taps_cm/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_bias/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_bias/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u_master/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_powerg_summer_and/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_c0_eos_protection/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_isource_eos_protection/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_pgen_logic/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2prebuff/cdn/ipn5brk2prebuff/ipn5brk2prebuff_instage/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_prebuf_2_th_route_metal_res/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_a/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_b/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/barak_gen2/A/ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_and_2_gate/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_bit_sel/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_buffer_x1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clk_mntr_routing/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clkmntr_switch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dc_svt_6n_pull_vref/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dcmon_summer_dfx/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dfx_sw/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_bk_to_bk_end/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_nand_hs/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_end/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_first/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_single_to_diff/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_high_speed/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ind_cap_before_pi/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_lpf_dcmon/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_nxt_ph_drv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_or_2_gate/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pd_nor_ver2/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf_byp/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_pullup_dn/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_clk_buffer_1/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_core/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_mux/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_nor/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_cmos_swtch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_nmos_swtch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_nmos/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_pmos/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pmos_swtch/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pulldn/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pullup/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_ver3/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_th2_clk_drv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp51/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp85/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/falcon/A/ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_clkdiv/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_pi0p7/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc_bias/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb_bias/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_tscpamp_135/systemVerilog/... \n",
      "p4 submit -d 'SCH_WIP' //barak2/n5shared/A/ipn5pllshr/cdn/ipn5pllshr/ipn5pllshr_gdivmux/systemVerilog/... \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            check and save at virtuoso terminal\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_HDBSVT06_INV_1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_HDBSVT06_NR3_1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_dcmon_sw\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_mux_new_sw_set_common\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_mux_new_sw_set_lay_left\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_mux_new_sw_set_lay_option\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_mux_new_sw_set_lay_right\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_res_lad_top_ver2\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_sw_flip_high\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcrefgenshr\" \"ipn5adcrefgenshr_sw_flip_low\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsararrayshr\" \"ipn5adcsararrayshr_oct_dacdrv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsararrayshr\" \"ipn5adcsararrayshr_octet_routing\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsararrayshr\" \"ipn5adcsararrayshr_refgen_routing_metal10_res\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsararrayshr\" \"ipn5adcsararrayshr_refgen_routing_metal8_res\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsararrayshr\" \"ipn5adcsararrayshr_trk_routing\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_4f_svt_mos1_inv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_4f_svt_mos1_nand\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dac_rnor\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dac_rnor_msb\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dacsw_1f\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dacsw_gain_ctrl\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dacsw_hf\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dfx_lgc\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dfx_n_mos1_switch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dfx_p_mos1_switch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_dfx_pg_switch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_in_bridge\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_mem_mux4b\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_clk_inv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_clk_inv_4f\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_clk_nand_new\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_dout_inv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_nor_4f\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_nor_stat\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_nor_stat_msb\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_slicer_rdy_dly\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_sniffer\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5adcsarshr\" \"ipn5adcsarshr_th\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5anashr\" \"ipn5anashr_dc_svt_6n_pull_vref\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5anashr\" \"ipn5anashr_dc_sw_svt_6n\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5anashr\" \"ipn5anashr_dc_sw_svt_6n_half\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5anashr\" \"ipn5anashr_dc_vref_mid\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5anashr\" \"ipn5anashr_reg_sniffer\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcalign\" \"ipn5brk2adcalign_dfx_resistors\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcalign\" \"ipn5brk2adcalign_pd_bias_genvar\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcalign\" \"ipn5brk2adcalign_pd_probe_box\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcalign\" \"ipn5brk2adcalign_pd_unit_cml_slice\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcfe\" \"ipn5brk2adcfe_bmod_sniffer\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcfe\" \"ipn5brk2adcfe_qrt_bmod_sniffer\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_ldo_ampfc_0p6v\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_ldo_ampfc_ofc_low\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_ldo_level_shifter_hv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_ldo_top_drivers\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_th1_inv22\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2adcldo\" \"ipn5brk2adcldo_th1_nand22\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2dfx\" \"ipn5brk2dfx_a2f_0p6_std\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2dfx\" \"ipn5brk2dfx_dc_svt_sw_with_pull_vref_std\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2dfx\" \"ipn5brk2dfx_dc_sw_svt_6n_half_std\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2dfx\" \"ipn5brk2dfx_dc_vref_mid\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2dfx\" \"ipn5brk2dfx_mux_2to1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_c0_p_rev1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_cmfb_wrapper2\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_dfx_sw\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_dfx_sw_global\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_ffe_decoder_level_shifter_ver4b\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_ffe_taps_cm\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_n_bias\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_n_unit_50u\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_n_unit_50u_master\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_p_bias\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_p_unit_50u\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_p_unit_50u_master\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_powerg_summer_and\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_summer_ptype_res_rev3b\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_taps_c0_eos_protection\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_taps_isource_eos_protection\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2ffe\" \"ipn5brk2ffe_taps_pgen_logic\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2prebuff\" \"ipn5brk2prebuff_instage\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2th1\" \"ipn5brk2th1_prebuf_2_th_route_metal_res\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2th1\" \"ipn5brk2th1_th1_drv_a\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2th1\" \"ipn5brk2th1_th1_drv_b\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5brk2th1\" \"ipn5brk2th1_th_sw_p_v1_h\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_and_2_gate\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_bit_sel\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_brk_all_fingers_x\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_buffer_x1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_clk_mntr_routing\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_clkmntr_switch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dc_svt_6n_pull_vref\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dcmon_summer_dfx\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dfx_sw\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_bk_to_bk_end\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_nand_hs\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_qdiv_end\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_qdiv_first\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_single_to_diff\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_dividers_switch_high_speed\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_flc_all_fingers_x\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_ind_cap_before_pi\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_lpf_dcmon\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_nxt_ph_drv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_or_2_gate\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_pd_nor_ver2\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_phase_det_lpf\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_phase_det_lpf_byp\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_phase_det_pullup_dn\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_pi_clk_buffer_1\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_pi_core\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_pi_mux\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_pi_nor\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_refgen_cmos_swtch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_refgen_nmos_swtch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_refgen_pg_nmos\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_refgen_pg_pmos\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_refgen_pmos_swtch\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_resladder_pulldn\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_resladder_pullup\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_resladder_ver3\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_ring_osc_div_2\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_ring_osc_mux\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_th2_clk_drv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_vccdcmon\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_vccdcmon_pp51\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_vccdcmon_pp85\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5flctc2adcclkgen\" \"ipn5flctc2adcclkgen_x_finger_3_st\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_drv_dcap_clkdiv\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_drv_dcap_pi0p7\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_ldo_ampfc\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_ldo_ampfc_bias\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_ldo_fm1_amp_vb\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_ldo_fm1_amp_vb_bias\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5ldoshr\" \"ipn5ldoshr_tscpamp_135\" \"systemVerilog\")\n",
      "_teHDLExtractLCV(\"ipn5pllshr\" \"ipn5pllshr_gdivmux\" \"systemVerilog\")\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            gvim\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "gvim -p /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_dcmon_sw/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_common/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_left/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_option/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_right/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_res_lad_top_ver2/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_high/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_low/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_oct_dacdrv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal10_res/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal8_res/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_trk_routing/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_inv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_nand/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor_msb/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_1f/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_gain_ctrl/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_hf/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_n_mos1_switch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_p_mos1_switch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_pg_switch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_in_bridge/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_mem_mux4b/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv_4f/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_nand_new/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_dout_inv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_4f/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat_msb/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_svt_6n_pull_vref/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n_half/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_vref_mid/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_dfx_resistors/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_bias_genvar/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_probe_box/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_unit_cml_slice/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_bmod_sniffer/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_qrt_bmod_sniffer/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_0p6v/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_ofc_low/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_svt_sw_with_pull_vref_std/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_sw_svt_6n_half_std/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_vref_mid/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_mux_2to1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_cmfb_wrapper2/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw_global/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_ver4b/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_taps_cm/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_bias/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_bias/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u_master/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_powerg_summer_and/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_c0_eos_protection/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_isource_eos_protection/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_pgen_logic/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2prebuff/cdn/ipn5brk2prebuff/ipn5brk2prebuff_instage/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_prebuf_2_th_route_metal_res/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_a/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_b/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_and_2_gate/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_bit_sel/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_buffer_x1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clk_mntr_routing/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clkmntr_switch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dc_svt_6n_pull_vref/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dcmon_summer_dfx/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dfx_sw/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_bk_to_bk_end/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_nand_hs/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_end/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_first/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_single_to_diff/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_high_speed/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ind_cap_before_pi/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_lpf_dcmon/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_nxt_ph_drv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_or_2_gate/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pd_nor_ver2/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf_byp/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_pullup_dn/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_clk_buffer_1/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_core/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_mux/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_nor/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_cmos_swtch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_nmos_swtch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_nmos/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_pmos/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pmos_swtch/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pulldn/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pullup/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_ver3/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_th2_clk_drv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp51/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp85/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_clkdiv/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_pi0p7/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc_bias/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb_bias/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_tscpamp_135/systemVerilog/verilog.sv \\\n",
      "/nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5pllshr/cdn/ipn5pllshr/ipn5pllshr_gdivmux/systemVerilog/verilog.sv \\\n",
      "\n",
      "\n",
      "or\n",
      "gvim -p /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_dcmon_sw/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_common/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_left/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_option/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_mux_new_sw_set_lay_right/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_res_lad_top_ver2/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_high/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_sw_flip_low/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_oct_dacdrv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal10_res/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_refgen_routing_metal8_res/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_trk_routing/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_inv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_4f_svt_mos1_nand/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dac_rnor_msb/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_1f/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_gain_ctrl/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dacsw_hf/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_n_mos1_switch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_p_mos1_switch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_pg_switch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_in_bridge/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_mem_mux4b/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_inv_4f/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_clk_nand_new/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_dout_inv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_4f/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_nor_stat_msb/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_svt_6n_pull_vref/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_sw_svt_6n_half/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_dc_vref_mid/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_dfx_resistors/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_bias_genvar/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_probe_box/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcalign/cdn/ipn5brk2adcalign/ipn5brk2adcalign_pd_unit_cml_slice/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_bmod_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcfe/cdn/ipn5brk2adcfe/ipn5brk2adcfe_qrt_bmod_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_0p6v/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_ampfc_ofc_low/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_svt_sw_with_pull_vref_std/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_sw_svt_6n_half_std/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_dc_vref_mid/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_mux_2to1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_cmfb_wrapper2/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_dfx_sw_global/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_bias_ver4/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_decoder_level_shifter_ver4b/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_nsf_rev2_lay3_rev2_cs_mirror/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_ffe_taps_cm/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_bias/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_bias/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u_master/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_powerg_summer_and/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_tap_p_rev3_1p5_base_ver3_DAC/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_c0_eos_protection/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_isource_eos_protection/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_taps_pgen_logic/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2prebuff/cdn/ipn5brk2prebuff/ipn5brk2prebuff_instage/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_prebuf_2_th_route_metal_res/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_a/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th1_drv_b/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.barak_gen2-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_and_2_gate/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_bit_sel/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_buffer_x1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clk_mntr_routing/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_clkmntr_switch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dc_svt_6n_pull_vref/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dcmon_summer_dfx/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dfx_sw/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_bk_to_bk_end/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_nand_hs/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_end/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_qdiv_first/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_single_to_diff/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_falcon_high_speed/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_dividers_switch_high_speed/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ind_cap_before_pi/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_lpf_dcmon/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_nxt_ph_drv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_or_2_gate/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pd_nor_ver2/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_lpf_byp/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_phase_det_pullup_dn/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_clk_buffer_1/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_core/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_mux/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_pi_nor/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_cmos_swtch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_nmos_swtch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_nmos/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pg_pmos/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_refgen_pmos_swtch/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pulldn/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_pullup/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_resladder_ver3/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_th2_clk_drv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp51/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_vccdcmon_pp85/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.falcon-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_clkdiv/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_drv_dcap_pi0p7/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_ampfc_bias/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_ldo_fm1_amp_vb_bias/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5ldoshr/cdn/ipn5ldoshr/ipn5ldoshr_tscpamp_135/systemVerilog/verilog.sv /nfs/iil/disks/hip_ana_users_04/${USER}/barak_gen2_n5/${USER}.default/ams.gen2_tc/.block/barak2.n5shared-ipn5pllshr/cdn/ipn5pllshr/ipn5pllshr_gdivmux/systemVerilog/verilog.sv \n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            extra\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "you can get the list of checked out files:\n",
      "p4 opened -a | grep -i verilog.sv | grep $USER | awk -F '/' '{print $9\" @ \"$8}' | sort -u\n"
     ]
    }
   ],
   "source": [
    "splited_p4_file_path=df.p4_path.add(' ').sum().replace('  ',' ')[:-1]\n",
    "\n",
    "header('update')\n",
    "print(df.p4_update.add('\\n').sum())\n",
    "\n",
    "header('co')\n",
    "print(df.p4_co.add('\\n').sum())\n",
    "\n",
    "header('ci')\n",
    "print(df.p4_ci.add('\\n').sum())\n",
    "# command='p4 submit -d \"SCH_WIP\" '\n",
    "# print(command+splited_p4_file_path.replace(' ','\\n'+command))\n",
    "\n",
    "header('check and save at virtuoso terminal')\n",
    "print(df.check_and_save.add('\\n').sum())\n",
    "\n",
    "header('gvim')\n",
    "# print(\"gvim -p \"+df.nfs_path.add(' \\\\\\n').sum())\n",
    "print(\"gvim -p \"+df.nfs_path.add(' ').sum())\n",
    "\n",
    "header('extra')\n",
    "print('\\nyou can get the list of checked out files:')\n",
    "print('''p4 opened -a | grep -i verilog.sv | grep $USER | awk -F '/' '{print $9\" @ \"$8}' | sort -u''')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "\n",
       "    <p style=\"font-size:32px; color:#cc5c00; font-family:consolas;\"> \n",
       "            <br>\n",
       "            local files that are not as the version at the db\n",
       "            <br>\n",
       "            <br>\n",
       "    </p>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "list of blocks that differ:\n",
      "ipn5adcrefgenshr_HDBSVT06_INV_1,ipn5adcrefgenshr_HDBSVT06_NR3_1,ipn5adcsararrayshr_octet_routing,ipn5adcsarshr_dfx_lgc,ipn5adcsarshr_slicer_rdy_dly,ipn5adcsarshr_sniffer,ipn5adcsarshr_th,ipn5anashr_reg_sniffer,ipn5brk2adcldo_ldo_level_shifter_hv,ipn5brk2adcldo_ldo_top_drivers,ipn5brk2adcldo_th1_inv22,ipn5brk2adcldo_th1_nand22,ipn5brk2dfx_a2f_0p6_std,ipn5brk2ffe_c0_p_rev1,ipn5brk2ffe_n_unit_50u,ipn5brk2ffe_n_unit_50u_master,ipn5brk2ffe_p_unit_50u,ipn5brk2ffe_summer_ptype_res_rev3b,ipn5brk2th1_th_sw_p_v1_h,ipn5flctc2adcclkgen_brk_all_fingers_x,ipn5flctc2adcclkgen_flc_all_fingers_x,ipn5flctc2adcclkgen_ring_osc_div_2,ipn5flctc2adcclkgen_ring_osc_mux,ipn5flctc2adcclkgen_x_finger_3_st\n",
      "\n",
      "you can run meld to compare the diff files:\n",
      "meld --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_INV_1/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcrefgenshr_HDBSVT06_INV_1.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcrefgenshr/cdn/ipn5adcrefgenshr/ipn5adcrefgenshr_HDBSVT06_NR3_1/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcrefgenshr_HDBSVT06_NR3_1.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcsararrayshr/cdn/ipn5adcsararrayshr/ipn5adcsararrayshr_octet_routing/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcsararrayshr_octet_routing.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_dfx_lgc/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcsarshr_dfx_lgc.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_slicer_rdy_dly/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcsarshr_slicer_rdy_dly.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcsarshr_sniffer.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5adcsarshr/cdn/ipn5adcsarshr/ipn5adcsarshr_th/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5adcsarshr_th.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5anashr/cdn/ipn5anashr/ipn5anashr_reg_sniffer/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5anashr_reg_sniffer.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_level_shifter_hv/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2adcldo_ldo_level_shifter_hv.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_ldo_top_drivers/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2adcldo_ldo_top_drivers.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_inv22/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2adcldo_th1_inv22.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2adcldo/cdn/ipn5brk2adcldo/ipn5brk2adcldo_th1_nand22/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2adcldo_th1_nand22.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2dfx/cdn/ipn5brk2dfx/ipn5brk2dfx_a2f_0p6_std/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2dfx_a2f_0p6_std.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_c0_p_rev1/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2ffe_c0_p_rev1.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2ffe_n_unit_50u.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_n_unit_50u_master/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2ffe_n_unit_50u_master.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_p_unit_50u/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2ffe_p_unit_50u.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2ffe/cdn/ipn5brk2ffe/ipn5brk2ffe_summer_ptype_res_rev3b/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2ffe_summer_ptype_res_rev3b.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5brk2th1/cdn/ipn5brk2th1/ipn5brk2th1_th_sw_p_v1_h/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5brk2th1_th_sw_p_v1_h.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_brk_all_fingers_x/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5flctc2adcclkgen_brk_all_fingers_x.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_flc_all_fingers_x/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5flctc2adcclkgen_flc_all_fingers_x.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_div_2/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5flctc2adcclkgen_ring_osc_div_2.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_ring_osc_mux/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5flctc2adcclkgen_ring_osc_mux.*v --diff /nfs/iil/disks/hip_ana_users_04/$USER/barak_gen2_n5/$USER.default/ams.gen2_tc/.block/barak2.*-ipn5flctc2adcclkgen/cdn/ipn5flctc2adcclkgen/ipn5flctc2adcclkgen_x_finger_3_st/systemVerilog/verilog.sv /nfs/iil/disks/barak_gen2_rtl/users/lisrael1/first/analog_sa/src/bmod/brk_adc_top/1p0_07ww20//ipn5flctc2adcclkgen_x_finger_3_st.*v\n",
      "\n",
      "24 differ files out of 139\n",
      "note that files that doesnt exist will also count as differ ones\n"
     ]
    }
   ],
   "source": [
    "local_folder_exist=!ls -d $local_folder>/dev/null; echo $?\n",
    "local_folder_exist=local_folder_exist[0]=='0'\n",
    "if local_folder_exist and local_folder.startswith('/'):\n",
    "    header('local files that are not as the version at the db')\n",
    "    cmd=df.apply(lambda r:f'diff -q {r.all_options_nfs_path} {local_folder}/{r.b_name}.*v', axis=1).add('\\n').sum()\n",
    "    cmd_out=!$cmd\n",
    "    try:\n",
    "        cmd_out=[b.rsplit('.', 1)[0].rsplit('/', 1)[1] for b in cmd_out if \"diff: Try \" not in b]\n",
    "    except:\n",
    "        print('******** found error in the script ********')\n",
    "        print(cmd)\n",
    "        print(cmd_out)\n",
    "    df['local_file_differ_from_db']=df.query(f'b_name in {cmd_out}').assign(a=True).a\n",
    "    df.local_file_differ_from_db=df.local_file_differ_from_db.fillna(False)\n",
    "    print('list of blocks that differ:')\n",
    "    print(df.query(f'b_name in {cmd_out}').b_name.add(',').sum()[:-1])\n",
    "    print('\\nyou can run meld to compare the diff files:')\n",
    "    print('meld '+df.query(f'b_name in {cmd_out}').apply(lambda r:f'--diff {r.all_options_nfs_path} {local_folder}/{r.b_name}.*v', axis=1).add(' ').sum()[:-1])\n",
    "    print()\n",
    "    print(f'''{df.query(f'b_name in {cmd_out}').shape[0]} differ files out of {df.shape[0]}''')\n",
    "    print('note that files that doesnt exist will also count as differ ones')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
