Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 22 14:15:39 2025
| Host         : taketo44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PIPELINING_timing_summary_routed.rpt -pb PIPELINING_timing_summary_routed.pb -rpx PIPELINING_timing_summary_routed.rpx -warn_on_violation
| Design       : PIPELINING
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.629       -1.360                      6                 4817        0.140        0.000                      0                 4817        4.500        0.000                       0                  2450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.629       -1.360                      6                 4817        0.140        0.000                      0                 4817        4.500        0.000                       0                  2450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.629ns,  Total Violation       -1.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 ex_mem_reg/write_reg_out_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/zero_flag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.581ns  (logic 2.192ns (20.716%)  route 8.389ns (79.284%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.635     4.695    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  ex_mem_reg/write_reg_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.456     5.151 f  ex_mem_reg/write_reg_out_reg[1]_replica/Q
                         net (fo=1, routed)           0.805     5.956    ex_mem_reg/write_reg_out_reg[4]_0[1]_repN
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.080 f  ex_mem_reg/read_data2_out[31]_i_4__0/O
                         net (fo=3, routed)           0.436     6.516    ex_mem_reg/p_8_in
    SLICE_X30Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.640 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.379    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.503 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.241    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.365 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.064    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.009    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.133 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.707    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.831 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.629    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.753 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.456    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.580 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.609    13.189    id_ex_reg/alu_inst/c_21
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.313 r  id_ex_reg/alu_result_out[26]_i_2_comp_2/O
                         net (fo=2, routed)           0.453    13.766    id_ex_reg/alu_result_out[26]_i_2_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.890 f  id_ex_reg/zero_flag_out_i_19/O
                         net (fo=1, routed)           0.420    14.309    id_ex_reg/zero_flag_out_i_19_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    14.433 r  id_ex_reg/zero_flag_out_i_7/O
                         net (fo=1, routed)           0.300    14.733    id_ex_reg/zero_flag_out_i_7_n_0
    SLICE_X28Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.857 r  id_ex_reg/zero_flag_out_i_3_comp/O
                         net (fo=1, routed)           0.295    15.152    id_ex_reg/zero_flag_out_i_3_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.276 r  id_ex_reg/zero_flag_out_i_1_comp/O
                         net (fo=1, routed)           0.000    15.276    ex_mem_reg/zero_flag
    SLICE_X29Y83         FDCE                                         r  ex_mem_reg/zero_flag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.511    14.328    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  ex_mem_reg/zero_flag_out_reg/C
                         clock pessimism              0.323    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X29Y83         FDCE (Setup_fdce_C_D)        0.032    14.647    ex_mem_reg/zero_flag_out_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[25]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 2.330ns (22.793%)  route 7.893ns (77.207%))
  Logic Levels:           14  (LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X28Y88         FDCE                                         r  id_ex_reg/inst_out_reg[25]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.419     5.116 r  id_ex_reg/inst_out_reg[25]_replica/Q
                         net (fo=1, routed)           0.661     5.777    ex_mem_reg/D[13]_repN_alias
    SLICE_X29Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.076 f  ex_mem_reg/alu_result_out[31]_i_16/O
                         net (fo=1, routed)           0.451     6.527    ex_mem_reg/alu_result_out[31]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.390    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.251    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.375 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.075    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.199 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.020    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.144 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.718    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.640    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.764 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.466    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.114    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.238 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.343    13.582    id_ex_reg/alu_inst/c_23
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.706 r  id_ex_reg/alu_result_out[27]_i_4_comp_1/O
                         net (fo=5, routed)           0.360    14.066    id_ex_reg/alu_inst/c_26
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    14.190 r  id_ex_reg/alu_result_out[28]_i_4/O
                         net (fo=3, routed)           0.319    14.509    id_ex_reg/alu_inst/c_27
    SLICE_X30Y83         LUT3 (Prop_lut3_I1_O)        0.124    14.633 r  id_ex_reg/alu_result_out[28]_i_2/O
                         net (fo=1, routed)           0.162    14.795    id_ex_reg/alu_result_out[28]_i_2_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  id_ex_reg/alu_result_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.919    ex_mem_reg/alu_result_out_reg[31]_1[28]
    SLICE_X30Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.510    14.327    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[28]/C
                         clock pessimism              0.323    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X30Y83         FDCE (Setup_fdce_C_D)        0.081    14.695    ex_mem_reg/alu_result_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 2.440ns (24.066%)  route 7.699ns (75.934%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  id_ex_reg/inst_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.153 r  id_ex_reg/inst_out_reg[20]/Q
                         net (fo=6, routed)           0.848     6.001    id_ex_reg/D[9]
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  id_ex_reg/read_data2_out[31]_i_6/O
                         net (fo=1, routed)           0.807     6.932    id_ex_reg/read_data2_out[31]_i_6_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  id_ex_reg/read_data2_out[31]_i_3/O
                         net (fo=62, routed)          0.572     7.628    mux2/forward_B[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.752 r  mux2/read_data2_out[12]_i_1/O
                         net (fo=3, routed)           0.592     8.344    mux4/alu_result_out[13]_i_4[4]
    SLICE_X30Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.468 r  mux4/alu_result_out[12]_i_5/O
                         net (fo=4, routed)           0.578     9.046    id_ex_reg/alu_result_out_reg[12][3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124     9.170 f  id_ex_reg/alu_result_out[12]_i_4_comp_1/O
                         net (fo=2, routed)           0.166     9.336    id_ex_reg/alu_inst/c_11_repN_1
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  id_ex_reg/alu_result_out[11]_i_4_comp_1/O
                         net (fo=2, routed)           0.658    10.118    id_ex_reg/alu_inst/c_10_repN_1
    SLICE_X29Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.242 r  id_ex_reg/alu_result_out[10]_i_4_comp_2/O
                         net (fo=2, routed)           0.433    10.675    id_ex_reg/alu_inst/c_9_repN_2
    SLICE_X30Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.799 r  id_ex_reg/alu_result_out[9]_i_4_comp_2/O
                         net (fo=1, routed)           0.608    11.408    id_ex_reg/alu_inst/c_8_repN_2
    SLICE_X31Y86         LUT5 (Prop_lut5_I3_O)        0.124    11.532 r  id_ex_reg/alu_result_out[13]_i_4_comp/O
                         net (fo=7, routed)           0.406    11.938    id_ex_reg/alu_inst/c_12
    SLICE_X30Y86         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  id_ex_reg/alu_result_out[14]_i_4/O
                         net (fo=3, routed)           0.326    12.387    id_ex_reg/alu_inst/c_13
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.511 r  id_ex_reg/alu_result_out[15]_i_4/O
                         net (fo=2, routed)           0.183    12.694    id_ex_reg/alu_inst/c_14
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.818 r  id_ex_reg/alu_result_out[16]_i_4/O
                         net (fo=2, routed)           0.352    13.171    id_ex_reg/alu_inst/c_15
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.295 r  id_ex_reg/alu_result_out[17]_i_4/O
                         net (fo=1, routed)           0.286    13.581    id_ex_reg/alu_inst/c_16
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.705 r  id_ex_reg/alu_result_out[18]_i_4/O
                         net (fo=2, routed)           0.445    14.149    id_ex_reg/alu_inst/c_17
    SLICE_X33Y84         LUT3 (Prop_lut3_I1_O)        0.124    14.273 r  id_ex_reg/alu_result_out[18]_i_2/O
                         net (fo=1, routed)           0.438    14.711    id_ex_reg/alu_result_out[18]_i_2_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.835 r  id_ex_reg/alu_result_out[18]_i_1/O
                         net (fo=1, routed)           0.000    14.835    ex_mem_reg/alu_result_out_reg[31]_1[18]
    SLICE_X33Y87         FDCE                                         r  ex_mem_reg/alu_result_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.513    14.330    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  ex_mem_reg/alu_result_out_reg[18]/C
                         clock pessimism              0.340    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X33Y87         FDCE (Setup_fdce_C_D)        0.029    14.663    ex_mem_reg/alu_result_out_reg[18]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.131ns  (logic 2.564ns (25.307%)  route 7.567ns (74.693%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=11 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  id_ex_reg/inst_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.153 r  id_ex_reg/inst_out_reg[20]/Q
                         net (fo=6, routed)           0.848     6.001    id_ex_reg/D[9]
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  id_ex_reg/read_data2_out[31]_i_6/O
                         net (fo=1, routed)           0.807     6.932    id_ex_reg/read_data2_out[31]_i_6_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  id_ex_reg/read_data2_out[31]_i_3/O
                         net (fo=62, routed)          0.572     7.628    mux2/forward_B[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.752 r  mux2/read_data2_out[12]_i_1/O
                         net (fo=3, routed)           0.592     8.344    mux4/alu_result_out[13]_i_4[4]
    SLICE_X30Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.468 r  mux4/alu_result_out[12]_i_5/O
                         net (fo=4, routed)           0.578     9.046    id_ex_reg/alu_result_out_reg[12][3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124     9.170 f  id_ex_reg/alu_result_out[12]_i_4_comp_1/O
                         net (fo=2, routed)           0.166     9.336    id_ex_reg/alu_inst/c_11_repN_1
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  id_ex_reg/alu_result_out[11]_i_4_comp_1/O
                         net (fo=2, routed)           0.658    10.118    id_ex_reg/alu_inst/c_10_repN_1
    SLICE_X29Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.242 r  id_ex_reg/alu_result_out[10]_i_4_comp_2/O
                         net (fo=2, routed)           0.433    10.675    id_ex_reg/alu_inst/c_9_repN_2
    SLICE_X30Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.799 r  id_ex_reg/alu_result_out[9]_i_4_comp_2/O
                         net (fo=1, routed)           0.608    11.408    id_ex_reg/alu_inst/c_8_repN_2
    SLICE_X31Y86         LUT5 (Prop_lut5_I3_O)        0.124    11.532 r  id_ex_reg/alu_result_out[13]_i_4_comp/O
                         net (fo=7, routed)           0.406    11.938    id_ex_reg/alu_inst/c_12
    SLICE_X30Y86         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  id_ex_reg/alu_result_out[14]_i_4/O
                         net (fo=3, routed)           0.326    12.387    id_ex_reg/alu_inst/c_13
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.511 r  id_ex_reg/alu_result_out[15]_i_4/O
                         net (fo=2, routed)           0.183    12.694    id_ex_reg/alu_inst/c_14
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.818 r  id_ex_reg/alu_result_out[16]_i_4/O
                         net (fo=2, routed)           0.352    13.171    id_ex_reg/alu_inst/c_15
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.295 r  id_ex_reg/alu_result_out[17]_i_4/O
                         net (fo=1, routed)           0.286    13.581    id_ex_reg/alu_inst/c_16
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.705 r  id_ex_reg/alu_result_out[18]_i_4/O
                         net (fo=2, routed)           0.276    13.980    id_ex_reg/alu_inst/c_17
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    14.104 r  id_ex_reg/alu_result_out[19]_i_4/O
                         net (fo=2, routed)           0.166    14.270    id_ex_reg/alu_inst/c_18
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    14.394 r  id_ex_reg/alu_result_out[20]_i_4/O
                         net (fo=1, routed)           0.310    14.704    id_ex_reg/alu_inst/c_19
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  id_ex_reg/alu_result_out[20]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.828    ex_mem_reg/alu_result_out_reg[31]_1[20]
    SLICE_X34Y85         FDCE                                         r  ex_mem_reg/alu_result_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.511    14.328    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  ex_mem_reg/alu_result_out_reg[20]/C
                         clock pessimism              0.323    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X34Y85         FDCE (Setup_fdce_C_D)        0.077    14.692    ex_mem_reg/alu_result_out_reg[20]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 ex_mem_reg/write_reg_out_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 2.068ns (20.499%)  route 8.021ns (79.501%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.635     4.695    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  ex_mem_reg/write_reg_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.456     5.151 f  ex_mem_reg/write_reg_out_reg[1]_replica/Q
                         net (fo=1, routed)           0.805     5.956    ex_mem_reg/write_reg_out_reg[4]_0[1]_repN
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.080 f  ex_mem_reg/read_data2_out[31]_i_4__0/O
                         net (fo=3, routed)           0.436     6.516    ex_mem_reg/p_8_in
    SLICE_X30Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.640 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.379    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.503 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.241    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.365 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.064    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.009    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.133 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.707    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.831 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.629    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.753 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.456    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.580 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.104    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.228 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.343    13.571    id_ex_reg/alu_inst/c_23
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.695 r  id_ex_reg/alu_result_out[27]_i_4_comp_1/O
                         net (fo=5, routed)           0.360    14.055    id_ex_reg/alu_inst/c_26
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    14.179 r  id_ex_reg/alu_result_out[28]_i_4/O
                         net (fo=3, routed)           0.480    14.659    id_ex_reg/alu_inst/c_27
    SLICE_X28Y85         LUT5 (Prop_lut5_I3_O)        0.124    14.783 r  id_ex_reg/alu_result_out[30]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.783    ex_mem_reg/alu_result_out_reg[31]_1[30]
    SLICE_X28Y85         FDCE                                         r  ex_mem_reg/alu_result_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.513    14.330    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  ex_mem_reg/alu_result_out_reg[30]/C
                         clock pessimism              0.323    14.653    
                         clock uncertainty           -0.035    14.617    
    SLICE_X28Y85         FDCE (Setup_fdce_C_D)        0.031    14.648    ex_mem_reg/alu_result_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.440ns (24.324%)  route 7.591ns (75.676%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=10 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  id_ex_reg/inst_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.153 r  id_ex_reg/inst_out_reg[20]/Q
                         net (fo=6, routed)           0.848     6.001    id_ex_reg/D[9]
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  id_ex_reg/read_data2_out[31]_i_6/O
                         net (fo=1, routed)           0.807     6.932    id_ex_reg/read_data2_out[31]_i_6_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  id_ex_reg/read_data2_out[31]_i_3/O
                         net (fo=62, routed)          0.572     7.628    mux2/forward_B[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.752 r  mux2/read_data2_out[12]_i_1/O
                         net (fo=3, routed)           0.592     8.344    mux4/alu_result_out[13]_i_4[4]
    SLICE_X30Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.468 r  mux4/alu_result_out[12]_i_5/O
                         net (fo=4, routed)           0.578     9.046    id_ex_reg/alu_result_out_reg[12][3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124     9.170 f  id_ex_reg/alu_result_out[12]_i_4_comp_1/O
                         net (fo=2, routed)           0.166     9.336    id_ex_reg/alu_inst/c_11_repN_1
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  id_ex_reg/alu_result_out[11]_i_4_comp_1/O
                         net (fo=2, routed)           0.658    10.118    id_ex_reg/alu_inst/c_10_repN_1
    SLICE_X29Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.242 r  id_ex_reg/alu_result_out[10]_i_4_comp_2/O
                         net (fo=2, routed)           0.433    10.675    id_ex_reg/alu_inst/c_9_repN_2
    SLICE_X30Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.799 r  id_ex_reg/alu_result_out[9]_i_4_comp_2/O
                         net (fo=1, routed)           0.608    11.408    id_ex_reg/alu_inst/c_8_repN_2
    SLICE_X31Y86         LUT5 (Prop_lut5_I3_O)        0.124    11.532 r  id_ex_reg/alu_result_out[13]_i_4_comp/O
                         net (fo=7, routed)           0.406    11.938    id_ex_reg/alu_inst/c_12
    SLICE_X30Y86         LUT5 (Prop_lut5_I1_O)        0.124    12.062 r  id_ex_reg/alu_result_out[14]_i_4/O
                         net (fo=3, routed)           0.326    12.387    id_ex_reg/alu_inst/c_13
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.511 r  id_ex_reg/alu_result_out[15]_i_4/O
                         net (fo=2, routed)           0.183    12.694    id_ex_reg/alu_inst/c_14
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.818 r  id_ex_reg/alu_result_out[16]_i_4/O
                         net (fo=2, routed)           0.352    13.171    id_ex_reg/alu_inst/c_15
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.295 r  id_ex_reg/alu_result_out[17]_i_4/O
                         net (fo=1, routed)           0.286    13.581    id_ex_reg/alu_inst/c_16
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.705 r  id_ex_reg/alu_result_out[18]_i_4/O
                         net (fo=2, routed)           0.276    13.980    id_ex_reg/alu_inst/c_17
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124    14.104 r  id_ex_reg/alu_result_out[19]_i_4/O
                         net (fo=2, routed)           0.500    14.604    id_ex_reg/alu_inst/c_18
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    14.728 r  id_ex_reg/alu_result_out[19]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.728    ex_mem_reg/alu_result_out_reg[31]_1[19]
    SLICE_X32Y84         FDCE                                         r  ex_mem_reg/alu_result_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.511    14.328    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  ex_mem_reg/alu_result_out_reg[19]/C
                         clock pessimism              0.340    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)        0.031    14.663    ex_mem_reg/alu_result_out_reg[19]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -14.728    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 ex_mem_reg/write_reg_out_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 2.068ns (20.804%)  route 7.872ns (79.195%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.635     4.695    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  ex_mem_reg/write_reg_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.456     5.151 f  ex_mem_reg/write_reg_out_reg[1]_replica/Q
                         net (fo=1, routed)           0.805     5.956    ex_mem_reg/write_reg_out_reg[4]_0[1]_repN
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.080 f  ex_mem_reg/read_data2_out[31]_i_4__0/O
                         net (fo=3, routed)           0.436     6.516    ex_mem_reg/p_8_in
    SLICE_X30Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.640 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.379    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.503 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.241    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.365 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.064    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.009    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.133 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.707    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.831 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.629    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.753 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.456    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.580 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.104    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.228 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.343    13.571    id_ex_reg/alu_inst/c_23
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.695 r  id_ex_reg/alu_result_out[27]_i_4_comp_1/O
                         net (fo=5, routed)           0.360    14.055    id_ex_reg/alu_inst/c_26
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    14.179 r  id_ex_reg/alu_result_out[28]_i_4/O
                         net (fo=3, routed)           0.331    14.511    id_ex_reg/alu_inst/c_27
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.124    14.635 r  id_ex_reg/alu_result_out[29]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.635    ex_mem_reg/alu_result_out_reg[31]_1[29]
    SLICE_X29Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.511    14.328    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[29]/C
                         clock pessimism              0.323    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X29Y83         FDCE (Setup_fdce_C_D)        0.029    14.644    ex_mem_reg/alu_result_out_reg[29]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[25]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 2.206ns (22.272%)  route 7.699ns (77.728%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X28Y88         FDCE                                         r  id_ex_reg/inst_out_reg[25]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.419     5.116 r  id_ex_reg/inst_out_reg[25]_replica/Q
                         net (fo=1, routed)           0.661     5.777    ex_mem_reg/D[13]_repN_alias
    SLICE_X29Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.076 f  ex_mem_reg/alu_result_out[31]_i_16/O
                         net (fo=1, routed)           0.451     6.527    ex_mem_reg/alu_result_out[31]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.390    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.251    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.375 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.075    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.199 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.020    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.144 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.718    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.640    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.764 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.466    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.114    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.238 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.353    13.591    id_ex_reg/alu_inst/c_23
    SLICE_X32Y83         LUT5 (Prop_lut5_I1_O)        0.124    13.715 r  id_ex_reg/alu_result_out[25]_i_4/O
                         net (fo=1, routed)           0.284    13.999    id_ex_reg/alu_inst/c_24
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    14.123 r  id_ex_reg/alu_result_out[25]_i_2/O
                         net (fo=1, routed)           0.354    14.477    id_ex_reg/alu_result_out[25]_i_2_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.601 r  id_ex_reg/alu_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.601    ex_mem_reg/alu_result_out_reg[31]_1[25]
    SLICE_X30Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.510    14.327    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[25]/C
                         clock pessimism              0.323    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X30Y83         FDCE (Setup_fdce_C_D)        0.077    14.691    ex_mem_reg/alu_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[25]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 2.206ns (22.398%)  route 7.643ns (77.601%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X28Y88         FDCE                                         r  id_ex_reg/inst_out_reg[25]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.419     5.116 r  id_ex_reg/inst_out_reg[25]_replica/Q
                         net (fo=1, routed)           0.661     5.777    ex_mem_reg/D[13]_repN_alias
    SLICE_X29Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.076 f  ex_mem_reg/alu_result_out[31]_i_16/O
                         net (fo=1, routed)           0.451     6.527    ex_mem_reg/alu_result_out[31]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.390    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.251    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.375 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.075    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.199 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.020    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.144 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.718    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.640    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.764 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.466    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.114    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.238 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.343    13.582    id_ex_reg/alu_inst/c_23
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.706 r  id_ex_reg/alu_result_out[27]_i_4_comp_1/O
                         net (fo=5, routed)           0.437    14.143    id_ex_reg/alu_inst/c_26
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    14.267 r  id_ex_reg/alu_result_out[27]_i_2/O
                         net (fo=1, routed)           0.154    14.421    id_ex_reg/alu_result_out[27]_i_2_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.545 r  id_ex_reg/alu_result_out[27]_i_1/O
                         net (fo=1, routed)           0.000    14.545    ex_mem_reg/alu_result_out_reg[31]_1[27]
    SLICE_X31Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.510    14.327    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X31Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[27]/C
                         clock pessimism              0.323    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X31Y83         FDCE (Setup_fdce_C_D)        0.029    14.643    ex_mem_reg/alu_result_out_reg[27]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 id_ex_reg/inst_out_reg[25]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/alu_result_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 2.082ns (21.499%)  route 7.602ns (78.501%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.637     4.697    id_ex_reg/clk_IBUF_BUFG
    SLICE_X28Y88         FDCE                                         r  id_ex_reg/inst_out_reg[25]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.419     5.116 r  id_ex_reg/inst_out_reg[25]_replica/Q
                         net (fo=1, routed)           0.661     5.777    ex_mem_reg/D[13]_repN_alias
    SLICE_X29Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.076 f  ex_mem_reg/alu_result_out[31]_i_16/O
                         net (fo=1, routed)           0.451     6.527    ex_mem_reg/alu_result_out[31]_i_16_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.651 f  ex_mem_reg/alu_result_out[31]_i_14/O
                         net (fo=43, routed)          0.739     7.390    ex_mem_reg/forward_A[1]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  ex_mem_reg/alu_result_out[31]_i_13/O
                         net (fo=30, routed)          0.737     8.251    mux1/forward_A[0]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.375 f  mux1/alu_result_out[21]_i_3/O
                         net (fo=3, routed)           0.699     9.075    id_ex_reg/mux_out1[21]
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.199 r  id_ex_reg/alu_result_out[21]_i_4_comp_2/O
                         net (fo=4, routed)           0.821    10.020    id_ex_reg/alu_inst/c_20
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124    10.144 r  id_ex_reg/alu_result_out[20]_i_4_comp_2/O
                         net (fo=1, routed)           0.574    10.718    id_ex_reg/alu_inst/c_19_repN_2
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  id_ex_reg/alu_result_out[19]_i_4_comp_3/O
                         net (fo=2, routed)           0.798    11.640    id_ex_reg/alu_inst/c_18_repN_3
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.764 f  id_ex_reg/alu_result_out[16]_i_4_comp_28/O
                         net (fo=1, routed)           0.702    12.466    id_ex_reg/alu_inst/c_15_repN_9
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.590 r  id_ex_reg/alu_result_out[22]_i_4_comp_4/O
                         net (fo=7, routed)           0.524    13.114    id_ex_reg/alu_inst/c_21
    SLICE_X35Y83         LUT4 (Prop_lut4_I1_O)        0.124    13.238 r  id_ex_reg/alu_result_out[24]_i_4_comp_4/O
                         net (fo=6, routed)           0.324    13.563    id_ex_reg/alu_inst/c_23
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.687 r  id_ex_reg/alu_result_out[24]_i_2/O
                         net (fo=1, routed)           0.570    14.257    id_ex_reg/alu_result_out[24]_i_2_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.381 r  id_ex_reg/alu_result_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.381    ex_mem_reg/alu_result_out_reg[31]_1[24]
    SLICE_X34Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.509    14.326    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  ex_mem_reg/alu_result_out_reg[24]/C
                         clock pessimism              0.323    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X34Y83         FDCE (Setup_fdce_C_D)        0.081    14.694    ex_mem_reg/alu_result_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ex_mem_reg/jump_addr_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_ctrl/pc_next_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.596     1.438    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  ex_mem_reg/jump_addr_out_reg[28]/Q
                         net (fo=1, routed)           0.058     1.638    mux_jump/pc_next_reg[31][14]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.683 r  mux_jump/pc_next[28]_i_1/O
                         net (fo=1, routed)           0.000     1.683    pc_ctrl/D[26]
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[28]/C
                         clock pessimism             -0.504     1.451    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.091     1.542    pc_ctrl/pc_next_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ex_mem_reg/read_data2_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_inst/registers_reg[24][26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.817%)  route 0.332ns (70.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.562     1.404    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X39Y84         FDCE                                         r  ex_mem_reg/read_data2_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  ex_mem_reg/read_data2_out_reg[26]/Q
                         net (fo=32, routed)          0.332     1.877    data_mem_inst/registers_reg[4][31]_0[26]
    SLICE_X52Y85         FDCE                                         r  data_mem_inst/registers_reg[24][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.827     1.916    data_mem_inst/clk_IBUF_BUFG
    SLICE_X52Y85         FDCE                                         r  data_mem_inst/registers_reg[24][26]/C
                         clock pessimism             -0.251     1.664    
    SLICE_X52Y85         FDCE (Hold_fdce_C_D)         0.070     1.734    data_mem_inst/registers_reg[24][26]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ex_mem_reg/jump_addr_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_ctrl/pc_next_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.561     1.403    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164     1.567 r  ex_mem_reg/jump_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.050     1.617    mux_jump/pc_next_reg[31][1]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.662 r  mux_jump/pc_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.662    pc_ctrl/D[1]
    SLICE_X9Y76          FDCE                                         r  pc_ctrl/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.829     1.918    pc_ctrl/clk_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  pc_ctrl/pc_next_reg[3]/C
                         clock pessimism             -0.501     1.416    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.092     1.508    pc_ctrl/pc_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 if_id_reg/PC_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/pc_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    if_id_reg/clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  if_id_reg/PC_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  if_id_reg/PC_out_reg[12]/Q
                         net (fo=1, routed)           0.117     1.690    id_ex_reg/pc_out_reg[31]_0[10]
    SLICE_X4Y73          FDCE                                         r  id_ex_reg/pc_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.857     1.946    id_ex_reg/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  id_ex_reg/pc_out_reg[12]/C
                         clock pessimism             -0.480     1.465    
    SLICE_X4Y73          FDCE (Hold_fdce_C_D)         0.070     1.535    id_ex_reg/pc_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ex_mem_reg/read_data2_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_inst/registers_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.560%)  route 0.127ns (47.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.566     1.408    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X35Y89         FDCE                                         r  ex_mem_reg/read_data2_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDCE (Prop_fdce_C_Q)         0.141     1.549 r  ex_mem_reg/read_data2_out_reg[7]/Q
                         net (fo=32, routed)          0.127     1.677    data_mem_inst/registers_reg[4][31]_0[7]
    SLICE_X32Y90         FDCE                                         r  data_mem_inst/registers_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.839     1.928    data_mem_inst/clk_IBUF_BUFG
    SLICE_X32Y90         FDCE                                         r  data_mem_inst/registers_reg[17][7]/C
                         clock pessimism             -0.480     1.447    
    SLICE_X32Y90         FDCE (Hold_fdce_C_D)         0.071     1.518    data_mem_inst/registers_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 if_id_reg/PC_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/pc_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    if_id_reg/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  if_id_reg/PC_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  if_id_reg/PC_out_reg[27]/Q
                         net (fo=1, routed)           0.110     1.683    id_ex_reg/pc_out_reg[31]_0[25]
    SLICE_X1Y77          FDCE                                         r  id_ex_reg/pc_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.862     1.951    id_ex_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  id_ex_reg/pc_out_reg[27]/C
                         clock pessimism             -0.503     1.447    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.070     1.517    id_ex_reg/pc_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 if_id_reg/PC_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/pc_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    if_id_reg/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  if_id_reg/PC_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  if_id_reg/PC_out_reg[24]/Q
                         net (fo=1, routed)           0.104     1.677    id_ex_reg/pc_out_reg[31]_0[22]
    SLICE_X2Y76          FDCE                                         r  id_ex_reg/pc_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.860     1.949    id_ex_reg/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  id_ex_reg/pc_out_reg[24]/C
                         clock pessimism             -0.503     1.445    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.064     1.509    id_ex_reg/pc_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 if_id_reg/PC_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/pc_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.592     1.434    if_id_reg/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  if_id_reg/PC_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.575 r  if_id_reg/PC_out_reg[14]/Q
                         net (fo=1, routed)           0.112     1.687    id_ex_reg/pc_out_reg[31]_0[12]
    SLICE_X1Y73          FDCE                                         r  id_ex_reg/pc_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.860     1.949    id_ex_reg/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  id_ex_reg/pc_out_reg[14]/C
                         clock pessimism             -0.503     1.445    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.070     1.515    id_ex_reg/pc_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 if_id_reg/PC_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/pc_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.595     1.437    if_id_reg/clk_IBUF_BUFG
    SLICE_X0Y81          FDCE                                         r  if_id_reg/PC_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  if_id_reg/PC_out_reg[29]/Q
                         net (fo=1, routed)           0.112     1.690    id_ex_reg/pc_out_reg[31]_0[27]
    SLICE_X0Y80          FDCE                                         r  id_ex_reg/pc_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.865     1.954    id_ex_reg/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  id_ex_reg/pc_out_reg[29]/C
                         clock pessimism             -0.503     1.450    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.066     1.516    id_ex_reg/pc_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 id_ex_reg/pc_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg/pc_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.408%)  route 0.122ns (39.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.589     1.431    id_ex_reg/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  id_ex_reg/pc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.141     1.572 r  id_ex_reg/pc_out_reg[7]/Q
                         net (fo=5, routed)           0.122     1.694    id_ex_reg/PC_ID_EX_out[7]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  id_ex_reg/pc_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ex_mem_reg/pc_out_reg[31]_1[8]
    SLICE_X6Y73          FDCE                                         r  ex_mem_reg/pc_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.857     1.946    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  ex_mem_reg/pc_out_reg[10]/C
                         clock pessimism             -0.501     1.444    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.120     1.564    ex_mem_reg/pc_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94   data_mem_inst/registers_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y97   data_mem_inst/registers_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92   data_mem_inst/registers_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92   data_mem_inst/registers_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96   data_mem_inst/registers_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y94   data_mem_inst/registers_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96   data_mem_inst/registers_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94   data_mem_inst/registers_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92   data_mem_inst/registers_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94   data_mem_inst/registers_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94   data_mem_inst/registers_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y97   data_mem_inst/registers_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y97   data_mem_inst/registers_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y96   data_mem_inst/registers_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y96   data_mem_inst/registers_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94   data_mem_inst/registers_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94   data_mem_inst/registers_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y97   data_mem_inst/registers_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y97   data_mem_inst/registers_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92   data_mem_inst/registers_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y96   data_mem_inst/registers_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y96   data_mem_inst/registers_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 3.102ns (49.385%)  route 3.180ns (50.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.626     4.686    pc_ctrl/clk_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  pc_ctrl/pc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.456     5.142 r  pc_ctrl/pc_next_reg[3]/Q
                         net (fo=35, routed)          3.180     8.321    pc_out_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646    10.968 r  pc_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.968    pc_out[3]
    U13                                                               r  pc_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 3.168ns (51.151%)  route 3.025ns (48.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.624     4.684    pc_ctrl/clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  pc_ctrl/pc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.202 r  pc_ctrl/pc_next_reg[4]/Q
                         net (fo=35, routed)          3.025     8.227    pc_out_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.650    10.877 r  pc_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.877    pc_out[4]
    T13                                                               r  pc_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.103ns (51.376%)  route 2.937ns (48.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.702     4.762    pc_ctrl/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  pc_ctrl/pc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.456     5.218 r  pc_ctrl/pc_next_reg[5]/Q
                         net (fo=10, routed)          2.937     8.154    pc_out_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647    10.802 r  pc_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.802    pc_out[5]
    V14                                                               r  pc_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.101ns (52.443%)  route 2.812ns (47.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.702     4.762    pc_ctrl/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  pc_ctrl/pc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.456     5.218 r  pc_ctrl/pc_next_reg[6]/Q
                         net (fo=8, routed)           2.812     8.030    pc_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.645    10.675 r  pc_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.675    pc_out[6]
    U14                                                               r  pc_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 3.185ns (53.640%)  route 2.753ns (46.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.624     4.684    pc_ctrl/clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  pc_ctrl/pc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.202 r  pc_ctrl/pc_next_reg[2]/Q
                         net (fo=37, routed)          2.753     7.955    pc_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667    10.622 r  pc_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.622    pc_out[2]
    T9                                                                r  pc_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 3.128ns (55.678%)  route 2.490ns (44.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.704     4.764    pc_ctrl/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  pc_ctrl/pc_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.456     5.220 r  pc_ctrl/pc_next_reg[8]/Q
                         net (fo=11, routed)          2.490     7.710    pc_out_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.672    10.381 r  pc_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.381    pc_out[8]
    V10                                                               r  pc_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.118ns (55.932%)  route 2.457ns (44.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.704     4.764    pc_ctrl/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  pc_ctrl/pc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.456     5.220 r  pc_ctrl/pc_next_reg[7]/Q
                         net (fo=6, routed)           2.457     7.676    pc_out_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.662    10.338 r  pc_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.338    pc_out[7]
    V11                                                               r  pc_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.468ns  (logic 3.189ns (58.326%)  route 2.279ns (41.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.705     4.765    pc_ctrl/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  pc_ctrl/pc_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.283 r  pc_ctrl/pc_next_reg[10]/Q
                         net (fo=9, routed)           2.279     7.561    pc_out_OBUF[10]
    U12                  OBUF (Prop_obuf_I_O)         2.671    10.232 r  pc_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.232    pc_out[10]
    U12                                                               r  pc_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 3.181ns (58.198%)  route 2.285ns (41.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.705     4.765    pc_ctrl/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  pc_ctrl/pc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.283 r  pc_ctrl/pc_next_reg[9]/Q
                         net (fo=11, routed)          2.285     7.568    pc_out_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         2.663    10.231 r  pc_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.231    pc_out[9]
    V12                                                               r  pc_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.430ns  (logic 3.176ns (58.482%)  route 2.254ns (41.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.705     4.765    pc_ctrl/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  pc_ctrl/pc_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.283 r  pc_ctrl/pc_next_reg[11]/Q
                         net (fo=7, routed)           2.254     7.537    pc_out_OBUF[11]
    U11                  OBUF (Prop_obuf_I_O)         2.658    10.195 r  pc_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.195    pc_out[11]
    U11                                                               r  pc_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 1.282ns (78.379%)  route 0.354ns (21.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.596     1.438    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  pc_ctrl/pc_next_reg[31]/Q
                         net (fo=3, routed)           0.354     1.933    pc_out_OBUF[31]
    N17                  OBUF (Prop_obuf_I_O)         1.141     3.074 r  pc_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.074    pc_out[31]
    N17                                                               r  pc_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.275ns (76.136%)  route 0.400ns (23.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.591     1.433    pc_ctrl/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  pc_ctrl/pc_next_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  pc_ctrl/pc_next_reg[27]/Q
                         net (fo=5, routed)           0.400     1.974    pc_out_OBUF[27]
    N16                  OBUF (Prop_obuf_I_O)         1.134     3.108 r  pc_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.108    pc_out[27]
    N16                                                               r  pc_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.283ns (75.931%)  route 0.407ns (24.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.591     1.433    pc_ctrl/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  pc_ctrl/pc_next_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  pc_ctrl/pc_next_reg[23]/Q
                         net (fo=11, routed)          0.407     1.981    pc_out_OBUF[23]
    R15                  OBUF (Prop_obuf_I_O)         1.142     3.123 r  pc_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.123    pc_out[23]
    R15                                                               r  pc_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.286ns (75.555%)  route 0.416ns (24.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.596     1.438    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  pc_ctrl/pc_next_reg[30]/Q
                         net (fo=5, routed)           0.416     1.995    pc_out_OBUF[30]
    P18                  OBUF (Prop_obuf_I_O)         1.145     3.140 r  pc_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.140    pc_out[30]
    P18                                                               r  pc_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.305ns (76.312%)  route 0.405ns (23.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    pc_ctrl/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  pc_ctrl/pc_next_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pc_ctrl/pc_next_reg[21]/Q
                         net (fo=8, routed)           0.405     1.978    pc_out_OBUF[21]
    T15                  OBUF (Prop_obuf_I_O)         1.164     3.142 r  pc_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.142    pc_out[21]
    T15                                                               r  pc_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.272ns (74.561%)  route 0.434ns (25.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.596     1.438    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  pc_ctrl/pc_next_reg[29]/Q
                         net (fo=7, routed)           0.434     2.013    pc_out_OBUF[29]
    M16                  OBUF (Prop_obuf_I_O)         1.131     3.144 r  pc_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.144    pc_out[29]
    M16                                                               r  pc_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.273ns (74.044%)  route 0.446ns (25.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.596     1.438    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  pc_ctrl/pc_next_reg[28]/Q
                         net (fo=9, routed)           0.446     2.026    pc_out_OBUF[28]
    M17                  OBUF (Prop_obuf_I_O)         1.132     3.158 r  pc_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.158    pc_out[28]
    M17                                                               r  pc_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.293ns (74.944%)  route 0.432ns (25.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    pc_ctrl/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  pc_ctrl/pc_next_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pc_ctrl/pc_next_reg[26]/Q
                         net (fo=7, routed)           0.432     2.006    pc_out_OBUF[26]
    P17                  OBUF (Prop_obuf_I_O)         1.152     3.158 r  pc_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.158    pc_out[26]
    P17                                                               r  pc_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.298ns (74.847%)  route 0.436ns (25.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    pc_ctrl/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  pc_ctrl/pc_next_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pc_ctrl/pc_next_reg[25]/Q
                         net (fo=9, routed)           0.436     2.010    pc_out_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         1.157     3.167 r  pc_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.167    pc_out[25]
    R17                                                               r  pc_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_ctrl/pc_next_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.288ns (74.157%)  route 0.449ns (25.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.590     1.432    pc_ctrl/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  pc_ctrl/pc_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  pc_ctrl/pc_next_reg[20]/Q
                         net (fo=10, routed)          0.449     2.022    pc_out_OBUF[20]
    R16                  OBUF (Prop_obuf_I_O)         1.147     3.169 r  pc_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.169    pc_out[20]
    R16                                                               r  pc_out[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2447 Endpoints
Min Delay          2447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[27][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X46Y82         FDCE                                         f  data_mem_inst/registers_reg[27][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X46Y82         FDCE                                         r  data_mem_inst/registers_reg[27][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[29][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X47Y82         FDCE                                         f  data_mem_inst/registers_reg[29][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X47Y82         FDCE                                         r  data_mem_inst/registers_reg[29][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_mem_inst/registers_reg[29][16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.390ns  (logic 1.104ns (8.246%)  route 12.286ns (91.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.050    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     2.174 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)       11.216    13.390    data_mem_inst/registers_reg[2][31]_1
    SLICE_X47Y82         FDCE                                         f  data_mem_inst/registers_reg[29][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.502     4.319    data_mem_inst/clk_IBUF_BUFG
    SLICE_X47Y82         FDCE                                         r  data_mem_inst/registers_reg[29][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/jump_addr_out_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/jump_addr_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/jump_addr_out_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/jump_addr_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/jump_addr_out_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/jump_addr_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/jump_addr_out_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/jump_addr_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/jump_addr_out_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/pc_out_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/pc_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/pc_out_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/pc_out_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/pc_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/pc_out_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/pc_out_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/pc_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/pc_out_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_reg/pc_out_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.254ns (23.580%)  route 0.823ns (76.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.416     1.077    ex_mem_reg/jump_out_reg_2
    SLICE_X1Y82          FDCE                                         f  ex_mem_reg/pc_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  ex_mem_reg/pc_out_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc_ctrl/pc_next_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.254ns (23.485%)  route 0.827ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.420     1.081    pc_ctrl/pc_next_reg[2]_4
    SLICE_X0Y82          FDCE                                         f  pc_ctrl/pc_next_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc_ctrl/pc_next_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.254ns (23.485%)  route 0.827ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.616    register/rst_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  register/PC_out[31]_i_3/O
                         net (fo=2447, routed)        0.420     1.081    pc_ctrl/pc_next_reg[2]_4
    SLICE_X0Y82          FDCE                                         f  pc_ctrl/pc_next_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.867     1.956    pc_ctrl/clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  pc_ctrl/pc_next_reg[29]/C





