#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002796d50 .scope module, "clk_test" "clk_test" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /OUTPUT 16 "data_out"
o0000000002796f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002796ed0_0 .net "clk", 0 0, o0000000002796f78;  0 drivers
o0000000002796fa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000fae980_0 .net "data_in", 15 0, o0000000002796fa8;  0 drivers
v0000000000faea20_0 .var "data_out", 15 0;
o0000000002797008 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000faeac0_0 .net "rst", 0 0, o0000000002797008;  0 drivers
E_0000000002794420 .event posedge, v0000000000faeac0_0, v0000000002796ed0_0;
    .scope S_0000000002796d50;
T_0 ;
    %wait E_0000000002794420;
    %load/vec4 v0000000000faeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000faea20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0000000000fae980_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000000000faea20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000faea20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clk_test.v";
