// Seed: 791073115
module module_0 (
    output uwire id_0
    , id_33,
    output tri0 id_1,
    output wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wand id_10,
    output tri0 id_11,
    output tri1 id_12,
    output wire id_13,
    output uwire id_14,
    input uwire id_15,
    input tri id_16,
    output wand id_17,
    input wire id_18,
    input uwire id_19,
    input uwire id_20,
    input wand id_21,
    input supply1 id_22,
    input supply1 id_23
    , id_34,
    input tri id_24,
    input uwire id_25,
    output tri0 id_26,
    input wire id_27,
    input tri1 id_28,
    input uwire id_29,
    input tri1 id_30,
    output supply0 id_31
);
  assign id_2 = id_24;
  id_35(
      .id_0(1),
      .id_1(id_13),
      .id_2(1),
      .id_3(id_8),
      .id_4(id_5),
      .id_5(1),
      .id_6(id_22),
      .id_7(1'b0 / 1),
      .id_8(id_3++ >> id_13),
      .id_9(id_29),
      .id_10(id_23),
      .id_11(id_33),
      .id_12(id_24)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8
);
  wor id_10 = id_2;
  module_0(
      id_10,
      id_10,
      id_1,
      id_8,
      id_4,
      id_5,
      id_1,
      id_1,
      id_10,
      id_2,
      id_1,
      id_0,
      id_10,
      id_1,
      id_8,
      id_2,
      id_7,
      id_3,
      id_7,
      id_6,
      id_6,
      id_10,
      id_2,
      id_2,
      id_5,
      id_4,
      id_0,
      id_7,
      id_2,
      id_5,
      id_7,
      id_0
  );
endmodule
