#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f822b5251e0 .scope module, "test_r1" "test_r1" 2 1;
 .timescale 0 0;
v0x7f822b536a20_0 .var "clk", 0 0;
v0x7f822b536b00_0 .var "inData", 0 0;
v0x7f822b536bd0_0 .net "outData", 0 0, L_0x7f822b537160;  1 drivers
v0x7f822b536c60_0 .var "reset", 0 0;
v0x7f822b536d30_0 .var "we", 0 0;
S_0x7f822b525c70 .scope module, "REG1" "register1" 2 9, 3 1 0, S_0x7f822b5251e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inData"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "writeEnable"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "outData"
L_0x7f822b537160 .functor BUFZ 1, v0x7f822b536370_0, C4<0>, C4<0>, C4<0>;
v0x7f822b536500_0 .net "clk", 0 0, v0x7f822b536a20_0;  1 drivers
v0x7f822b5365a0_0 .net "ffOut", 0 0, v0x7f822b536370_0;  1 drivers
v0x7f822b536670_0 .net "inData", 0 0, v0x7f822b536b00_0;  1 drivers
v0x7f822b536720_0 .net "muxOut", 0 0, L_0x7f822b537070;  1 drivers
v0x7f822b5367f0_0 .net "outData", 0 0, L_0x7f822b537160;  alias, 1 drivers
v0x7f822b5368c0_0 .net "reset", 0 0, v0x7f822b536c60_0;  1 drivers
v0x7f822b536950_0 .net "writeEnable", 0 0, v0x7f822b536d30_0;  1 drivers
S_0x7f822b51a9a0 .scope module, "CHECK_WRITE" "mux_1" 3 9, 4 5 0, S_0x7f822b525c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "z"
L_0x7f822b536e40 .functor NOT 1, v0x7f822b536d30_0, C4<0>, C4<0>, C4<0>;
L_0x7f822b536eb0 .functor AND 1, v0x7f822b536370_0, L_0x7f822b536e40, C4<1>, C4<1>;
L_0x7f822b536f60 .functor AND 1, v0x7f822b536b00_0, v0x7f822b536d30_0, C4<1>, C4<1>;
L_0x7f822b537070 .functor OR 1, L_0x7f822b536eb0, L_0x7f822b536f60, C4<0>, C4<0>;
v0x7f822b500620_0 .net *"_s0", 0 0, L_0x7f822b536e40;  1 drivers
v0x7f822b535b30_0 .net *"_s2", 0 0, L_0x7f822b536eb0;  1 drivers
v0x7f822b535be0_0 .net *"_s4", 0 0, L_0x7f822b536f60;  1 drivers
v0x7f822b535ca0_0 .net "sel", 0 0, v0x7f822b536d30_0;  alias, 1 drivers
v0x7f822b535d40_0 .net "x", 0 0, v0x7f822b536370_0;  alias, 1 drivers
v0x7f822b535e20_0 .net "y", 0 0, v0x7f822b536b00_0;  alias, 1 drivers
v0x7f822b535ec0_0 .net "z", 0 0, L_0x7f822b537070;  alias, 1 drivers
S_0x7f822b535fa0 .scope module, "STORE_DATA" "dff" 3 10, 5 1 0, S_0x7f822b525c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7f822b536200_0 .net "clk", 0 0, v0x7f822b536a20_0;  alias, 1 drivers
v0x7f822b5362b0_0 .net "data", 0 0, L_0x7f822b537070;  alias, 1 drivers
v0x7f822b536370_0 .var "q", 0 0;
v0x7f822b536440_0 .net "reset", 0 0, v0x7f822b536c60_0;  alias, 1 drivers
E_0x7f822b5361c0 .event posedge, v0x7f822b536200_0;
    .scope S_0x7f822b535fa0;
T_0 ;
    %wait E_0x7f822b5361c0;
    %load/vec4 v0x7f822b536440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f822b536370_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f822b5362b0_0;
    %assign/vec4 v0x7f822b536370_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f822b5251e0;
T_1 ;
    %vpi_call 2 12 "$monitor", "inData=%x clk=%x reset=%x we=%x outData=%x", v0x7f822b536b00_0, v0x7f822b536a20_0, v0x7f822b536c60_0, v0x7f822b536d30_0, v0x7f822b536bd0_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f822b536a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f822b536d30_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/register_test.v";
    "src/register.v";
    "../ALU_files/src/mux.v";
    "src/dff.v";
