$date
	Thu Aug  8 15:57:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! og $end
$var wire 1 " of $end
$var wire 1 # oe $end
$var wire 1 $ od $end
$var wire 1 % oc $end
$var wire 1 & ob $end
$var wire 1 ' oa $end
$var reg 1 ( w $end
$var reg 1 ) x $end
$var reg 1 * y $end
$var reg 1 + z $end
$var integer 32 , i [31:0] $end
$var integer 32 - j [31:0] $end
$var integer 32 . k [31:0] $end
$var integer 32 / l [31:0] $end
$scope module a_instance $end
$var wire 1 0 nw $end
$var wire 1 1 nx $end
$var wire 1 2 ny $end
$var wire 1 3 nz $end
$var wire 1 ' oa $end
$var wire 1 4 p $end
$var wire 1 5 q $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module b_instance $end
$var wire 1 6 nw $end
$var wire 1 7 nx $end
$var wire 1 8 ny $end
$var wire 1 9 nz $end
$var wire 1 & ob $end
$var wire 1 : p $end
$var wire 1 ; q $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module c_instance $end
$var wire 1 < nw $end
$var wire 1 = nx $end
$var wire 1 > ny $end
$var wire 1 ? nz $end
$var wire 1 % oc $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module d_instance $end
$var wire 1 @ l $end
$var wire 1 A m $end
$var wire 1 B n $end
$var wire 1 C nw $end
$var wire 1 D nx $end
$var wire 1 E ny $end
$var wire 1 F nz $end
$var wire 1 $ od $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module e_instance $end
$var wire 1 G m $end
$var wire 1 H n $end
$var wire 1 I nw $end
$var wire 1 J nx $end
$var wire 1 K ny $end
$var wire 1 L nz $end
$var wire 1 # oe $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module f_instance $end
$var wire 1 M nw $end
$var wire 1 N nx $end
$var wire 1 O ny $end
$var wire 1 P nz $end
$var wire 1 " of $end
$var wire 1 Q p $end
$var wire 1 R q $end
$var wire 1 S r $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$scope module g_instance $end
$var wire 1 T c $end
$var wire 1 U d $end
$var wire 1 V nw $end
$var wire 1 W nx $end
$var wire 1 X ny $end
$var wire 1 Y nz $end
$var wire 1 ! og $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1Y
1X
1W
1V
1U
0T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
0G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
bx /
bx .
bx -
bx ,
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#1
b0 /
b0 .
b0 -
b0 ,
#2
0'
0$
0#
0"
05
0A
0H
0Q
00
06
0<
0C
0I
0M
0V
1(
b1 /
#3
1#
1G
1Q
1'
1$
0R
1!
10
16
1<
0%
1C
1I
1M
1V
03
15
09
0?
0F
1A
0L
0P
0Y
1T
0(
1+
b1 .
b0 /
#4
0#
0G
0Q
0S
00
06
0<
1%
0C
0I
0M
0V
1(
b1 /
#5
1"
0'
1&
0$
1S
10
04
16
1<
1C
1I
1M
1V
13
19
1:
1?
1F
0@
1L
1P
1Y
02
08
0>
0E
0K
0O
1Q
1R
0X
0(
0+
1*
b1 -
b0 .
b0 /
#6
0&
1'
0:
1$
00
14
06
0<
0C
1@
0I
0M
0V
1(
b1 /
#7
1#
0'
1G
10
04
16
0;
1<
1C
1I
1M
1V
03
09
1:
0?
0F
0L
0P
0Y
0(
1+
b1 .
b0 /
#8
0$
0#
0"
0!
1'
1&
0B
0G
0S
0U
00
14
06
1;
0<
0C
0I
0M
0V
1(
b1 /
#9
1$
1#
1H
1"
1!
10
16
1<
1C
1I
1M
1V
13
19
1?
1F
1L
1P
1Y
12
18
1>
1E
1A
1K
1O
1X
01
07
0=
0D
1B
0J
0N
1S
0W
1U
0(
0+
0*
1)
b1 ,
b10 -
b10 .
b10 /
#10
0$
0#
0A
0H
00
06
0<
0C
0I
0M
0V
1(
#11
