{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603543123822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603543123827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 14:38:43 2020 " "Processing started: Sat Oct 24 14:38:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603543123827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1603543123827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog " "Command: quartus_drc --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1603543123827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GPC-Verilog EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"GPC-Verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1603543124040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GPC-Verilog.sdc " "Synopsys Design Constraints File file not found: 'GPC-Verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1603543124432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1603543124433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1603543124438 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1603543124438 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " INST_Register\[1\] " "Node  \"INST_Register\[1\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 127 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124546 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[3\] " "Node  \"INST_Register\[3\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 129 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124546 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1603543124546 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " INST_Register\[1\] " "Node  \"INST_Register\[1\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 127 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[3\] " "Node  \"INST_Register\[3\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 129 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[2\] " "Node  \"INST_Register\[2\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 128 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[4\] " "Node  \"INST_Register\[4\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 130 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[0\] " "Node  \"INST_Register\[0\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 126 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryPointer\[13\]~21 " "Node  \"MemoryPointer\[13\]~21\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " StepCounter\[0\] " "Node  \"StepCounter\[0\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 142 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " Add0~2 " "Node  \"Add0~2\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 227 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryPointer\[0\]~29 " "Node  \"MemoryPointer\[0\]~29\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 237 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryPointer\[13\]~23 " "Node  \"MemoryPointer\[13\]~23\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " Y_Register\[2\]~0 " "Node  \"Y_Register\[2\]~0\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 297 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " StepCounter\[1\] " "Node  \"StepCounter\[1\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 143 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " X_Register\[0\]~18 " "Node  \"X_Register\[0\]~18\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 295 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " StepCounter\[2\] " "Node  \"StepCounter\[2\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 144 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " StepCounter\[3\] " "Node  \"StepCounter\[3\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 145 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " regRw~0 " "Node  \"regRw~0\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " A_Register\[4\]~7 " "Node  \"A_Register\[4\]~7\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 413 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryBuffer\[1\]~9 " "Node  \"MemoryBuffer\[1\]~9\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 348 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " regRw " "Node  \"regRw\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " A_Register\[7\] " "Node  \"A_Register\[7\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 50 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " A_Register\[0\] " "Node  \"A_Register\[0\]\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 57 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryBuffer\[1\]~12 " "Node  \"MemoryBuffer\[1\]~12\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 351 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryBuffer\[1\]~10 " "Node  \"MemoryBuffer\[1\]~10\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 349 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " Decoder0~0 " "Node  \"Decoder0~0\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 337 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 338 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " MemoryBuffer\[1\]~11 " "Node  \"MemoryBuffer\[1\]~11\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 350 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " B_Register\[7\]~2 " "Node  \"B_Register\[7\]~2\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 500 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " INST_Register\[0\]~0 " "Node  \"INST_Register\[0\]~0\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 305 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " A_Register\[4\]~8 " "Node  \"A_Register\[4\]~8\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 414 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 516 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_NODES_INFO" " SUM_Register\[0\]~2 " "Node  \"SUM_Register\[0\]~2\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Development/Hardware/GPC-Verilog/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603543124551 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1603543124551 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1603543124551 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "52 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 52 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1603543124553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603543124582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 14:38:44 2020 " "Processing ended: Sat Oct 24 14:38:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603543124582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603543124582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603543124582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1603543124582 ""}
