{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 10:01:25 2013 " "Info: Processing started: Thu Apr 18 10:01:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register selector:inst4\|n\[0\] register selector:inst4\|num\[0\] 373.83 MHz 2.675 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 373.83 MHz between source register \"selector:inst4\|n\[0\]\" and destination register \"selector:inst4\|num\[0\]\" (period= 2.675 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.509 ns + Longest register register " "Info: + Longest register to register delay is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selector:inst4\|n\[0\] 1 REG LC_X29_Y22_N3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y22_N3; Fanout = 13; REG Node = 'selector:inst4\|n\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { selector:inst4|n[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.366 ns) 1.186 ns selector:inst4\|Mux~2875 2 COMB LC_X32_Y22_N3 1 " "Info: 2: + IC(0.820 ns) + CELL(0.366 ns) = 1.186 ns; Loc. = LC_X32_Y22_N3; Fanout = 1; COMB Node = 'selector:inst4\|Mux~2875'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.186 ns" { selector:inst4|n[0] selector:inst4|Mux~2875 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.539 ns) 2.509 ns selector:inst4\|num\[0\] 3 REG LC_X29_Y22_N6 7 " "Info: 3: + IC(0.784 ns) + CELL(0.539 ns) = 2.509 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.323 ns" { selector:inst4|Mux~2875 selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.905 ns ( 36.07 % ) " "Info: Total cell delay = 0.905 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 63.93 % ) " "Info: Total interconnect delay = 1.604 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.509 ns" { selector:inst4|n[0] selector:inst4|Mux~2875 selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.509 ns" { selector:inst4|n[0] selector:inst4|Mux~2875 selector:inst4|num[0] } { 0.000ns 0.820ns 0.784ns } { 0.000ns 0.366ns 0.539ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 2.783 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns scan_clk 1 CLK PIN_L2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.542 ns) 2.783 ns selector:inst4\|num\[0\] 2 REG LC_X29_Y22_N6 7 " "Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.058 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.53 % ) " "Info: Total cell delay = 1.267 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.516 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.783 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns scan_clk 1 CLK PIN_L2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.542 ns) 2.783 ns selector:inst4\|n\[0\] 2 REG LC_X29_Y22_N3 13 " "Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N3; Fanout = 13; REG Node = 'selector:inst4\|n\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.058 ns" { scan_clk selector:inst4|n[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.53 % ) " "Info: Total cell delay = 1.267 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.516 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|n[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|n[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|n[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|n[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.509 ns" { selector:inst4|n[0] selector:inst4|Mux~2875 selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.509 ns" { selector:inst4|n[0] selector:inst4|Mux~2875 selector:inst4|num[0] } { 0.000ns 0.820ns 0.784ns } { 0.000ns 0.366ns 0.539ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|n[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|n[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:inst\|count\[2\] register clock:inst\|count\[0\] 356.0 MHz 2.809 ns Internal " "Info: Clock \"clk\" has Internal fmax of 356.0 MHz between source register \"clock:inst\|count\[2\]\" and destination register \"clock:inst\|count\[0\]\" (period= 2.809 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.643 ns + Longest register register " "Info: + Longest register to register delay is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|count\[2\] 1 REG LC_X30_Y22_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y22_N9; Fanout = 14; REG Node = 'clock:inst\|count\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clock:inst|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.344 ns) 0.902 ns clock:inst\|add~446 2 COMB LC_X31_Y22_N3 2 " "Info: 2: + IC(0.558 ns) + CELL(0.344 ns) = 0.902 ns; Loc. = LC_X31_Y22_N3; Fanout = 2; COMB Node = 'clock:inst\|add~446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.902 ns" { clock:inst|count[2] clock:inst|add~446 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 1.032 ns clock:inst\|add~441 3 COMB LC_X31_Y22_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.130 ns) = 1.032 ns; Loc. = LC_X31_Y22_N4; Fanout = 2; COMB Node = 'clock:inst\|add~441'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.130 ns" { clock:inst|add~446 clock:inst|add~441 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 1.481 ns clock:inst\|add~429 4 COMB LC_X31_Y22_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.449 ns) = 1.481 ns; Loc. = LC_X31_Y22_N5; Fanout = 5; COMB Node = 'clock:inst\|add~429'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.449 ns" { clock:inst|add~441 clock:inst|add~429 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.280 ns) 2.078 ns clock:inst\|LessThan~545 5 COMB LC_X31_Y22_N8 2 " "Info: 5: + IC(0.317 ns) + CELL(0.280 ns) = 2.078 ns; Loc. = LC_X31_Y22_N8; Fanout = 2; COMB Node = 'clock:inst\|LessThan~545'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.597 ns" { clock:inst|add~429 clock:inst|LessThan~545 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.223 ns) 2.643 ns clock:inst\|count\[0\] 6 REG LC_X31_Y22_N0 4 " "Info: 6: + IC(0.342 ns) + CELL(0.223 ns) = 2.643 ns; Loc. = LC_X31_Y22_N0; Fanout = 4; REG Node = 'clock:inst\|count\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.565 ns" { clock:inst|LessThan~545 clock:inst|count[0] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.426 ns ( 53.95 % ) " "Info: Total cell delay = 1.426 ns ( 53.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 46.05 % ) " "Info: Total interconnect delay = 1.217 ns ( 46.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.643 ns" { clock:inst|count[2] clock:inst|add~446 clock:inst|add~441 clock:inst|add~429 clock:inst|LessThan~545 clock:inst|count[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.643 ns" { clock:inst|count[2] clock:inst|add~446 clock:inst|add~441 clock:inst|add~429 clock:inst|LessThan~545 clock:inst|count[0] } { 0.000ns 0.558ns 0.000ns 0.000ns 0.317ns 0.342ns } { 0.000ns 0.344ns 0.130ns 0.449ns 0.280ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.890 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_L3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.542 ns) 2.890 ns clock:inst\|count\[0\] 2 REG LC_X31_Y22_N0 4 " "Info: 2: + IC(1.520 ns) + CELL(0.542 ns) = 2.890 ns; Loc. = LC_X31_Y22_N0; Fanout = 4; REG Node = 'clock:inst\|count\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.062 ns" { clk clock:inst|count[0] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.40 % ) " "Info: Total cell delay = 1.370 ns ( 47.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 52.60 % ) " "Info: Total interconnect delay = 1.520 ns ( 52.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[0] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_L3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.542 ns) 2.890 ns clock:inst\|count\[2\] 2 REG LC_X30_Y22_N9 14 " "Info: 2: + IC(1.520 ns) + CELL(0.542 ns) = 2.890 ns; Loc. = LC_X30_Y22_N9; Fanout = 14; REG Node = 'clock:inst\|count\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.062 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.40 % ) " "Info: Total cell delay = 1.370 ns ( 47.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 52.60 % ) " "Info: Total interconnect delay = 1.520 ns ( 52.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[0] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.643 ns" { clock:inst|count[2] clock:inst|add~446 clock:inst|add~441 clock:inst|add~429 clock:inst|LessThan~545 clock:inst|count[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.643 ns" { clock:inst|count[2] clock:inst|add~446 clock:inst|add~441 clock:inst|add~429 clock:inst|LessThan~545 clock:inst|count[0] } { 0.000ns 0.558ns 0.000ns 0.000ns 0.317ns 0.342ns } { 0.000ns 0.344ns 0.130ns 0.449ns 0.280ns 0.223ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[0] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.890 ns" { clk clock:inst|count[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.890 ns" { clk clk~out0 clock:inst|count[2] } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scan_clk led\[4\] selector:inst4\|num\[0\] 9.279 ns register " "Info: tco from clock \"scan_clk\" to destination pin \"led\[4\]\" through register \"selector:inst4\|num\[0\]\" is 9.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.783 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns scan_clk 1 CLK PIN_L2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.542 ns) 2.783 ns selector:inst4\|num\[0\] 2 REG LC_X29_Y22_N6 7 " "Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.058 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.53 % ) " "Info: Total cell delay = 1.267 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.516 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.340 ns + Longest register pin " "Info: + Longest register to pin delay is 6.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selector:inst4\|num\[0\] 1 REG LC_X29_Y22_N6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4\|num\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { selector:inst4|num[0] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.366 ns) 1.461 ns selector:inst4\|LED\[4\]~156 2 COMB LC_X29_Y24_N9 1 " "Info: 2: + IC(1.095 ns) + CELL(0.366 ns) = 1.461 ns; Loc. = LC_X29_Y24_N9; Fanout = 1; COMB Node = 'selector:inst4\|LED\[4\]~156'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "1.461 ns" { selector:inst4|num[0] selector:inst4|LED[4]~156 } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(2.687 ns) 6.340 ns led\[4\] 3 PIN PIN_AA12 0 " "Info: 3: + IC(2.192 ns) + CELL(2.687 ns) = 6.340 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'led\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "4.879 ns" { selector:inst4|LED[4]~156 led[4] } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 48.15 % ) " "Info: Total cell delay = 3.053 ns ( 48.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.287 ns ( 51.85 % ) " "Info: Total interconnect delay = 3.287 ns ( 51.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "6.340 ns" { selector:inst4|num[0] selector:inst4|LED[4]~156 led[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.340 ns" { selector:inst4|num[0] selector:inst4|LED[4]~156 led[4] } { 0.000ns 1.095ns 2.192ns } { 0.000ns 0.366ns 2.687ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.783 ns" { scan_clk selector:inst4|num[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.783 ns" { scan_clk scan_clk~out0 selector:inst4|num[0] } { 0.000ns 0.000ns 1.516ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "6.340 ns" { selector:inst4|num[0] selector:inst4|LED[4]~156 led[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.340 ns" { selector:inst4|num[0] selector:inst4|LED[4]~156 led[4] } { 0.000ns 1.095ns 2.192ns } { 0.000ns 0.366ns 2.687ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 10:01:25 2013 " "Info: Processing ended: Thu Apr 18 10:01:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
