Command: ./simv -l sim.log
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP2_Full64; Runtime version L-2016.06-SP2_Full64;  Jun  6 14:24 2018
STALL SIGNAL: 0
STALL SIGNAL: 0
PC:          0
RS1: xxxxx
RS2: xxxxx
RD: xxxxx
DATA0: xxxxxxxx
DATA1: xxxxxxxx
STALL SIGNAL: 0
PC:          4
RS1: 00100
RS2: 00010
RD: 00001
DATA0: 00000004
DATA1: 00000002
STALL SIGNAL: 1
PC:          8
RS1: 00000
RS2: 00000
RD: 00000
DATA0: 00000000
DATA1: 00000000
STALL SIGNAL: 0
PC:          8
RS1: 00100
RS2: 00001
RD: 00001
DATA0: 00000004
DATA1: 00000001
STALL SIGNAL: 0
PC:         12
RS1: 11000
RS2: 10100
RD: 00001
DATA0: 00000018
DATA1: 00000014
STALL SIGNAL: 0
PC:         16
RS1: 00100
RS2: 00010
RD: 00001
DATA0: 00000004
DATA1: 00000002
STALL SIGNAL: 0
PC:         20
RS1: 00101
RS2: 00011
RD: 00001
DATA0: 00000005
DATA1: 00000003
STALL SIGNAL: 0
PC:         24
RS1: 11000
RS2: 10100
RD: 00001
DATA0: 00000018
DATA1: 00000014
STALL SIGNAL: 0
PC:         28
RS1: 00100
RS2: 00010
RD: 00001
DATA0: 00000004
DATA1: 00000002
STALL SIGNAL: 0
PC:         32
RS1: 00101
RS2: 00011
RD: 00001
DATA0: 00000005
DATA1: 00000003
STALL SIGNAL: 0
PC:         36
RS1: 11000
RS2: 10100
RD: 00001
DATA0: 00000018
DATA1: 00000014
STALL SIGNAL: 0
PC:         40
RS1: 00101
RS2: 00011
RD: 00001
DATA0: 00000005
DATA1: 00000003
STALL SIGNAL: 0
PC:         44
RS1: 11000
RS2: 10100
RD: 00001
DATA0: 00000018
DATA1: 00000014
STALL SIGNAL: 0
PC:         48
RS1: 00101
RS2: 00011
RD: 00001
DATA0: 00000005
DATA1: 00000003
STALL SIGNAL: 0
PC:         52
RS1: 11000
RS2: 10100
RD: 00001
DATA0: 00000018
DATA1: 00000014
$finish at simulation time                 3100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3100
CPU Time:      0.250 seconds;       Data structure size:   0.0Mb
Wed Jun  6 14:24:30 2018
