Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 15:45:27 2024
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rtc_control_sets_placed.rpt
| Design       : rtc
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   484 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           63 |
|      2 |            3 |
|      4 |            3 |
|      9 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |              38 |           38 |
| No           | Yes                   | No                     |             104 |           47 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |  Enable Signal  |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------+--------------------------------------+------------------+----------------+
|  clock/seconds_reg[10]_LDC_i_1_n_0    |                 | clock/seconds_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  d1/display4digits_21[0]              |                 | seg7/p_0_in[0]                       |                1 |              1 |
|  clock/seconds_reg[7]_LDC_i_1_n_0     |                 | clock/seconds_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[9]_LDC_i_1_n_0     |                 | clock/seconds_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[8]_LDC_i_1_n_0     |                 | clock/seconds_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  clock/E[1]                           |                 | clock/AR[1]                          |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[0]_LDC_i_1_n_0     |                 | clock/seconds_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[3]_LDC_i_1_n_0     |                 | clock/seconds_reg[3]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[13]_LDC_i_1_n_0    |                 | clock/seconds_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[12]_LDC_i_1_n_0    |                 | clock/seconds_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[11]_LDC_i_1_n_0    |                 | clock/seconds_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[14]_LDC_i_1_n_0    |                 | clock/seconds_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[15]_LDC_i_1_n_0    |                 | clock/seconds_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[17]_LDC_i_1_n_0    |                 | clock/seconds_reg[17]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[16]_LDC_i_1_n_0    |                 | clock/seconds_reg[16]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[1]_LDC_i_1_n_0     |                 | clock/seconds_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[18]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[2]_LDC_i_1_n_0     |                 | clock/seconds_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[4]_LDC_i_1_n_0     |                 | clock/seconds_reg[4]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[18]_LDC_i_1_n_0    |                 | clock/seconds_reg[18]_LDC_i_2_n_0    |                1 |              1 |
|  clock/seconds_reg[6]_LDC_i_1_n_0     |                 | clock/seconds_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  clock/seconds_reg[5]_LDC_i_1_n_0     |                 | clock/seconds_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  decoder/seconds_reg[18]_C_1          |                 | decoder/seconds_reg[18]_C_0          |                1 |              1 |
|  decoder/E[1]                         |                 | decoder/AR[1]                        |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[3]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[2]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[7]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[4]_LDC_i_1_n_0     |                1 |              1 |
|  decoder/seg_digit_reg[6]_i_9__1_0[1] |                 | decoder/seg_digit_reg[6]_i_4__1_0[1] |                1 |              1 |
|  pres_1ms/clk_i                       |                 |                                      |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[18]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[6]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[5]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[5]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[9]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[8]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[10]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[13]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[12]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[11]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[14]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[16]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[15]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[17]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[17]_LDC_i_2_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[16]_LDC_i_1_n_0    |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[1]_LDC_i_1_n_0     |                1 |              1 |
|  b_min_deb_BUFG                       |                 | clock/seconds_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  clock/E[0]                           |                 | clock/AR[0]                          |                1 |              2 |
|  decoder/E[0]                         |                 | decoder/AR[0]                        |                1 |              2 |
|  decoder/seg_digit_reg[6]_i_9__1_0[0] |                 | decoder/seg_digit_reg[6]_i_4__1_0[0] |                1 |              2 |
|  clock/E[2]                           |                 | clock/AR[2]                          |                2 |              4 |
|  decoder/E[2]                         |                 | decoder/AR[2]                        |                1 |              4 |
|  decoder/seg_digit_reg[6]_i_9__1_0[2] |                 | decoder/seg_digit_reg[6]_i_4__1_0[2] |                1 |              4 |
|  d1/display4digits_21[0]              |                 |                                      |                4 |              9 |
|  clk_i_IBUF_BUFG                      |                 |                                      |                9 |             14 |
|  clk_i_IBUF_BUFG                      |                 | pres/counter[31]_i_1_n_0             |                8 |             31 |
|  clk_i_IBUF_BUFG                      |                 | pres_1ms/counter[31]_i_1_n_0         |                8 |             31 |
|  clk_i_IBUF_BUFG                      | db_hr/counter_0 | db_hr/counter[31]_i_1_n_0            |                8 |             31 |
|  clk_i_IBUF_BUFG                      | db_min/counter  | db_min/counter[31]_i_1__0_n_0        |                8 |             31 |
+---------------------------------------+-----------------+--------------------------------------+------------------+----------------+


