// Seed: 548154285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
  wire id_6;
  supply0 id_7 = 1'b0;
  assign id_1 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    id_4,
    input wor  id_2
);
  wire id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6
  );
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply1 id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
