# Cisc-CPU
KTH Project
Code only folder: only contains vhdl verilog and memory initialization files
Full version: contains all generated files from modelsim as well as Quartus
