<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new74'" level="0">
<item name = "Date">Sat Apr 29 23:09:05 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S4_3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">524293, 524293, 524293, 524293, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">524291, 524291, 5, 1, 1, 524288, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 604</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 1092</column>
<column name="Memory">28, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 380, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS4_3_mux_6g8j_U6">computeS4_3_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_U7">computeS4_3_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_U8">computeS4_3_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_3_mux_6g8j_U9">computeS4_3_mux_6g8j, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights23_m_weights_3_U">Conv1DMac_new74_wcud, 7, 0, 0, 16384, 7, 1, 114688</column>
<column name="weights23_m_weights_2_U">Conv1DMac_new74_wdEe, 7, 0, 0, 16384, 7, 1, 114688</column>
<column name="weights23_m_weights_1_U">Conv1DMac_new74_weOg, 7, 0, 0, 16384, 7, 1, 114688</column>
<column name="weights23_m_weights_s_U">Conv1DMac_new74_wfYi, 7, 0, 0, 16384, 7, 1, 114688</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_3_fu_742_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_4_fu_812_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_58_fu_672_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_fu_602_p2">*, 0, 0, 41, 7, 8</column>
<column name="indvar_flatten_next1_fu_441_p2">+, 0, 0, 27, 1, 20</column>
<column name="indvar_flatten_op_fu_573_p2">+, 0, 0, 23, 16, 1</column>
<column name="macRegisters_0_V_fu_904_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_923_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_942_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_961_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_495_p2">+, 0, 0, 15, 1, 7</column>
<column name="p_Val2_7_1_fu_1258_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_2_fu_1397_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_3_fu_1536_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_fu_1119_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_567_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp1_fu_898_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_917_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_936_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_955_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_9_fu_555_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_1_fu_909_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_2_fu_928_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_3_fu_947_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_fu_890_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_8_mid_fu_489_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten1_fu_435_p2">icmp, 0, 0, 18, 20, 21</column>
<column name="exitcond_flatten_fu_447_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_12_fu_662_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_1_fu_732_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_2_fu_802_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_19_3_fu_872_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_1_fu_561_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="tmp_4_fu_483_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_15_fu_708_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_20_fu_778_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_25_fu_848_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_2_fu_501_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_7_fu_638_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_579_p3">select, 0, 0, 16, 1, 1</column>
<column name="nm_mid2_fu_543_p3">select, 0, 0, 7, 1, 7</column>
<column name="nm_mid_fu_453_p3">select, 0, 0, 7, 1, 1</column>
<column name="nm_t_mid2_fu_535_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_t_mid_fu_469_p3">select, 0, 0, 6, 1, 1</column>
<column name="sf_mid2_fu_507_p3">select, 0, 0, 9, 1, 1</column>
<column name="tmp_6_mid2_fu_527_p3">select, 0, 0, 14, 1, 14</column>
<column name="tmp_6_mid_fu_461_p3">select, 0, 0, 14, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_477_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten1_reg_359">9, 2, 20, 40</column>
<column name="indvar_flatten_reg_370">9, 2, 16, 32</column>
<column name="macRegisters_0_V_1_fu_278">9, 2, 8, 16</column>
<column name="macRegisters_1_V_1_fu_282">9, 2, 8, 16</column>
<column name="macRegisters_2_V_1_fu_286">9, 2, 8, 16</column>
<column name="macRegisters_3_V_1_fu_290">9, 2, 8, 16</column>
<column name="nm_reg_381">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_392">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten1_reg_1579">1, 0, 1, 0</column>
<column name="indvar_flatten1_reg_359">20, 0, 20, 0</column>
<column name="indvar_flatten_reg_370">16, 0, 16, 0</column>
<column name="macRegisters_0_V_1_fu_278">8, 0, 8, 0</column>
<column name="macRegisters_1_V_1_fu_282">8, 0, 8, 0</column>
<column name="macRegisters_2_V_1_fu_286">8, 0, 8, 0</column>
<column name="macRegisters_3_V_1_fu_290">8, 0, 8, 0</column>
<column name="nm_reg_381">7, 0, 7, 0</column>
<column name="nm_t_mid2_reg_1588">6, 0, 6, 0</column>
<column name="p_Val2_7_1_reg_1705">8, 0, 8, 0</column>
<column name="p_Val2_7_2_reg_1710">8, 0, 8, 0</column>
<column name="p_Val2_7_3_reg_1715">8, 0, 8, 0</column>
<column name="p_Val2_7_reg_1700">8, 0, 8, 0</column>
<column name="sf_reg_392">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_12_reg_1650">1, 0, 1, 0</column>
<column name="tmp_14_reg_1655">8, 0, 8, 0</column>
<column name="tmp_19_1_reg_1665">1, 0, 1, 0</column>
<column name="tmp_19_2_reg_1680">1, 0, 1, 0</column>
<column name="tmp_19_3_reg_1695">1, 0, 1, 0</column>
<column name="tmp_19_reg_1670">8, 0, 8, 0</column>
<column name="tmp_1_reg_1606">1, 0, 1, 0</column>
<column name="tmp_21_reg_1645">1, 0, 1, 0</column>
<column name="tmp_24_reg_1685">8, 0, 8, 0</column>
<column name="tmp_35_reg_1660">1, 0, 1, 0</column>
<column name="tmp_38_reg_1675">1, 0, 1, 0</column>
<column name="tmp_41_reg_1690">1, 0, 1, 0</column>
<column name="tmp_5_reg_1640">8, 0, 8, 0</column>
<column name="tmp_9_reg_1601">14, 0, 14, 0</column>
<column name="exitcond_flatten1_reg_1579">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1588">64, 32, 6, 0</column>
<column name="tmp_1_reg_1606">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new74, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
