# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:22:54 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(10): near "parameter": syntax error, unexpected parameter, expecting ')'.
# End time: 09:22:54 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 22
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:23:03 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:23:04 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:23:07 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(41)
#    Time: 5500 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 41
add wave -position insertpoint  \
sim:/sdram_bfm_test/sdram/SDRAM_DATA_W \
sim:/sdram_bfm_test/sdram/SDRAM_ADDR_W \
sim:/sdram_bfm_test/sdram/address \
sim:/sdram_bfm_test/sdram/burstcount \
sim:/sdram_bfm_test/sdram/waitrequest \
sim:/sdram_bfm_test/sdram/readdata \
sim:/sdram_bfm_test/sdram/readdatavalid \
sim:/sdram_bfm_test/sdram/read \
sim:/sdram_bfm_test/sdram/writedata \
sim:/sdram_bfm_test/sdram/byteenable \
sim:/sdram_bfm_test/sdram/write
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(41)
#    Time: 5500 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 41
add wave -position insertpoint  \
sim:/sdram_bfm_test/clk \
sim:/sdram_bfm_test/rst_n
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(41)
#    Time: 5500 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 41
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/sdram_bfm/wave.do
quit -sim
# End time: 09:28:06 on Mar 11,2025, Elapsed time: 0:04:59
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:28:12 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:28:12 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:28:17 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(44)
#    Time: 5500 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 44
quit -sim 
# End time: 09:37:56 on Mar 11,2025, Elapsed time: 0:09:39
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:37:59 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:37:59 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:38:01 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# Write operation start, waiting...
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(65)
#    Time: 23960 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 65
quit -sim
# End time: 09:39:00 on Mar 11,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:39:02 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:39:02 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:39:04 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: xxxxxxxx, burstcount:    x
# Write operation done.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(65)
#    Time: 5770 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 65
quit -sim
# End time: 09:41:44 on Mar 11,2025, Elapsed time: 0:02:40
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:41:46 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:41:46 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:41:48 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00010000, burstcount:    8
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(65)
#    Time: 5930 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 65
quit -sim 
# End time: 09:43:58 on Mar 11,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:00 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 09:44:00 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 09:44:01 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00010000, burstcount:    8
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(66)
#    Time: 5940 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 66
quit -sim
# End time: 10:22:02 on Mar 11,2025, Elapsed time: 0:38:01
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:22:04 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 10:22:04 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 10:22:06 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00010000, burstcount:    8
# Writing memory to file simulation/sdram_bfm/wt_mem.bin...
# sdram_bfm_test words written to file simulation/sdram_bfm/wt_mem.bin.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(68)
#    Time: 5940 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 68
quit -sim
# End time: 10:25:28 on Mar 11,2025, Elapsed time: 0:03:22
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:25:30 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 10:25:30 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 10:25:32 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00010000, burstcount:    8
# byte 00040000 bit 00000000 data 00000000
# byte 00040000 bit 00000008 data 00000008
# byte 00040000 bit 00000010 data 00000010
# byte 00040000 bit 00000018 data 00000018
# byte 00040001 bit 00000000 data 00000020
# byte 00040001 bit 00000008 data 00000028
# byte 00040001 bit 00000010 data 00000030
# byte 00040001 bit 00000018 data 00000038
# byte 00040002 bit 00000000 data 00000040
# byte 00040002 bit 00000008 data 00000048
# byte 00040002 bit 00000010 data 00000050
# byte 00040002 bit 00000018 data 00000058
# byte 00040003 bit 00000000 data 00000060
# byte 00040003 bit 00000008 data 00000068
# byte 00040003 bit 00000010 data 00000070
# byte 00040003 bit 00000018 data 00000078
# byte 00040004 bit 00000000 data 00000000
# byte 00040004 bit 00000008 data 00000008
# byte 00040004 bit 00000010 data 00000010
# byte 00040004 bit 00000018 data 00000018
# byte 00040005 bit 00000000 data 00000020
# byte 00040005 bit 00000008 data 00000028
# byte 00040005 bit 00000010 data 00000030
# byte 00040005 bit 00000018 data 00000038
# byte 00040006 bit 00000000 data 00000040
# byte 00040006 bit 00000008 data 00000048
# byte 00040006 bit 00000010 data 00000050
# byte 00040006 bit 00000018 data 00000058
# byte 00040007 bit 00000000 data 00000060
# byte 00040007 bit 00000008 data 00000068
# byte 00040007 bit 00000010 data 00000070
# byte 00040007 bit 00000018 data 00000078
# byte 00040008 bit 00000000 data 00000000
# byte 00040008 bit 00000008 data 00000008
# byte 00040008 bit 00000010 data 00000010
# byte 00040008 bit 00000018 data 00000018
# byte 00040009 bit 00000000 data 00000020
# byte 00040009 bit 00000008 data 00000028
# byte 00040009 bit 00000010 data 00000030
# byte 00040009 bit 00000018 data 00000038
# byte 0004000a bit 00000000 data 00000040
# byte 0004000a bit 00000008 data 00000048
# byte 0004000a bit 00000010 data 00000050
# byte 0004000a bit 00000018 data 00000058
# byte 0004000b bit 00000000 data 00000060
# byte 0004000b bit 00000008 data 00000068
# byte 0004000b bit 00000010 data 00000070
# byte 0004000b bit 00000018 data 00000078
# byte 0004000c bit 00000000 data 00000000
# byte 0004000c bit 00000008 data 00000008
# byte 0004000c bit 00000010 data 00000010
# byte 0004000c bit 00000018 data 00000018
# byte 0004000d bit 00000000 data 00000020
# byte 0004000d bit 00000008 data 00000028
# byte 0004000d bit 00000010 data 00000030
# byte 0004000d bit 00000018 data 00000038
# byte 0004000e bit 00000000 data 00000040
# byte 0004000e bit 00000008 data 00000048
# byte 0004000e bit 00000010 data 00000050
# byte 0004000e bit 00000018 data 00000058
# byte 0004000f bit 00000000 data 00000060
# byte 0004000f bit 00000008 data 00000068
# byte 0004000f bit 00000010 data 00000070
# byte 0004000f bit 00000018 data 00000078
# byte 00040010 bit 00000000 data 00000000
# byte 00040010 bit 00000008 data 00000008
# byte 00040010 bit 00000010 data 00000010
# byte 00040010 bit 00000018 data 00000018
# byte 00040011 bit 00000000 data 00000020
# byte 00040011 bit 00000008 data 00000028
# byte 00040011 bit 00000010 data 00000030
# byte 00040011 bit 00000018 data 00000038
# byte 00040012 bit 00000000 data 00000040
# byte 00040012 bit 00000008 data 00000048
# byte 00040012 bit 00000010 data 00000050
# byte 00040012 bit 00000018 data 00000058
# byte 00040013 bit 00000000 data 00000060
# byte 00040013 bit 00000008 data 00000068
# byte 00040013 bit 00000010 data 00000070
# byte 00040013 bit 00000018 data 00000078
# byte 00040014 bit 00000000 data 00000000
# byte 00040014 bit 00000008 data 00000008
# byte 00040014 bit 00000010 data 00000010
# byte 00040014 bit 00000018 data 00000018
# byte 00040015 bit 00000000 data 00000020
# byte 00040015 bit 00000008 data 00000028
# byte 00040015 bit 00000010 data 00000030
# byte 00040015 bit 00000018 data 00000038
# byte 00040016 bit 00000000 data 00000040
# byte 00040016 bit 00000008 data 00000048
# byte 00040016 bit 00000010 data 00000050
# byte 00040016 bit 00000018 data 00000058
# byte 00040017 bit 00000000 data 00000060
# byte 00040017 bit 00000008 data 00000068
# byte 00040017 bit 00000010 data 00000070
# byte 00040017 bit 00000018 data 00000078
# byte 00040018 bit 00000000 data 00000000
# byte 00040018 bit 00000008 data 00000008
# byte 00040018 bit 00000010 data 00000010
# byte 00040018 bit 00000018 data 00000018
# byte 00040019 bit 00000000 data 00000020
# byte 00040019 bit 00000008 data 00000028
# byte 00040019 bit 00000010 data 00000030
# byte 00040019 bit 00000018 data 00000038
# byte 0004001a bit 00000000 data 00000040
# byte 0004001a bit 00000008 data 00000048
# byte 0004001a bit 00000010 data 00000050
# byte 0004001a bit 00000018 data 00000058
# byte 0004001b bit 00000000 data 00000060
# byte 0004001b bit 00000008 data 00000068
# byte 0004001b bit 00000010 data 00000070
# byte 0004001b bit 00000018 data 00000078
# Writing memory to file simulation/sdram_bfm/wt_mem.bin...
# sdram_bfm_test words written to file simulation/sdram_bfm/wt_mem.bin.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(68)
#    Time: 5940 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 68
quit -sim
# End time: 10:36:15 on Mar 11,2025, Elapsed time: 0:10:43
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:36:17 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 10:36:17 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 10:36:18 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00004000, burstcount:    8
# byte 00004000 bit 00000000 data 00000000
# byte 00004000 bit 00000008 data 00000008
# byte 00004000 bit 00000010 data 00000010
# byte 00004000 bit 00000018 data 00000018
# byte 00004001 bit 00000000 data 00000020
# byte 00004001 bit 00000008 data 00000028
# byte 00004001 bit 00000010 data 00000030
# byte 00004001 bit 00000018 data 00000038
# byte 00004002 bit 00000000 data 00000040
# byte 00004002 bit 00000008 data 00000048
# byte 00004002 bit 00000010 data 00000050
# byte 00004002 bit 00000018 data 00000058
# byte 00004003 bit 00000000 data 00000060
# byte 00004003 bit 00000008 data 00000068
# byte 00004003 bit 00000010 data 00000070
# byte 00004003 bit 00000018 data 00000078
# byte 00004004 bit 00000000 data 00000000
# byte 00004004 bit 00000008 data 00000008
# byte 00004004 bit 00000010 data 00000010
# byte 00004004 bit 00000018 data 00000018
# byte 00004005 bit 00000000 data 00000020
# byte 00004005 bit 00000008 data 00000028
# byte 00004005 bit 00000010 data 00000030
# byte 00004005 bit 00000018 data 00000038
# byte 00004006 bit 00000000 data 00000040
# byte 00004006 bit 00000008 data 00000048
# byte 00004006 bit 00000010 data 00000050
# byte 00004006 bit 00000018 data 00000058
# byte 00004007 bit 00000000 data 00000060
# byte 00004007 bit 00000008 data 00000068
# byte 00004007 bit 00000010 data 00000070
# byte 00004007 bit 00000018 data 00000078
# byte 00004008 bit 00000000 data 00000000
# byte 00004008 bit 00000008 data 00000008
# byte 00004008 bit 00000010 data 00000010
# byte 00004008 bit 00000018 data 00000018
# byte 00004009 bit 00000000 data 00000020
# byte 00004009 bit 00000008 data 00000028
# byte 00004009 bit 00000010 data 00000030
# byte 00004009 bit 00000018 data 00000038
# byte 0000400a bit 00000000 data 00000040
# byte 0000400a bit 00000008 data 00000048
# byte 0000400a bit 00000010 data 00000050
# byte 0000400a bit 00000018 data 00000058
# byte 0000400b bit 00000000 data 00000060
# byte 0000400b bit 00000008 data 00000068
# byte 0000400b bit 00000010 data 00000070
# byte 0000400b bit 00000018 data 00000078
# byte 0000400c bit 00000000 data 00000000
# byte 0000400c bit 00000008 data 00000008
# byte 0000400c bit 00000010 data 00000010
# byte 0000400c bit 00000018 data 00000018
# byte 0000400d bit 00000000 data 00000020
# byte 0000400d bit 00000008 data 00000028
# byte 0000400d bit 00000010 data 00000030
# byte 0000400d bit 00000018 data 00000038
# byte 0000400e bit 00000000 data 00000040
# byte 0000400e bit 00000008 data 00000048
# byte 0000400e bit 00000010 data 00000050
# byte 0000400e bit 00000018 data 00000058
# byte 0000400f bit 00000000 data 00000060
# byte 0000400f bit 00000008 data 00000068
# byte 0000400f bit 00000010 data 00000070
# byte 0000400f bit 00000018 data 00000078
# byte 00004010 bit 00000000 data 00000000
# byte 00004010 bit 00000008 data 00000008
# byte 00004010 bit 00000010 data 00000010
# byte 00004010 bit 00000018 data 00000018
# byte 00004011 bit 00000000 data 00000020
# byte 00004011 bit 00000008 data 00000028
# byte 00004011 bit 00000010 data 00000030
# byte 00004011 bit 00000018 data 00000038
# byte 00004012 bit 00000000 data 00000040
# byte 00004012 bit 00000008 data 00000048
# byte 00004012 bit 00000010 data 00000050
# byte 00004012 bit 00000018 data 00000058
# byte 00004013 bit 00000000 data 00000060
# byte 00004013 bit 00000008 data 00000068
# byte 00004013 bit 00000010 data 00000070
# byte 00004013 bit 00000018 data 00000078
# byte 00004014 bit 00000000 data 00000000
# byte 00004014 bit 00000008 data 00000008
# byte 00004014 bit 00000010 data 00000010
# byte 00004014 bit 00000018 data 00000018
# byte 00004015 bit 00000000 data 00000020
# byte 00004015 bit 00000008 data 00000028
# byte 00004015 bit 00000010 data 00000030
# byte 00004015 bit 00000018 data 00000038
# byte 00004016 bit 00000000 data 00000040
# byte 00004016 bit 00000008 data 00000048
# byte 00004016 bit 00000010 data 00000050
# byte 00004016 bit 00000018 data 00000058
# byte 00004017 bit 00000000 data 00000060
# byte 00004017 bit 00000008 data 00000068
# byte 00004017 bit 00000010 data 00000070
# byte 00004017 bit 00000018 data 00000078
# byte 00004018 bit 00000000 data 00000000
# byte 00004018 bit 00000008 data 00000008
# byte 00004018 bit 00000010 data 00000010
# byte 00004018 bit 00000018 data 00000018
# byte 00004019 bit 00000000 data 00000020
# byte 00004019 bit 00000008 data 00000028
# byte 00004019 bit 00000010 data 00000030
# byte 00004019 bit 00000018 data 00000038
# byte 0000401a bit 00000000 data 00000040
# byte 0000401a bit 00000008 data 00000048
# byte 0000401a bit 00000010 data 00000050
# byte 0000401a bit 00000018 data 00000058
# byte 0000401b bit 00000000 data 00000060
# byte 0000401b bit 00000008 data 00000068
# byte 0000401b bit 00000010 data 00000070
# byte 0000401b bit 00000018 data 00000078
# Writing memory to file simulation/sdram_bfm/wt_mem.bin...
# sdram_bfm_test words written to file simulation/sdram_bfm/wt_mem.bin.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(68)
#    Time: 5940 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 68
quit -sim
# End time: 10:39:05 on Mar 11,2025, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:39:08 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 10:39:08 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 10:39:09 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00004000, burstcount:    8
# byte 00004000 bit 00000000 data 00000000
# byte 00004000 bit 00000008 data 00000008
# byte 00004000 bit 00000010 data 00000010
# byte 00004000 bit 00000018 data 00000018
# byte 00004001 bit 00000000 data 00000020
# byte 00004001 bit 00000008 data 00000028
# byte 00004001 bit 00000010 data 00000030
# byte 00004001 bit 00000018 data 00000038
# byte 00004002 bit 00000000 data 00000040
# byte 00004002 bit 00000008 data 00000048
# byte 00004002 bit 00000010 data 00000050
# byte 00004002 bit 00000018 data 00000058
# byte 00004003 bit 00000000 data 00000060
# byte 00004003 bit 00000008 data 00000068
# byte 00004003 bit 00000010 data 00000070
# byte 00004003 bit 00000018 data 00000078
# byte 00004004 bit 00000000 data 00000000
# byte 00004004 bit 00000008 data 00000008
# byte 00004004 bit 00000010 data 00000010
# byte 00004004 bit 00000018 data 00000018
# byte 00004005 bit 00000000 data 00000020
# byte 00004005 bit 00000008 data 00000028
# byte 00004005 bit 00000010 data 00000030
# byte 00004005 bit 00000018 data 00000038
# byte 00004006 bit 00000000 data 00000040
# byte 00004006 bit 00000008 data 00000048
# byte 00004006 bit 00000010 data 00000050
# byte 00004006 bit 00000018 data 00000058
# byte 00004007 bit 00000000 data 00000060
# byte 00004007 bit 00000008 data 00000068
# byte 00004007 bit 00000010 data 00000070
# byte 00004007 bit 00000018 data 00000078
# byte 00004008 bit 00000000 data 00000000
# byte 00004008 bit 00000008 data 00000008
# byte 00004008 bit 00000010 data 00000010
# byte 00004008 bit 00000018 data 00000018
# byte 00004009 bit 00000000 data 00000020
# byte 00004009 bit 00000008 data 00000028
# byte 00004009 bit 00000010 data 00000030
# byte 00004009 bit 00000018 data 00000038
# byte 0000400a bit 00000000 data 00000040
# byte 0000400a bit 00000008 data 00000048
# byte 0000400a bit 00000010 data 00000050
# byte 0000400a bit 00000018 data 00000058
# byte 0000400b bit 00000000 data 00000060
# byte 0000400b bit 00000008 data 00000068
# byte 0000400b bit 00000010 data 00000070
# byte 0000400b bit 00000018 data 00000078
# byte 0000400c bit 00000000 data 00000000
# byte 0000400c bit 00000008 data 00000008
# byte 0000400c bit 00000010 data 00000010
# byte 0000400c bit 00000018 data 00000018
# byte 0000400d bit 00000000 data 00000020
# byte 0000400d bit 00000008 data 00000028
# byte 0000400d bit 00000010 data 00000030
# byte 0000400d bit 00000018 data 00000038
# byte 0000400e bit 00000000 data 00000040
# byte 0000400e bit 00000008 data 00000048
# byte 0000400e bit 00000010 data 00000050
# byte 0000400e bit 00000018 data 00000058
# byte 0000400f bit 00000000 data 00000060
# byte 0000400f bit 00000008 data 00000068
# byte 0000400f bit 00000010 data 00000070
# byte 0000400f bit 00000018 data 00000078
# byte 00004010 bit 00000000 data 00000000
# byte 00004010 bit 00000008 data 00000008
# byte 00004010 bit 00000010 data 00000010
# byte 00004010 bit 00000018 data 00000018
# byte 00004011 bit 00000000 data 00000020
# byte 00004011 bit 00000008 data 00000028
# byte 00004011 bit 00000010 data 00000030
# byte 00004011 bit 00000018 data 00000038
# byte 00004012 bit 00000000 data 00000040
# byte 00004012 bit 00000008 data 00000048
# byte 00004012 bit 00000010 data 00000050
# byte 00004012 bit 00000018 data 00000058
# byte 00004013 bit 00000000 data 00000060
# byte 00004013 bit 00000008 data 00000068
# byte 00004013 bit 00000010 data 00000070
# byte 00004013 bit 00000018 data 00000078
# byte 00004014 bit 00000000 data 00000000
# byte 00004014 bit 00000008 data 00000008
# byte 00004014 bit 00000010 data 00000010
# byte 00004014 bit 00000018 data 00000018
# byte 00004015 bit 00000000 data 00000020
# byte 00004015 bit 00000008 data 00000028
# byte 00004015 bit 00000010 data 00000030
# byte 00004015 bit 00000018 data 00000038
# byte 00004016 bit 00000000 data 00000040
# byte 00004016 bit 00000008 data 00000048
# byte 00004016 bit 00000010 data 00000050
# byte 00004016 bit 00000018 data 00000058
# byte 00004017 bit 00000000 data 00000060
# byte 00004017 bit 00000008 data 00000068
# byte 00004017 bit 00000010 data 00000070
# byte 00004017 bit 00000018 data 00000078
# byte 00004018 bit 00000000 data 00000000
# byte 00004018 bit 00000008 data 00000008
# byte 00004018 bit 00000010 data 00000010
# byte 00004018 bit 00000018 data 00000018
# byte 00004019 bit 00000000 data 00000020
# byte 00004019 bit 00000008 data 00000028
# byte 00004019 bit 00000010 data 00000030
# byte 00004019 bit 00000018 data 00000038
# byte 0000401a bit 00000000 data 00000040
# byte 0000401a bit 00000008 data 00000048
# byte 0000401a bit 00000010 data 00000050
# byte 0000401a bit 00000018 data 00000058
# byte 0000401b bit 00000000 data 00000060
# byte 0000401b bit 00000008 data 00000068
# byte 0000401b bit 00000010 data 00000070
# byte 0000401b bit 00000018 data 00000078
# byte 0000401c bit 00000000 data 00000000
# byte 0000401c bit 00000008 data 00000008
# byte 0000401c bit 00000010 data 00000010
# byte 0000401c bit 00000018 data 00000018
# byte 0000401d bit 00000000 data 00000020
# byte 0000401d bit 00000008 data 00000028
# byte 0000401d bit 00000010 data 00000030
# byte 0000401d bit 00000018 data 00000038
# byte 0000401e bit 00000000 data 00000040
# byte 0000401e bit 00000008 data 00000048
# byte 0000401e bit 00000010 data 00000050
# byte 0000401e bit 00000018 data 00000058
# byte 0000401f bit 00000000 data 00000060
# byte 0000401f bit 00000008 data 00000068
# byte 0000401f bit 00000010 data 00000070
# byte 0000401f bit 00000018 data 00000078
# Write operation done.
# Writing memory to file simulation/sdram_bfm/wt_mem.bin...
# sdram_bfm_test words written to file simulation/sdram_bfm/wt_mem.bin.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(68)
#    Time: 5950 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 68
quit -sim
# End time: 10:44:33 on Mar 11,2025, Elapsed time: 0:05:24
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  simulation/sdram_bfm/sdram_bfm_test.sv   simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:44:34 on Mar 11,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_read_intf
# -- Compiling interface sdram_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 10:44:35 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 10:44:37 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Write operation start, waiting...
# Wait done. address: 00004000, burstcount:    8
# byte 00004000 bit 00000000 data 00000000
# byte 00004000 bit 00000008 data 00000008
# byte 00004000 bit 00000010 data 00000010
# byte 00004000 bit 00000018 data 00000018
# byte 00004001 bit 00000000 data 00000020
# byte 00004001 bit 00000008 data 00000028
# byte 00004001 bit 00000010 data 00000030
# byte 00004001 bit 00000018 data 00000038
# byte 00004002 bit 00000000 data 00000040
# byte 00004002 bit 00000008 data 00000048
# byte 00004002 bit 00000010 data 00000050
# byte 00004002 bit 00000018 data 00000058
# byte 00004003 bit 00000000 data 00000060
# byte 00004003 bit 00000008 data 00000068
# byte 00004003 bit 00000010 data 00000070
# byte 00004003 bit 00000018 data 00000078
# byte 00004004 bit 00000000 data 00000000
# byte 00004004 bit 00000008 data 00000008
# byte 00004004 bit 00000010 data 00000010
# byte 00004004 bit 00000018 data 00000018
# byte 00004005 bit 00000000 data 00000020
# byte 00004005 bit 00000008 data 00000028
# byte 00004005 bit 00000010 data 00000030
# byte 00004005 bit 00000018 data 00000038
# byte 00004006 bit 00000000 data 00000040
# byte 00004006 bit 00000008 data 00000048
# byte 00004006 bit 00000010 data 00000050
# byte 00004006 bit 00000018 data 00000058
# byte 00004007 bit 00000000 data 00000060
# byte 00004007 bit 00000008 data 00000068
# byte 00004007 bit 00000010 data 00000070
# byte 00004007 bit 00000018 data 00000078
# byte 00004008 bit 00000000 data 00000000
# byte 00004008 bit 00000008 data 00000008
# byte 00004008 bit 00000010 data 00000010
# byte 00004008 bit 00000018 data 00000018
# byte 00004009 bit 00000000 data 00000020
# byte 00004009 bit 00000008 data 00000028
# byte 00004009 bit 00000010 data 00000030
# byte 00004009 bit 00000018 data 00000038
# byte 0000400a bit 00000000 data 00000040
# byte 0000400a bit 00000008 data 00000048
# byte 0000400a bit 00000010 data 00000050
# byte 0000400a bit 00000018 data 00000058
# byte 0000400b bit 00000000 data 00000060
# byte 0000400b bit 00000008 data 00000068
# byte 0000400b bit 00000010 data 00000070
# byte 0000400b bit 00000018 data 00000078
# byte 0000400c bit 00000000 data 00000000
# byte 0000400c bit 00000008 data 00000008
# byte 0000400c bit 00000010 data 00000010
# byte 0000400c bit 00000018 data 00000018
# byte 0000400d bit 00000000 data 00000020
# byte 0000400d bit 00000008 data 00000028
# byte 0000400d bit 00000010 data 00000030
# byte 0000400d bit 00000018 data 00000038
# byte 0000400e bit 00000000 data 00000040
# byte 0000400e bit 00000008 data 00000048
# byte 0000400e bit 00000010 data 00000050
# byte 0000400e bit 00000018 data 00000058
# byte 0000400f bit 00000000 data 00000060
# byte 0000400f bit 00000008 data 00000068
# byte 0000400f bit 00000010 data 00000070
# byte 0000400f bit 00000018 data 00000078
# byte 00004010 bit 00000000 data 00000000
# byte 00004010 bit 00000008 data 00000008
# byte 00004010 bit 00000010 data 00000010
# byte 00004010 bit 00000018 data 00000018
# byte 00004011 bit 00000000 data 00000020
# byte 00004011 bit 00000008 data 00000028
# byte 00004011 bit 00000010 data 00000030
# byte 00004011 bit 00000018 data 00000038
# byte 00004012 bit 00000000 data 00000040
# byte 00004012 bit 00000008 data 00000048
# byte 00004012 bit 00000010 data 00000050
# byte 00004012 bit 00000018 data 00000058
# byte 00004013 bit 00000000 data 00000060
# byte 00004013 bit 00000008 data 00000068
# byte 00004013 bit 00000010 data 00000070
# byte 00004013 bit 00000018 data 00000078
# byte 00004014 bit 00000000 data 00000000
# byte 00004014 bit 00000008 data 00000008
# byte 00004014 bit 00000010 data 00000010
# byte 00004014 bit 00000018 data 00000018
# byte 00004015 bit 00000000 data 00000020
# byte 00004015 bit 00000008 data 00000028
# byte 00004015 bit 00000010 data 00000030
# byte 00004015 bit 00000018 data 00000038
# byte 00004016 bit 00000000 data 00000040
# byte 00004016 bit 00000008 data 00000048
# byte 00004016 bit 00000010 data 00000050
# byte 00004016 bit 00000018 data 00000058
# byte 00004017 bit 00000000 data 00000060
# byte 00004017 bit 00000008 data 00000068
# byte 00004017 bit 00000010 data 00000070
# byte 00004017 bit 00000018 data 00000078
# byte 00004018 bit 00000000 data 00000000
# byte 00004018 bit 00000008 data 00000008
# byte 00004018 bit 00000010 data 00000010
# byte 00004018 bit 00000018 data 00000018
# byte 00004019 bit 00000000 data 00000020
# byte 00004019 bit 00000008 data 00000028
# byte 00004019 bit 00000010 data 00000030
# byte 00004019 bit 00000018 data 00000038
# byte 0000401a bit 00000000 data 00000040
# byte 0000401a bit 00000008 data 00000048
# byte 0000401a bit 00000010 data 00000050
# byte 0000401a bit 00000018 data 00000058
# byte 0000401b bit 00000000 data 00000060
# byte 0000401b bit 00000008 data 00000068
# byte 0000401b bit 00000010 data 00000070
# byte 0000401b bit 00000018 data 00000078
# byte 0000401c bit 00000000 data 00000000
# byte 0000401c bit 00000008 data 00000008
# byte 0000401c bit 00000010 data 00000010
# byte 0000401c bit 00000018 data 00000018
# byte 0000401d bit 00000000 data 00000020
# byte 0000401d bit 00000008 data 00000028
# byte 0000401d bit 00000010 data 00000030
# byte 0000401d bit 00000018 data 00000038
# byte 0000401e bit 00000000 data 00000040
# byte 0000401e bit 00000008 data 00000048
# byte 0000401e bit 00000010 data 00000050
# byte 0000401e bit 00000018 data 00000058
# byte 0000401f bit 00000000 data 00000060
# byte 0000401f bit 00000008 data 00000068
# byte 0000401f bit 00000010 data 00000070
# byte 0000401f bit 00000018 data 00000078
# Write operation done.
# Write operation start, waiting...
# Writing memory to file simulation/sdram_bfm/wt_mem.bin...
# sdram_bfm_test words written to file simulation/sdram_bfm/wt_mem.bin.
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(68)
#    Time: 5950 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 68
