// Seed: 2978628218
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd31
) (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 _id_5,
    output tri0 id_6
);
  logic id_8;
  ;
  parameter id_9 = 1;
  logic id_10[id_5 : -1 'b0];
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  wire id_11;
  ;
endmodule
