

================================================================
== Vivado HLS Report for 'integer_idct'
================================================================
* Date:           Fri Jul 20 11:48:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------+-----+-----+-----+-----+---------+
        |                            |           |  Latency  |  Interval | Pipeline|
        |          Instance          |   Module  | min | max | min | max |   Type  |
        +----------------------------+-----------+-----+-----+-----+-----+---------+
        |call_ret1_idct_step_fu_339  |idct_step  |    0|    0|    0|    0|   none  |
        |call_ret_idct_step_fu_375   |idct_step  |    0|    0|    0|    0|   none  |
        +----------------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|     1920|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        0|     2080|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      220|    -|
|Register         |        -|      -|      120|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      120|     4220|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------+---------+-------+---+------+
    |          Instance          |   Module  | BRAM_18K| DSP48E| FF|  LUT |
    +----------------------------+-----------+---------+-------+---+------+
    |call_ret1_idct_step_fu_339  |idct_step  |        0|      0|  0|  1040|
    |call_ret_idct_step_fu_375   |idct_step  |        0|      0|  0|  1040|
    +----------------------------+-----------+---------+-------+---+------+
    |Total                       |           |        0|      0|  0|  2080|
    +----------------------------+-----------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_V_0_1_fu_616_p2      |     +    |      0|  0|  26|          11|          19|
    |r_V_0_2_fu_689_p2      |     +    |      0|  0|  26|          11|          19|
    |r_V_0_3_fu_761_p2      |     +    |      0|  0|  26|          11|          19|
    |r_V_13_1_fu_905_p2     |     +    |      0|  0|  26|          11|          19|
    |r_V_13_2_fu_977_p2     |     +    |      0|  0|  26|          11|          19|
    |r_V_13_3_fu_1049_p2    |     +    |      0|  0|  26|          11|          19|
    |r_V_1_0_1_fu_636_p2    |     +    |      0|  0|  28|          13|          21|
    |r_V_1_0_2_fu_709_p2    |     +    |      0|  0|  28|          13|          21|
    |r_V_1_0_3_fu_781_p2    |     +    |      0|  0|  28|          13|          21|
    |r_V_1_1_1_fu_925_p2    |     +    |      0|  0|  28|          13|          21|
    |r_V_1_1_2_fu_997_p2    |     +    |      0|  0|  28|          13|          21|
    |r_V_1_1_3_fu_1069_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_1_fu_853_p2      |     +    |      0|  0|  28|          13|          21|
    |r_V_1_2_1_fu_1213_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_2_2_fu_1285_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_2_3_fu_1357_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_2_fu_1141_p2     |     +    |      0|  0|  28|          13|          21|
    |r_V_1_3_1_fu_1501_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_3_2_fu_1573_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_3_3_fu_1645_p2   |     +    |      0|  0|  28|          13|          21|
    |r_V_1_3_fu_1429_p2     |     +    |      0|  0|  28|          13|          21|
    |r_V_1_fu_563_p2        |     +    |      0|  0|  28|          13|          21|
    |r_V_24_1_fu_1193_p2    |     +    |      0|  0|  26|          11|          19|
    |r_V_24_2_fu_1265_p2    |     +    |      0|  0|  26|          11|          19|
    |r_V_24_3_fu_1337_p2    |     +    |      0|  0|  26|          11|          19|
    |r_V_2_0_1_fu_652_p2    |     +    |      0|  0|  28|          16|          21|
    |r_V_2_0_2_fu_725_p2    |     +    |      0|  0|  28|          16|          21|
    |r_V_2_0_3_fu_797_p2    |     +    |      0|  0|  28|          16|          21|
    |r_V_2_1_1_fu_941_p2    |     +    |      0|  0|  28|          16|          21|
    |r_V_2_1_2_fu_1013_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_1_3_fu_1085_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_1_fu_869_p2      |     +    |      0|  0|  28|          16|          21|
    |r_V_2_2_1_fu_1229_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_2_2_fu_1301_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_2_3_fu_1373_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_2_fu_1157_p2     |     +    |      0|  0|  28|          16|          21|
    |r_V_2_3_1_fu_1517_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_3_2_fu_1589_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_3_3_fu_1661_p2   |     +    |      0|  0|  28|          16|          21|
    |r_V_2_3_fu_1445_p2     |     +    |      0|  0|  28|          16|          21|
    |r_V_2_fu_579_p2        |     +    |      0|  0|  28|          16|          21|
    |r_V_3_1_fu_1481_p2     |     +    |      0|  0|  26|          11|          19|
    |r_V_3_2_fu_1553_p2     |     +    |      0|  0|  26|          11|          19|
    |r_V_3_3_fu_1625_p2     |     +    |      0|  0|  26|          11|          19|
    |r_V_3_fu_1409_p2       |     +    |      0|  0|  26|          11|          19|
    |r_V_4_fu_1121_p2       |     +    |      0|  0|  26|          11|          19|
    |r_V_fu_543_p2          |     +    |      0|  0|  26|          11|          19|
    |r_V_s_fu_833_p2        |     +    |      0|  0|  26|          11|          19|
    |tmp10_fu_1321_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp11_fu_1393_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp12_fu_1465_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp13_fu_1537_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp14_fu_1609_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp15_fu_1681_p2       |     +    |      0|  0|  19|           8|           8|
    |tmp1_fu_672_p2         |     +    |      0|  0|  19|           8|           8|
    |tmp2_fu_745_p2         |     +    |      0|  0|  19|           8|           8|
    |tmp3_fu_817_p2         |     +    |      0|  0|  19|           8|           8|
    |tmp4_fu_889_p2         |     +    |      0|  0|  19|           8|           8|
    |tmp5_fu_961_p2         |     +    |      0|  0|  19|           8|           8|
    |tmp6_fu_1033_p2        |     +    |      0|  0|  19|           8|           8|
    |tmp7_fu_1105_p2        |     +    |      0|  0|  19|           8|           8|
    |tmp8_fu_1177_p2        |     +    |      0|  0|  19|           8|           8|
    |tmp9_fu_1249_p2        |     +    |      0|  0|  19|           8|           8|
    |tmp_11_0_1_fu_678_p2   |     +    |      0|  0|  19|           8|           8|
    |tmp_11_0_2_fu_751_p2   |     +    |      0|  0|  19|           8|           8|
    |tmp_11_0_3_fu_823_p2   |     +    |      0|  0|  19|           8|           8|
    |tmp_11_1_1_fu_967_p2   |     +    |      0|  0|  19|           8|           8|
    |tmp_11_1_2_fu_1039_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_1_3_fu_1111_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_1_fu_895_p2     |     +    |      0|  0|  19|           8|           8|
    |tmp_11_2_1_fu_1255_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_2_2_fu_1327_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_2_3_fu_1399_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_2_fu_1183_p2    |     +    |      0|  0|  19|           8|           8|
    |tmp_11_3_1_fu_1543_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_3_2_fu_1615_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_3_3_fu_1687_p2  |     +    |      0|  0|  19|           8|           8|
    |tmp_11_3_fu_1471_p2    |     +    |      0|  0|  19|           8|           8|
    |tmp_fu_599_p2          |     +    |      0|  0|  19|           8|           8|
    |tmp_s_fu_605_p2        |     +    |      0|  0|  19|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1920|         896|        1232|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |out_r_address0  |  44|          9|    4|         36|
    |out_r_address1  |  44|          9|    4|         36|
    |out_r_d0        |  44|          9|    8|         72|
    |out_r_d1        |  44|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 220|         45|   25|        225|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  8|   0|    8|          0|
    |tmp_11_0_2_reg_1693  |  8|   0|    8|          0|
    |tmp_11_0_3_reg_1698  |  8|   0|    8|          0|
    |tmp_11_1_1_reg_1708  |  8|   0|    8|          0|
    |tmp_11_1_2_reg_1713  |  8|   0|    8|          0|
    |tmp_11_1_3_reg_1718  |  8|   0|    8|          0|
    |tmp_11_1_reg_1703    |  8|   0|    8|          0|
    |tmp_11_2_1_reg_1728  |  8|   0|    8|          0|
    |tmp_11_2_2_reg_1733  |  8|   0|    8|          0|
    |tmp_11_2_3_reg_1738  |  8|   0|    8|          0|
    |tmp_11_2_reg_1723    |  8|   0|    8|          0|
    |tmp_11_3_1_reg_1748  |  8|   0|    8|          0|
    |tmp_11_3_2_reg_1753  |  8|   0|    8|          0|
    |tmp_11_3_3_reg_1758  |  8|   0|    8|          0|
    |tmp_11_3_reg_1743    |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |120|   0|  120|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  integer_idct  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  integer_idct  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  integer_idct  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  integer_idct  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  integer_idct  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  integer_idct  | return value |
|src_0_0_V_read  |  in |   20|   ap_none  | src_0_0_V_read |    scalar    |
|src_0_1_V_read  |  in |   20|   ap_none  | src_0_1_V_read |    scalar    |
|src_0_2_V_read  |  in |   20|   ap_none  | src_0_2_V_read |    scalar    |
|src_0_3_V_read  |  in |   20|   ap_none  | src_0_3_V_read |    scalar    |
|src_1_0_V_read  |  in |   20|   ap_none  | src_1_0_V_read |    scalar    |
|src_1_1_V_read  |  in |   20|   ap_none  | src_1_1_V_read |    scalar    |
|src_1_2_V_read  |  in |   20|   ap_none  | src_1_2_V_read |    scalar    |
|src_1_3_V_read  |  in |   20|   ap_none  | src_1_3_V_read |    scalar    |
|src_2_0_V_read  |  in |   20|   ap_none  | src_2_0_V_read |    scalar    |
|src_2_1_V_read  |  in |   20|   ap_none  | src_2_1_V_read |    scalar    |
|src_2_2_V_read  |  in |   20|   ap_none  | src_2_2_V_read |    scalar    |
|src_2_3_V_read  |  in |   20|   ap_none  | src_2_3_V_read |    scalar    |
|src_3_0_V_read  |  in |   20|   ap_none  | src_3_0_V_read |    scalar    |
|src_3_1_V_read  |  in |   20|   ap_none  | src_3_1_V_read |    scalar    |
|src_3_2_V_read  |  in |   20|   ap_none  | src_3_2_V_read |    scalar    |
|src_3_3_V_read  |  in |   20|   ap_none  | src_3_3_V_read |    scalar    |
|out_r_address0  | out |    4|  ap_memory |      out_r     |     array    |
|out_r_ce0       | out |    1|  ap_memory |      out_r     |     array    |
|out_r_we0       | out |    1|  ap_memory |      out_r     |     array    |
|out_r_d0        | out |    8|  ap_memory |      out_r     |     array    |
|out_r_address1  | out |    4|  ap_memory |      out_r     |     array    |
|out_r_ce1       | out |    1|  ap_memory |      out_r     |     array    |
|out_r_we1       | out |    1|  ap_memory |      out_r     |     array    |
|out_r_d1        | out |    8|  ap_memory |      out_r     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

