

================================================================
== Vivado HLS Report for 'sign_picnic1'
================================================================
* Date:           Thu May 14 18:41:34 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_computeSeeds_2_fu_635      |computeSeeds_2      |        ?|        ?|         ?|         ?|       ?|       ?|   none  |
        |grp_createRandomTape_fu_657    |createRandomTape    |        ?|        ?|         ?|         ?|       ?|       ?|   none  |
        |grp_H3_2_fu_680                |H3_2                |        ?|        ?|         ?|         ?|       ?|       ?|   none  |
        |grp_createRandomTape_1_fu_701  |createRandomTape_1  |        ?|        ?|         ?|         ?|       ?|       ?|   none  |
        |grp_Commit_2_fu_717            |Commit_2            |        ?|        ?|         ?|         ?|       ?|       ?|   none  |
        |grp_mpc_LowMC_2_fu_760         |mpc_LowMC_2         |   289095|   289095| 2.891 ms | 2.891 ms |  289095|  289095|   none  |
        |grp_prove_25_fu_779            |prove_25            |      284|      292| 2.840 us | 2.920 us |     284|     292|   none  |
        +-------------------------------+--------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1                   |        ?|        ?|          ?|          -|          -|    219|    no    |
        | + Loop 1.1                |        ?|        ?|          ?|          -|          -| 1 ~ 2 |    no    |
        |  ++ sign_picnic1_label7   |        8|        8|          3|          2|          1|      4|    yes   |
        |  ++ sign_picnic1_label8   |       85|       85|         12|          1|          1|     75|    yes   |
        | + Loop 1.2                |        8|        8|          2|          -|          -|      4|    no    |
        |- L_L_sign_picnic1_label9  |     2629|     2629|          3|          1|          1|   2628|    yes   |
        |- Loop 3                   |       12|       12|          3|          -|          -|      4|    no    |
        |- Loop 4                   |    62853|    64605| 287 ~ 295 |          -|          -|    219|    no    |
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 3
  Pipeline-0 : II = 2, D = 3, States = { 6 7 8 }
  Pipeline-1 : II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 33 
4 --> 5 23 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 22 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 10 
22 --> 4 
23 --> 24 
24 --> 25 26 
25 --> 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 3 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 40 
38 --> 39 
39 --> 37 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%messageByteLength_re = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %messageByteLength)"   --->   Operation 44 'read' 'messageByteLength_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.77ns)   --->   "%views_inputShare = alloca [2628 x i32], align 4" [picnic_impl.c:1741]   --->   Operation 45 'alloca' 'views_inputShare' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (2.77ns)   --->   "%views_communicatedBi = alloca [49275 x i8], align 1" [picnic_impl.c:1741]   --->   Operation 46 'alloca' 'views_communicatedBi' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 47 [1/1] (2.77ns)   --->   "%views_outputShare = alloca [2628 x i32], align 4" [picnic_impl.c:1741]   --->   Operation 47 'alloca' 'views_outputShare' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (2.77ns)   --->   "%as_hashes = alloca [21024 x i8], align 1" [picnic_impl.c:1742]   --->   Operation 48 'alloca' 'as_hashes' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 49 [1/1] (2.77ns)   --->   "%seeds_seed = alloca [10512 x i8], align 1" [picnic_impl.c:1747]   --->   Operation 49 'alloca' 'seeds_seed' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 50 [1/1] (2.77ns)   --->   "%tape_tape = alloca [498 x i8], align 1" [picnic_impl.c:1754]   --->   Operation 50 'alloca' 'tape_tape' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [1/1] (1.75ns)   --->   "%tmp_0 = alloca [36 x i8], align 1"   --->   Operation 51 'alloca' 'tmp_0' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (1.75ns)   --->   "%tmp_1 = alloca [36 x i8], align 1"   --->   Operation 52 'alloca' 'tmp_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 53 [1/1] (1.75ns)   --->   "%tmp_2 = alloca [36 x i8], align 1"   --->   Operation 53 'alloca' 'tmp_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (1.75ns)   --->   "%tmp_3 = alloca [36 x i8], align 1"   --->   Operation 54 'alloca' 'tmp_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 55 [1/1] (2.77ns)   --->   "%slab_assign = alloca [36 x i32], align 16"   --->   Operation 55 'alloca' 'slab_assign' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 56 [1/1] (2.77ns)   --->   "%output = alloca [64 x i32], align 16" [picnic_impl.c:1815]   --->   Operation 56 'alloca' 'output' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @computeSeeds_2([10512 x i8]* %seeds_seed, [32 x i8]* %sig_0_salt, [8 x i32]* %privateKey, [8 x i32]* %pubKey, [8 x i32]* %plaintext, [3300 x i8]* %message, i64 %messageByteLength_re)" [picnic_impl.c:1748]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab_assign)"   --->   Operation 58 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @computeSeeds_2([10512 x i8]* %seeds_seed, [32 x i8]* %sig_0_salt, [8 x i32]* %privateKey, [8 x i32]* %pubKey, [8 x i32]* %plaintext, [3300 x i8]* %message, i64 %messageByteLength_re)" [picnic_impl.c:1748]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:1761]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%k_0 = phi i8 [ 0, %0 ], [ %k, %3 ]"   --->   Operation 61 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.24ns)   --->   "%icmp_ln1761 = icmp ult i8 %k_0, -37" [picnic_impl.c:1761]   --->   Operation 62 'icmp' 'icmp_ln1761' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.71ns)   --->   "%k = add i8 %k_0, 1" [picnic_impl.c:1761]   --->   Operation 63 'add' 'k' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1761, label %.preheader7.preheader, label %.preheader1.preheader" [picnic_impl.c:1761]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1772_4 = zext i8 %k_0 to i11" [picnic_impl.c:1772]   --->   Operation 66 'zext' 'zext_ln1772_4' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %k_0, i2 0)" [picnic_impl.c:1772]   --->   Operation 67 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1772_5 = zext i10 %tmp_5 to i13" [picnic_impl.c:1772]   --->   Operation 68 'zext' 'zext_ln1772_5' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1772_6 = zext i10 %tmp_5 to i11" [picnic_impl.c:1772]   --->   Operation 69 'zext' 'zext_ln1772_6' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.74ns)   --->   "%sub_ln1772 = sub i11 %zext_ln1772_6, %zext_ln1772_4" [picnic_impl.c:1772]   --->   Operation 70 'sub' 'sub_ln1772' <Predicate = (icmp_ln1761)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1772 = sext i11 %sub_ln1772 to i12" [picnic_impl.c:1772]   --->   Operation 71 'sext' 'sext_ln1772' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %k_0, i4 0)" [picnic_impl.c:1786]   --->   Operation 72 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1786_1 = zext i12 %tmp_6 to i13" [picnic_impl.c:1786]   --->   Operation 73 'zext' 'zext_ln1786_1' <Predicate = (icmp_ln1761)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.77ns)   --->   "%sub_ln1786 = sub i13 %zext_ln1786_1, %zext_ln1772_5" [picnic_impl.c:1786]   --->   Operation 74 'sub' 'sub_ln1786' <Predicate = (icmp_ln1761)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.79ns)   --->   "%add_ln1786 = add i13 %sub_ln1786, 4" [picnic_impl.c:1786]   --->   Operation 75 'add' 'add_ln1786' <Predicate = (icmp_ln1761)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.79ns)   --->   "%add_ln1786_1 = add i13 %sub_ln1786, 8" [picnic_impl.c:1786]   --->   Operation 76 'add' 'add_ln1786_1' <Predicate = (icmp_ln1761)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:1763]   --->   Operation 77 'br' <Predicate = (icmp_ln1761)> <Delay = 1.35>
ST_3 : Operation 78 [1/1] (1.35ns)   --->   "br label %.preheader1" [picnic_impl.c:1808]   --->   Operation 78 'br' <Predicate = (!icmp_ln1761)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 3.28>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader7.preheader ], [ %j_3, %.preheader7.loopexit ]"   --->   Operation 79 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %.preheader7.preheader ], [ %add_ln1763, %.preheader7.loopexit ]" [picnic_impl.c:1763]   --->   Operation 80 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln1763 = add i9 %phi_mul, 166" [picnic_impl.c:1763]   --->   Operation 81 'add' 'add_ln1763' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %j_0, i32 1)" [picnic_impl.c:1763]   --->   Operation 82 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 83 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.20ns)   --->   "%j_3 = add i2 %j_0, 1" [picnic_impl.c:1763]   --->   Operation 84 'add' 'j_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader4.preheader, label %.preheader6.preheader" [picnic_impl.c:1763]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1772_7 = zext i2 %j_0 to i12" [picnic_impl.c:1772]   --->   Operation 86 'zext' 'zext_ln1772_7' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.76ns)   --->   "%add_ln1772 = add i12 %zext_ln1772_7, %sext_ln1772" [picnic_impl.c:1772]   --->   Operation 87 'add' 'add_ln1772' <Predicate = (!tmp_7)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/2] (3.13ns)   --->   "call fastcc void @createRandomTape([10512 x i8]* %seeds_seed, i8 %k_0, i2 %j_0, [32 x i8]* %sig_0_salt, i8 %k_0, i2 %j_0, [36 x i8]* %tmp_0, [36 x i8]* %tmp_1, [36 x i8]* %tmp_2, [36 x i8]* %tmp_3)" [picnic_impl.c:1764]   --->   Operation 88 'call' <Predicate = (!tmp_7)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [2/2] (3.28ns)   --->   "call fastcc void @createRandomTape.1([10512 x i8]* %seeds_seed, i8 %k_0, [32 x i8]* %sig_0_salt, i8 %k_0, [498 x i8]* %tape_tape)" [picnic_impl.c:1779]   --->   Operation 89 'call' <Predicate = (tmp_7)> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @createRandomTape([10512 x i8]* %seeds_seed, i8 %k_0, i2 %j_0, [32 x i8]* %sig_0_salt, i8 %k_0, i2 %j_0, [36 x i8]* %tmp_0, [36 x i8]* %tmp_1, [36 x i8]* %tmp_2, [36 x i8]* %tmp_3)" [picnic_impl.c:1764]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 91 [1/1] (1.35ns)   --->   "br label %.preheader6" [picnic_impl.c:1771]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ %loop, %sign_picnic1_label7 ], [ 0, %.preheader6.preheader ]"   --->   Operation 92 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0, i32 4)" [picnic_impl.c:1771]   --->   Operation 93 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 94 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.preheader5.preheader, label %sign_picnic1_label7" [picnic_impl.c:1771]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1771 = trunc i5 %loop_0 to i4" [picnic_impl.c:1771]   --->   Operation 96 'trunc' 'trunc_ln1771' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1772 = zext i5 %loop_0 to i64" [picnic_impl.c:1772]   --->   Operation 97 'zext' 'zext_ln1772' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_0_addr = getelementptr [36 x i8]* %tmp_0, i64 0, i64 %zext_ln1772" [picnic_impl.c:1772]   --->   Operation 98 'getelementptr' 'tmp_0_addr' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (1.75ns)   --->   "%tmp_0_load = load i8* %tmp_0_addr, align 1" [picnic_impl.c:1772]   --->   Operation 99 'load' 'tmp_0_load' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln1772 = or i4 %trunc_ln1771, 1" [picnic_impl.c:1772]   --->   Operation 100 'or' 'or_ln1772' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1772_1 = zext i4 %or_ln1772 to i64" [picnic_impl.c:1772]   --->   Operation 101 'zext' 'zext_ln1772_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_0_addr_1 = getelementptr [36 x i8]* %tmp_0, i64 0, i64 %zext_ln1772_1" [picnic_impl.c:1772]   --->   Operation 102 'getelementptr' 'tmp_0_addr_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (1.75ns)   --->   "%tmp_0_load_1 = load i8* %tmp_0_addr_1, align 1" [picnic_impl.c:1772]   --->   Operation 103 'load' 'tmp_0_load_1' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0, i32 2, i32 3)" [picnic_impl.c:1772]   --->   Operation 104 'partselect' 'trunc_ln1' <Predicate = (!tmp_11)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 105 [1/2] (1.75ns)   --->   "%tmp_0_load = load i8* %tmp_0_addr, align 1" [picnic_impl.c:1772]   --->   Operation 105 'load' 'tmp_0_load' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 106 [1/2] (1.75ns)   --->   "%tmp_0_load_1 = load i8* %tmp_0_addr_1, align 1" [picnic_impl.c:1772]   --->   Operation 106 'load' 'tmp_0_load_1' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln1772_1 = or i4 %trunc_ln1771, 2" [picnic_impl.c:1772]   --->   Operation 107 'or' 'or_ln1772_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1772_2 = zext i4 %or_ln1772_1 to i64" [picnic_impl.c:1772]   --->   Operation 108 'zext' 'zext_ln1772_2' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_0_addr_2 = getelementptr [36 x i8]* %tmp_0, i64 0, i64 %zext_ln1772_2" [picnic_impl.c:1772]   --->   Operation 109 'getelementptr' 'tmp_0_addr_2' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.75ns)   --->   "%tmp_0_load_2 = load i8* %tmp_0_addr_2, align 1" [picnic_impl.c:1772]   --->   Operation 110 'load' 'tmp_0_load_2' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln1772_2 = or i4 %trunc_ln1771, 3" [picnic_impl.c:1772]   --->   Operation 111 'or' 'or_ln1772_2' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1772_3 = zext i4 %or_ln1772_2 to i64" [picnic_impl.c:1772]   --->   Operation 112 'zext' 'zext_ln1772_3' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_0_addr_3 = getelementptr [36 x i8]* %tmp_0, i64 0, i64 %zext_ln1772_3" [picnic_impl.c:1772]   --->   Operation 113 'getelementptr' 'tmp_0_addr_3' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (1.75ns)   --->   "%tmp_0_load_3 = load i8* %tmp_0_addr_3, align 1" [picnic_impl.c:1772]   --->   Operation 114 'load' 'tmp_0_load_3' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 115 [1/1] (1.54ns)   --->   "%loop = add i5 4, %loop_0" [picnic_impl.c:1771]   --->   Operation 115 'add' 'loop' <Predicate = (!tmp_11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.52>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str17132) nounwind" [picnic_impl.c:1772]   --->   Operation 116 'specloopname' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str17132)" [picnic_impl.c:1772]   --->   Operation 117 'specregionbegin' 'tmp' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3118) nounwind" [picnic_impl.c:1772]   --->   Operation 118 'specpipeline' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 119 [1/2] (1.75ns)   --->   "%tmp_0_load_2 = load i8* %tmp_0_addr_2, align 1" [picnic_impl.c:1772]   --->   Operation 119 'load' 'tmp_0_load_2' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 120 [1/2] (1.75ns)   --->   "%tmp_0_load_3 = load i8* %tmp_0_addr_3, align 1" [picnic_impl.c:1772]   --->   Operation 120 'load' 'tmp_0_load_3' <Predicate = (!tmp_11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln1772_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_0_load_3, i8 %tmp_0_load_2, i8 %tmp_0_load_1, i8 %tmp_0_load)" [picnic_impl.c:1772]   --->   Operation 121 'bitconcatenate' 'or_ln1772_5' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln1772, i2 %trunc_ln1)" [picnic_impl.c:1772]   --->   Operation 122 'bitconcatenate' 'tmp_12' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1772_1 = sext i14 %tmp_12 to i64" [picnic_impl.c:1772]   --->   Operation 123 'sext' 'sext_ln1772_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%views_inputShare_add = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %sext_ln1772_1" [picnic_impl.c:1772]   --->   Operation 124 'getelementptr' 'views_inputShare_add' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.77ns)   --->   "store i32 %or_ln1772_5, i32* %views_inputShare_add, align 4" [picnic_impl.c:1772]   --->   Operation 125 'store' <Predicate = (!tmp_11)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str17132, i32 %tmp)" [picnic_impl.c:1772]   --->   Operation 126 'specregionend' 'empty_32' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader6" [picnic_impl.c:1771]   --->   Operation 127 'br' <Predicate = (!tmp_11)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 128 [1/1] (1.35ns)   --->   "br label %.preheader5" [picnic_impl.c:1774]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 7> <Delay = 5.20>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%loop_1 = phi i7 [ %loop_4, %sign_picnic1_label8 ], [ 0, %.preheader5.preheader ]"   --->   Operation 129 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.23ns)   --->   "%icmp_ln1774 = icmp eq i7 %loop_1, -53" [picnic_impl.c:1774]   --->   Operation 130 'icmp' 'icmp_ln1774' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 131 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.66ns)   --->   "%loop_4 = add i7 %loop_1, 1" [picnic_impl.c:1774]   --->   Operation 132 'add' 'loop_4' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1774, label %.preheader7.loopexit, label %sign_picnic1_label8" [picnic_impl.c:1774]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.66ns)   --->   "%add_ln1775 = add i7 %loop_1, 16" [picnic_impl.c:1775]   --->   Operation 134 'add' 'add_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1775_2 = zext i7 %add_ln1775 to i16" [picnic_impl.c:1775]   --->   Operation 135 'zext' 'zext_ln1775_2' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.54ns)   --->   "%mul_ln1775 = mul i16 %zext_ln1775_2, 228" [picnic_impl.c:1775]   --->   Operation 136 'mul' 'mul_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %mul_ln1775, i32 13, i32 15)" [picnic_impl.c:1775]   --->   Operation 137 'partselect' 'tmp_15' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_10 : Operation 138 [11/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 138 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 3.21>
ST_11 : Operation 139 [10/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 139 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 3.21>
ST_12 : Operation 140 [9/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 140 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 3.21>
ST_13 : Operation 141 [8/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 141 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 3.21>
ST_14 : Operation 142 [7/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 142 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 3.21>
ST_15 : Operation 143 [6/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 143 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 3.21>
ST_16 : Operation 144 [5/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 144 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 3.21>
ST_17 : Operation 145 [4/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 145 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 3.21>
ST_18 : Operation 146 [3/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 146 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.21>
ST_19 : Operation 147 [2/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 147 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.96>
ST_20 : Operation 148 [1/11] (3.21ns)   --->   "%urem_ln1775 = urem i7 %add_ln1775, 36" [picnic_impl.c:1775]   --->   Operation 148 'urem' 'urem_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 3.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1775 = zext i7 %urem_ln1775 to i64" [picnic_impl.c:1775]   --->   Operation 149 'zext' 'zext_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_0_addr_4 = getelementptr [36 x i8]* %tmp_0, i64 0, i64 %zext_ln1775" [picnic_impl.c:1775]   --->   Operation 150 'getelementptr' 'tmp_0_addr_4' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 151 [2/2] (1.75ns)   --->   "%tmp_0_load_4 = load i8* %tmp_0_addr_4, align 1" [picnic_impl.c:1775]   --->   Operation 151 'load' 'tmp_0_load_4' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1_addr = getelementptr [36 x i8]* %tmp_1, i64 0, i64 %zext_ln1775" [picnic_impl.c:1775]   --->   Operation 152 'getelementptr' 'tmp_1_addr' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 153 [2/2] (1.75ns)   --->   "%tmp_1_load = load i8* %tmp_1_addr, align 1" [picnic_impl.c:1775]   --->   Operation 153 'load' 'tmp_1_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2_addr = getelementptr [36 x i8]* %tmp_2, i64 0, i64 %zext_ln1775" [picnic_impl.c:1775]   --->   Operation 154 'getelementptr' 'tmp_2_addr' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 155 [2/2] (1.75ns)   --->   "%tmp_2_load = load i8* %tmp_2_addr, align 1" [picnic_impl.c:1775]   --->   Operation 155 'load' 'tmp_2_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3_addr = getelementptr [36 x i8]* %tmp_3, i64 0, i64 %zext_ln1775" [picnic_impl.c:1775]   --->   Operation 156 'getelementptr' 'tmp_3_addr' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (1.75ns)   --->   "%tmp_3_load = load i8* %tmp_3_addr, align 1" [picnic_impl.c:1775]   --->   Operation 157 'load' 'tmp_3_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1775_3 = zext i7 %loop_1 to i9" [picnic_impl.c:1775]   --->   Operation 158 'zext' 'zext_ln1775_3' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (1.73ns)   --->   "%add_ln1775_1 = add i9 %zext_ln1775_3, %phi_mul" [picnic_impl.c:1775]   --->   Operation 159 'add' 'add_ln1775_1' <Predicate = (!icmp_ln1774)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 5.94>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str18133) nounwind" [picnic_impl.c:1775]   --->   Operation 160 'specloopname' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str18133)" [picnic_impl.c:1775]   --->   Operation 161 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3118) nounwind" [picnic_impl.c:1775]   --->   Operation 162 'specpipeline' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1775 = sext i3 %tmp_15 to i7" [picnic_impl.c:1775]   --->   Operation 163 'sext' 'sext_ln1775' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1775_1 = zext i7 %sext_ln1775 to i32" [picnic_impl.c:1775]   --->   Operation 164 'zext' 'zext_ln1775_1' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 165 [1/2] (1.75ns)   --->   "%tmp_0_load_4 = load i8* %tmp_0_addr_4, align 1" [picnic_impl.c:1775]   --->   Operation 165 'load' 'tmp_0_load_4' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 166 [1/2] (1.75ns)   --->   "%tmp_1_load = load i8* %tmp_1_addr, align 1" [picnic_impl.c:1775]   --->   Operation 166 'load' 'tmp_1_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 167 [1/2] (1.75ns)   --->   "%tmp_2_load = load i8* %tmp_2_addr, align 1" [picnic_impl.c:1775]   --->   Operation 167 'load' 'tmp_2_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 168 [1/2] (1.75ns)   --->   "%tmp_3_load = load i8* %tmp_3_addr, align 1" [picnic_impl.c:1775]   --->   Operation 168 'load' 'tmp_3_load' <Predicate = (!icmp_ln1774)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 169 [1/1] (1.42ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %tmp_0_load_4, i8 %tmp_1_load, i8 %tmp_2_load, i8 %tmp_3_load, i32 %zext_ln1775_1)" [picnic_impl.c:1775]   --->   Operation 169 'mux' 'tmp_4' <Predicate = (!icmp_ln1774)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1775_4 = zext i9 %add_ln1775_1 to i64" [picnic_impl.c:1775]   --->   Operation 170 'zext' 'zext_ln1775_4' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%tape_tape_addr = getelementptr [498 x i8]* %tape_tape, i64 0, i64 %zext_ln1775_4" [picnic_impl.c:1775]   --->   Operation 171 'getelementptr' 'tape_tape_addr' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (2.77ns)   --->   "store i8 %tmp_4, i8* %tape_tape_addr, align 1" [picnic_impl.c:1775]   --->   Operation 172 'store' <Predicate = (!icmp_ln1774)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str18133, i32 %tmp_9)" [picnic_impl.c:1775]   --->   Operation 173 'specregionend' 'empty_34' <Predicate = (!icmp_ln1774)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader5" [picnic_impl.c:1774]   --->   Operation 174 'br' <Predicate = (!icmp_ln1774)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.35>
ST_23 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @createRandomTape.1([10512 x i8]* %seeds_seed, i8 %k_0, [32 x i8]* %sig_0_salt, i8 %k_0, [498 x i8]* %tape_tape)" [picnic_impl.c:1779]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 177 [1/1] (1.35ns)   --->   "br label %.preheader4" [picnic_impl.c:1785]   --->   Operation 177 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 5> <Delay = 4.56>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j, %2 ], [ 0, %.preheader4.preheader ]"   --->   Operation 178 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (1.00ns)   --->   "%icmp_ln1785 = icmp eq i3 %j_1, -4" [picnic_impl.c:1785]   --->   Operation 179 'icmp' 'icmp_ln1785' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 180 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (1.34ns)   --->   "%j = add i3 %j_1, 1" [picnic_impl.c:1785]   --->   Operation 181 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1785, label %3, label %2" [picnic_impl.c:1785]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1786 = zext i3 %j_1 to i64" [picnic_impl.c:1786]   --->   Operation 183 'zext' 'zext_ln1786' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1786_2 = zext i3 %j_1 to i13" [picnic_impl.c:1786]   --->   Operation 184 'zext' 'zext_ln1786_2' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (1.79ns)   --->   "%add_ln1786_2 = add i13 %sub_ln1786, %zext_ln1786_2" [picnic_impl.c:1786]   --->   Operation 185 'add' 'add_ln1786_2' <Predicate = (!icmp_ln1785)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1786 = sext i13 %add_ln1786_2 to i64" [picnic_impl.c:1786]   --->   Operation 186 'sext' 'sext_ln1786' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%views_inputShare_add_1 = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %sext_ln1786" [picnic_impl.c:1786]   --->   Operation 187 'getelementptr' 'views_inputShare_add_1' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (1.79ns)   --->   "%add_ln1786_3 = add i13 %add_ln1786, %zext_ln1786_2" [picnic_impl.c:1786]   --->   Operation 188 'add' 'add_ln1786_3' <Predicate = (!icmp_ln1785)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1786_1 = sext i13 %add_ln1786_3 to i64" [picnic_impl.c:1786]   --->   Operation 189 'sext' 'sext_ln1786_1' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%views_inputShare_add_2 = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %sext_ln1786_1" [picnic_impl.c:1786]   --->   Operation 190 'getelementptr' 'views_inputShare_add_2' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (1.79ns)   --->   "%add_ln1786_4 = add i13 %add_ln1786_1, %zext_ln1786_2" [picnic_impl.c:1786]   --->   Operation 191 'add' 'add_ln1786_4' <Predicate = (!icmp_ln1785)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%privateKey_addr = getelementptr [8 x i32]* %privateKey, i64 0, i64 %zext_ln1786" [picnic_impl.c:1786]   --->   Operation 192 'getelementptr' 'privateKey_addr' <Predicate = (!icmp_ln1785)> <Delay = 0.00>
ST_24 : Operation 193 [2/2] (1.75ns)   --->   "%privateKey_load = load i32* %privateKey_addr, align 4" [picnic_impl.c:1786]   --->   Operation 193 'load' 'privateKey_load' <Predicate = (!icmp_ln1785)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 194 [2/2] (2.77ns)   --->   "%views_inputShare_loa = load i32* %views_inputShare_add_1, align 4" [picnic_impl.c:1786]   --->   Operation 194 'load' 'views_inputShare_loa' <Predicate = (!icmp_ln1785)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 195 [2/2] (2.77ns)   --->   "%views_inputShare_loa_1 = load i32* %views_inputShare_add_2, align 4" [picnic_impl.c:1786]   --->   Operation 195 'load' 'views_inputShare_loa_1' <Predicate = (!icmp_ln1785)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 196 [2/2] (1.74ns)   --->   "call fastcc void @mpc_LowMC_2([498 x i8]* %tape_tape, [2628 x i32]* %views_inputShare, i8 %k_0, [49275 x i8]* %views_communicatedBi, [2628 x i32]* %views_outputShare, [8 x i32]* %plaintext, [36 x i32]* %slab_assign)" [picnic_impl.c:1530->picnic_impl.c:1791]   --->   Operation 196 'call' <Predicate = (icmp_ln1785)> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 6.35>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1786_2 = sext i13 %add_ln1786_4 to i64" [picnic_impl.c:1786]   --->   Operation 197 'sext' 'sext_ln1786_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%views_inputShare_add_3 = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %sext_ln1786_2" [picnic_impl.c:1786]   --->   Operation 198 'getelementptr' 'views_inputShare_add_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/2] (1.75ns)   --->   "%privateKey_load = load i32* %privateKey_addr, align 4" [picnic_impl.c:1786]   --->   Operation 199 'load' 'privateKey_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 200 [1/2] (2.77ns)   --->   "%views_inputShare_loa = load i32* %views_inputShare_add_1, align 4" [picnic_impl.c:1786]   --->   Operation 200 'load' 'views_inputShare_loa' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 201 [1/2] (2.77ns)   --->   "%views_inputShare_loa_1 = load i32* %views_inputShare_add_2, align 4" [picnic_impl.c:1786]   --->   Operation 201 'load' 'views_inputShare_loa_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1786_1)   --->   "%xor_ln1786 = xor i32 %privateKey_load, %views_inputShare_loa_1" [picnic_impl.c:1786]   --->   Operation 202 'xor' 'xor_ln1786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln1786_1 = xor i32 %xor_ln1786, %views_inputShare_loa" [picnic_impl.c:1786]   --->   Operation 203 'xor' 'xor_ln1786_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (2.77ns)   --->   "store i32 %xor_ln1786_1, i32* %views_inputShare_add_3, align 4" [picnic_impl.c:1786]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader4" [picnic_impl.c:1785]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 6> <Delay = 0.00>
ST_26 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @mpc_LowMC_2([498 x i8]* %tape_tape, [2628 x i32]* %views_inputShare, i8 %k_0, [49275 x i8]* %views_communicatedBi, [2628 x i32]* %views_outputShare, [8 x i32]* %plaintext, [36 x i32]* %slab_assign)" [picnic_impl.c:1530->picnic_impl.c:1791]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 7> <Delay = 8.75>
ST_27 : Operation 207 [2/2] (8.75ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 0, [2628 x i32]* %views_inputShare, i8 %k_0, i3 0, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 0, [2628 x i32]* %views_outputShare, i8 %k_0, i3 0, [21024 x i8]* %as_hashes, i8 %k_0, i3 0)" [picnic_impl.c:1794]   --->   Operation 207 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 8> <Delay = 0.00>
ST_28 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 0, [2628 x i32]* %views_inputShare, i8 %k_0, i3 0, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 0, [2628 x i32]* %views_outputShare, i8 %k_0, i3 0, [21024 x i8]* %as_hashes, i8 %k_0, i3 0)" [picnic_impl.c:1794]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 9> <Delay = 8.75>
ST_29 : Operation 209 [2/2] (8.75ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 1, [2628 x i32]* %views_inputShare, i8 %k_0, i3 1, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 1, [2628 x i32]* %views_outputShare, i8 %k_0, i3 1, [21024 x i8]* %as_hashes, i8 %k_0, i3 1)" [picnic_impl.c:1795]   --->   Operation 209 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 10> <Delay = 0.00>
ST_30 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 1, [2628 x i32]* %views_inputShare, i8 %k_0, i3 1, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 1, [2628 x i32]* %views_outputShare, i8 %k_0, i3 1, [21024 x i8]* %as_hashes, i8 %k_0, i3 1)" [picnic_impl.c:1795]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 11> <Delay = 8.75>
ST_31 : Operation 211 [2/2] (8.75ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 2, [2628 x i32]* %views_inputShare, i8 %k_0, i3 2, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 2, [2628 x i32]* %views_outputShare, i8 %k_0, i3 2, [21024 x i8]* %as_hashes, i8 %k_0, i3 2)" [picnic_impl.c:1796]   --->   Operation 211 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 12> <Delay = 0.00>
ST_32 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @Commit_2([10512 x i8]* %seeds_seed, i8 %k_0, i3 2, [2628 x i32]* %views_inputShare, i8 %k_0, i3 2, [49275 x i8]* %views_communicatedBi, i8 %k_0, i3 2, [2628 x i32]* %views_outputShare, i8 %k_0, i3 2, [21024 x i8]* %as_hashes, i8 %k_0, i3 2)" [picnic_impl.c:1796]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:1761]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 3> <Delay = 6.06>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i12 [ %add_ln1808, %sign_picnic1_label9 ], [ 0, %.preheader1.preheader ]" [picnic_impl.c:1808]   --->   Operation 214 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ %select_ln1808_1, %sign_picnic1_label9 ], [ 0, %.preheader1.preheader ]" [picnic_impl.c:1808]   --->   Operation 215 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ %select_ln1809_3, %sign_picnic1_label9 ], [ 0, %.preheader1.preheader ]" [picnic_impl.c:1809]   --->   Operation 216 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%j1_0 = phi i2 [ %select_ln1809_1, %sign_picnic1_label9 ], [ 0, %.preheader1.preheader ]" [picnic_impl.c:1809]   --->   Operation 217 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%loop_2 = phi i3 [ %loop_3, %sign_picnic1_label9 ], [ 0, %.preheader1.preheader ]"   --->   Operation 218 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1808 = zext i8 %i_0 to i11" [picnic_impl.c:1808]   --->   Operation 219 'zext' 'zext_ln1808' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i_0, i2 0)" [picnic_impl.c:1811]   --->   Operation 220 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1811 = zext i10 %shl_ln to i11" [picnic_impl.c:1811]   --->   Operation 221 'zext' 'zext_ln1811' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (1.74ns)   --->   "%sub_ln1811 = sub i11 %zext_ln1811, %zext_ln1808" [picnic_impl.c:1811]   --->   Operation 222 'sub' 'sub_ln1811' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1809 = zext i2 %j1_0 to i11" [picnic_impl.c:1809]   --->   Operation 223 'zext' 'zext_ln1809' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (1.76ns)   --->   "%add_ln1811 = add i11 %sub_ln1811, %zext_ln1809" [picnic_impl.c:1811]   --->   Operation 224 'add' 'add_ln1811' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/1] (1.61ns)   --->   "%icmp_ln1808 = icmp eq i12 %indvar_flatten19, -1468" [picnic_impl.c:1808]   --->   Operation 225 'icmp' 'icmp_ln1808' <Predicate = true> <Delay = 1.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 226 [1/1] (1.77ns)   --->   "%add_ln1808 = add i12 %indvar_flatten19, 1" [picnic_impl.c:1808]   --->   Operation 226 'add' 'add_ln1808' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1808, label %.preheader.preheader, label %sign_picnic1_label9" [picnic_impl.c:1808]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (1.71ns)   --->   "%i = add i8 %i_0, 1" [picnic_impl.c:1808]   --->   Operation 228 'add' 'i' <Predicate = (!icmp_ln1808)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 229 [1/1] (1.21ns)   --->   "%icmp_ln1809 = icmp eq i5 %indvar_flatten, 12" [picnic_impl.c:1809]   --->   Operation 229 'icmp' 'icmp_ln1809' <Predicate = (!icmp_ln1808)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [1/1] (0.81ns)   --->   "%select_ln1808 = select i1 %icmp_ln1809, i2 0, i2 %j1_0" [picnic_impl.c:1808]   --->   Operation 230 'select' 'select_ln1808' <Predicate = (!icmp_ln1808)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (1.07ns)   --->   "%select_ln1808_1 = select i1 %icmp_ln1809, i8 %i, i8 %i_0" [picnic_impl.c:1808]   --->   Operation 231 'select' 'select_ln1808_1' <Predicate = (!icmp_ln1808)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1808_1 = zext i8 %i to i11" [picnic_impl.c:1808]   --->   Operation 232 'zext' 'zext_ln1808_1' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln1811_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [picnic_impl.c:1811]   --->   Operation 233 'bitconcatenate' 'shl_ln1811_mid1' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1811_3 = zext i10 %shl_ln1811_mid1 to i11" [picnic_impl.c:1811]   --->   Operation 234 'zext' 'zext_ln1811_3' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (1.74ns)   --->   "%sub_ln1811_2 = sub i11 %zext_ln1811_3, %zext_ln1808_1" [picnic_impl.c:1811]   --->   Operation 235 'sub' 'sub_ln1811_2' <Predicate = (!icmp_ln1808)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln1811_2)   --->   "%select_ln1808_2 = select i1 %icmp_ln1809, i11 %sub_ln1811_2, i11 %sub_ln1811" [picnic_impl.c:1808]   --->   Operation 236 'select' 'select_ln1808_2' <Predicate = (!icmp_ln1808)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln1808)   --->   "%xor_ln1808 = xor i1 %icmp_ln1809, true" [picnic_impl.c:1808]   --->   Operation 237 'xor' 'xor_ln1808' <Predicate = (!icmp_ln1808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (1.00ns)   --->   "%icmp_ln1810 = icmp eq i3 %loop_2, -4" [picnic_impl.c:1810]   --->   Operation 238 'icmp' 'icmp_ln1810' <Predicate = (!icmp_ln1808)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 239 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln1808 = and i1 %icmp_ln1810, %xor_ln1808" [picnic_impl.c:1808]   --->   Operation 239 'and' 'and_ln1808' <Predicate = (!icmp_ln1808)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 240 [1/1] (1.20ns)   --->   "%j_6 = add i2 %select_ln1808, 1" [picnic_impl.c:1809]   --->   Operation 240 'add' 'j_6' <Predicate = (!icmp_ln1808)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln1809)   --->   "%or_ln1809 = or i1 %and_ln1808, %icmp_ln1809" [picnic_impl.c:1809]   --->   Operation 241 'or' 'or_ln1809' <Predicate = (!icmp_ln1808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 242 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1809 = select i1 %or_ln1809, i3 0, i3 %loop_2" [picnic_impl.c:1809]   --->   Operation 242 'select' 'select_ln1809' <Predicate = (!icmp_ln1808)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln1811_2)   --->   "%zext_ln1809_1 = zext i2 %j_6 to i11" [picnic_impl.c:1809]   --->   Operation 243 'zext' 'zext_ln1809_1' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.81ns)   --->   "%select_ln1809_1 = select i1 %and_ln1808, i2 %j_6, i2 %select_ln1808" [picnic_impl.c:1809]   --->   Operation 244 'select' 'select_ln1809_1' <Predicate = (!icmp_ln1808)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 245 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln1811_2 = add i11 %select_ln1808_2, %zext_ln1809_1" [picnic_impl.c:1811]   --->   Operation 245 'add' 'add_ln1811_2' <Predicate = (!icmp_ln1808)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln1809_2)   --->   "%select_ln1808_3 = select i1 %icmp_ln1809, i11 %sub_ln1811_2, i11 %add_ln1811" [picnic_impl.c:1808]   --->   Operation 246 'select' 'select_ln1808_3' <Predicate = (!icmp_ln1808)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 247 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln1809_2 = select i1 %and_ln1808, i11 %add_ln1811_2, i11 %select_ln1808_3" [picnic_impl.c:1809]   --->   Operation 247 'select' 'select_ln1809_2' <Predicate = (!icmp_ln1808)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 248 [1/1] (1.34ns)   --->   "%loop_3 = add i3 %select_ln1809, 1" [picnic_impl.c:1810]   --->   Operation 248 'add' 'loop_3' <Predicate = (!icmp_ln1808)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 249 [1/1] (1.54ns)   --->   "%add_ln1809_1 = add i5 %indvar_flatten, 1" [picnic_impl.c:1809]   --->   Operation 249 'add' 'add_ln1809_1' <Predicate = (!icmp_ln1808)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/1] (0.98ns)   --->   "%select_ln1809_3 = select i1 %icmp_ln1809, i5 1, i5 %add_ln1809_1" [picnic_impl.c:1809]   --->   Operation 250 'select' 'select_ln1809_3' <Predicate = (!icmp_ln1808)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 4> <Delay = 7.69>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1811_1 = zext i8 %select_ln1808_1 to i11" [picnic_impl.c:1811]   --->   Operation 251 'zext' 'zext_ln1811_1' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln1808_1, i2 0)" [picnic_impl.c:1811]   --->   Operation 252 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1811_2 = zext i10 %tmp_8 to i11" [picnic_impl.c:1811]   --->   Operation 253 'zext' 'zext_ln1811_2' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1811_1 = sub i11 %zext_ln1811_2, %zext_ln1811_1" [picnic_impl.c:1811]   --->   Operation 254 'sub' 'sub_ln1811_1' <Predicate = (!icmp_ln1808)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1811_4 = zext i2 %select_ln1809_1 to i11" [picnic_impl.c:1811]   --->   Operation 255 'zext' 'zext_ln1811_4' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln1811_1 = add i11 %sub_ln1811_1, %zext_ln1811_4" [picnic_impl.c:1811]   --->   Operation 256 'add' 'add_ln1811_1' <Predicate = (!icmp_ln1808)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln1811_1, i2 0)" [picnic_impl.c:1811]   --->   Operation 257 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1811_5 = zext i3 %select_ln1809 to i13" [picnic_impl.c:1811]   --->   Operation 258 'zext' 'zext_ln1811_5' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (1.79ns)   --->   "%add_ln1811_3 = add i13 %tmp_12_cast, %zext_ln1811_5" [picnic_impl.c:1811]   --->   Operation 259 'add' 'add_ln1811_3' <Predicate = (!icmp_ln1808)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1811_6 = zext i13 %add_ln1811_3 to i64" [picnic_impl.c:1811]   --->   Operation 260 'zext' 'zext_ln1811_6' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%views_outputShare_ad = getelementptr [2628 x i32]* %views_outputShare, i64 0, i64 %zext_ln1811_6" [picnic_impl.c:1811]   --->   Operation 261 'getelementptr' 'views_outputShare_ad' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (2.77ns)   --->   "%views_outputShare_lo = load i32* %views_outputShare_ad, align 4" [picnic_impl.c:1811]   --->   Operation 262 'load' 'views_outputShare_lo' <Predicate = (!icmp_ln1808)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 5> <Delay = 5.54>
ST_35 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @L_L_sign_picnic1_lab)"   --->   Operation 263 'specloopname' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2628, i64 2628, i64 2628)"   --->   Operation 264 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_sign_picnic1_label)"   --->   Operation 265 'specloopname' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str19134) nounwind" [picnic_impl.c:1811]   --->   Operation 266 'specloopname' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str19134)" [picnic_impl.c:1811]   --->   Operation 267 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3118) nounwind" [picnic_impl.c:1811]   --->   Operation 268 'specpipeline' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i1.i3(i11 %select_ln1809_2, i1 false, i3 %select_ln1809)" [picnic_impl.c:1811]   --->   Operation 269 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1811 = sext i15 %tmp_10 to i64" [picnic_impl.c:1811]   --->   Operation 270 'sext' 'sext_ln1811' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%viewOutputs_addr_3 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %sext_ln1811" [picnic_impl.c:1811]   --->   Operation 271 'getelementptr' 'viewOutputs_addr_3' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 272 [1/2] (2.77ns)   --->   "%views_outputShare_lo = load i32* %views_outputShare_ad, align 4" [picnic_impl.c:1811]   --->   Operation 272 'load' 'views_outputShare_lo' <Predicate = (!icmp_ln1808)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 273 [1/1] (2.77ns)   --->   "store i32 %views_outputShare_lo, i32* %viewOutputs_addr_3, align 4" [picnic_impl.c:1811]   --->   Operation 273 'store' <Predicate = (!icmp_ln1808)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str19134, i32 %tmp_s)" [picnic_impl.c:1811]   --->   Operation 274 'specregionend' 'empty_37' <Predicate = (!icmp_ln1808)> <Delay = 0.00>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader1" [picnic_impl.c:1810]   --->   Operation 275 'br' <Predicate = (!icmp_ln1808)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 1.35>
ST_36 : Operation 276 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:1816]   --->   Operation 276 'br' <Predicate = true> <Delay = 1.35>

State 37 <SV = 5> <Delay = 2.77>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%j_2 = phi i3 [ %j_5, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 277 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (1.00ns)   --->   "%icmp_ln1816 = icmp eq i3 %j_2, -4" [picnic_impl.c:1816]   --->   Operation 278 'icmp' 'icmp_ln1816' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 279 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (1.34ns)   --->   "%j_5 = add i3 %j_2, 1" [picnic_impl.c:1816]   --->   Operation 280 'add' 'j_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1816, label %5, label %4" [picnic_impl.c:1816]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1817 = zext i3 %j_2 to i64" [picnic_impl.c:1817]   --->   Operation 282 'zext' 'zext_ln1817' <Predicate = (!icmp_ln1816)> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%viewOutputs_addr = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %zext_ln1817" [picnic_impl.c:1817]   --->   Operation 283 'getelementptr' 'viewOutputs_addr' <Predicate = (!icmp_ln1816)> <Delay = 0.00>
ST_37 : Operation 284 [2/2] (2.77ns)   --->   "%viewOutputs_load = load i32* %viewOutputs_addr, align 4" [picnic_impl.c:1817]   --->   Operation 284 'load' 'viewOutputs_load' <Predicate = (!icmp_ln1816)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 285 [2/2] (0.00ns)   --->   "call fastcc void @H3_2([64 x i32]* %output, [8 x i32]* %plaintext, [21024 x i8]* %as_hashes, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [3300 x i8]* %message, i64 %messageByteLength_re)" [picnic_impl.c:1820]   --->   Operation 285 'call' <Predicate = (icmp_ln1816)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 6> <Delay = 2.77>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %j_2)" [picnic_impl.c:1817]   --->   Operation 286 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 287 [1/1] (0.00ns)   --->   "%viewOutputs_addr_1 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %tmp_13" [picnic_impl.c:1817]   --->   Operation 287 'getelementptr' 'viewOutputs_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %j_2)" [picnic_impl.c:1817]   --->   Operation 288 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 289 [1/1] (0.00ns)   --->   "%viewOutputs_addr_2 = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %tmp_14" [picnic_impl.c:1817]   --->   Operation 289 'getelementptr' 'viewOutputs_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 290 [1/2] (2.77ns)   --->   "%viewOutputs_load = load i32* %viewOutputs_addr, align 4" [picnic_impl.c:1817]   --->   Operation 290 'load' 'viewOutputs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 291 [2/2] (2.77ns)   --->   "%viewOutputs_load_1 = load i32* %viewOutputs_addr_1, align 4" [picnic_impl.c:1817]   --->   Operation 291 'load' 'viewOutputs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 292 [2/2] (2.77ns)   --->   "%viewOutputs_load_2 = load i32* %viewOutputs_addr_2, align 4" [picnic_impl.c:1817]   --->   Operation 292 'load' 'viewOutputs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 7> <Delay = 6.35>
ST_39 : Operation 293 [1/2] (2.77ns)   --->   "%viewOutputs_load_1 = load i32* %viewOutputs_addr_1, align 4" [picnic_impl.c:1817]   --->   Operation 293 'load' 'viewOutputs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 294 [1/2] (2.77ns)   --->   "%viewOutputs_load_2 = load i32* %viewOutputs_addr_2, align 4" [picnic_impl.c:1817]   --->   Operation 294 'load' 'viewOutputs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1817_1)   --->   "%xor_ln1817 = xor i32 %viewOutputs_load, %viewOutputs_load_2" [picnic_impl.c:1817]   --->   Operation 295 'xor' 'xor_ln1817' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 296 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln1817_1 = xor i32 %xor_ln1817, %viewOutputs_load_1" [picnic_impl.c:1817]   --->   Operation 296 'xor' 'xor_ln1817_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 297 [1/1] (0.00ns)   --->   "%output_addr = getelementptr inbounds [64 x i32]* %output, i64 0, i64 %zext_ln1817" [picnic_impl.c:1817]   --->   Operation 297 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 298 [1/1] (2.77ns)   --->   "store i32 %xor_ln1817_1, i32* %output_addr, align 4" [picnic_impl.c:1817]   --->   Operation 298 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:1816]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 6> <Delay = 1.35>
ST_40 : Operation 300 [1/2] (0.00ns)   --->   "call fastcc void @H3_2([64 x i32]* %output, [8 x i32]* %plaintext, [21024 x i8]* %as_hashes, [55 x i8]* %sig_0_challengeBits, [32 x i8]* %sig_0_salt, [3300 x i8]* %message, i64 %messageByteLength_re)" [picnic_impl.c:1820]   --->   Operation 300 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 301 [1/1] (1.35ns)   --->   "br label %6" [picnic_impl.c:1826]   --->   Operation 301 'br' <Predicate = true> <Delay = 1.35>

State 41 <SV = 7> <Delay = 2.05>
ST_41 : Operation 302 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ 0, %5 ], [ %i_1, %7 ]"   --->   Operation 302 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 303 [1/1] (1.24ns)   --->   "%icmp_ln1826 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1826]   --->   Operation 303 'icmp' 'icmp_ln1826' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 304 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 304 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 305 [1/1] (1.71ns)   --->   "%i_1 = add i8 %round_assign, 1" [picnic_impl.c:1826]   --->   Operation 305 'add' 'i_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1826, label %.loopexit, label %7" [picnic_impl.c:1826]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 307 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1826)> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln2 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 308 'zext' 'zext_ln54' <Predicate = (!icmp_ln1826)> <Delay = 0.00>
ST_41 : Operation 309 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_1 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 309 'getelementptr' 'sig_0_challengeBits_1' <Predicate = (!icmp_ln1826)> <Delay = 0.00>
ST_41 : Operation 310 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_2 = load i8* %sig_0_challengeBits_1, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 310 'load' 'sig_0_challengeBits_2' <Predicate = (!icmp_ln1826)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 311 [1/1] (0.00ns)   --->   "ret i1 false" [picnic_impl.c:1844]   --->   Operation 311 'ret' <Predicate = (icmp_ln1826)> <Delay = 0.00>

State 42 <SV = 8> <Delay = 7.81>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 312 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 313 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 314 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_2 = load i8* %sig_0_challengeBits_1, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 314 'load' 'sig_0_challengeBits_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 315 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_1 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 316 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sig_0_challengeBits_2, %zext_ln54_1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 317 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln386_1 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 318 'trunc' 'trunc_ln386_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_1)   --->   "%xor_ln54_1 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 319 'xor' 'xor_ln54_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_1)   --->   "%zext_ln54_2 = zext i3 %xor_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 320 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_1 = lshr i8 %sig_0_challengeBits_2, %zext_ln54_2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 321 'lshr' 'lshr_ln54_1' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %lshr_ln54_1 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 322 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_1, i1 %trunc_ln54)" [picnic_impl.c:386->picnic_impl.c:1830]   --->   Operation 323 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 324 [2/2] (3.63ns)   --->   "call fastcc void @prove_25([3504 x i8]* %sig_0_proofs_seed1, i8 %round_assign, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, i2 %or_ln, [10512 x i8]* %seeds_seed, [2628 x i32]* %views_inputShare, [49275 x i8]* %views_communicatedBi, [21024 x i8]* %as_hashes)" [picnic_impl.c:1830]   --->   Operation 324 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 9> <Delay = 0.00>
ST_43 : Operation 325 [1/2] (0.00ns)   --->   "call fastcc void @prove_25([3504 x i8]* %sig_0_proofs_seed1, i8 %round_assign, [3504 x i8]* %sig_0_proofs_seed2, [876 x i32]* %sig_0_proofs_inputS, [16425 x i8]* %sig_0_proofs_commun, [7008 x i8]* %sig_0_proofs_view3C, i2 %or_ln, [10512 x i8]* %seeds_seed, [2628 x i32]* %views_inputShare, [49275 x i8]* %views_communicatedBi, [21024 x i8]* %as_hashes)" [picnic_impl.c:1830]   --->   Operation 325 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 326 [1/1] (0.00ns)   --->   "br label %6" [picnic_impl.c:1826]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ privateKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pubKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ message]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ messageByteLength]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sig_0_proofs_seed1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_seed2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_inputS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_commun]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_view3C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_challengeBits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sig_0_salt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ KeccakRhoOffsets]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ KeccakRoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_matrix3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ viewOutputs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
messageByteLength_re       (read                  ) [ 00111111111111111111111111111111111111111000]
views_inputShare           (alloca                ) [ 00111111111111111111111111111111111111111111]
views_communicatedBi       (alloca                ) [ 00111111111111111111111111111111111111111111]
views_outputShare          (alloca                ) [ 00111111111111111111111111111111111100000000]
as_hashes                  (alloca                ) [ 00111111111111111111111111111111111111111111]
seeds_seed                 (alloca                ) [ 00111111111111111111111111111111111111111111]
tape_tape                  (alloca                ) [ 00111111111111111111111111111111100000000000]
tmp_0                      (alloca                ) [ 00111111111111111111111111111111100000000000]
tmp_1                      (alloca                ) [ 00111111111111111111111111111111100000000000]
tmp_2                      (alloca                ) [ 00111111111111111111111111111111100000000000]
tmp_3                      (alloca                ) [ 00111111111111111111111111111111100000000000]
slab_assign                (alloca                ) [ 00111111111111111111111111111111100000000000]
output                     (alloca                ) [ 00111111111111111111111111111111111111111000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000]
call_ln1748                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1761                  (br                    ) [ 00111111111111111111111111111111100000000000]
k_0                        (phi                   ) [ 00011111111111111111111111111111100000000000]
icmp_ln1761                (icmp                  ) [ 00011111111111111111111111111111111100000000]
k                          (add                   ) [ 00111111111111111111111111111111100000000000]
empty                      (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
br_ln1761                  (br                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_4              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_5                      (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_5              (zext                  ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_6              (zext                  ) [ 00000000000000000000000000000000000000000000]
sub_ln1772                 (sub                   ) [ 00000000000000000000000000000000000000000000]
sext_ln1772                (sext                  ) [ 00001111111111111111111000000000000000000000]
tmp_6                      (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1786_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
sub_ln1786                 (sub                   ) [ 00001111111111111111111111000000000000000000]
add_ln1786                 (add                   ) [ 00001111111111111111111111000000000000000000]
add_ln1786_1               (add                   ) [ 00001111111111111111111111000000000000000000]
br_ln1763                  (br                    ) [ 00011111111111111111111111111111100000000000]
br_ln1808                  (br                    ) [ 00011111111111111111111111111111111100000000]
j_0                        (phi                   ) [ 00001100000000000000000000000000000000000000]
phi_mul                    (phi                   ) [ 00001111111111111111110000000000000000000000]
add_ln1763                 (add                   ) [ 00011111111111111111111111111111100000000000]
tmp_7                      (bitselect             ) [ 00011111111111111111111111111111100000000000]
empty_30                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
j_3                        (add                   ) [ 00011111111111111111111111111111100000000000]
br_ln1763                  (br                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_7              (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1772                 (add                   ) [ 00000111100000000000000000000000000000000000]
call_ln1764                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1771                  (br                    ) [ 00011111111111111111111111111111100000000000]
loop_0                     (phi                   ) [ 00000011000000000000000000000000000000000000]
tmp_11                     (bitselect             ) [ 00011111111111111111111111111111100000000000]
empty_31                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
br_ln1771                  (br                    ) [ 00000000000000000000000000000000000000000000]
trunc_ln1771               (trunc                 ) [ 00000001000000000000000000000000000000000000]
zext_ln1772                (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_addr                 (getelementptr         ) [ 00000001000000000000000000000000000000000000]
or_ln1772                  (or                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_addr_1               (getelementptr         ) [ 00000001000000000000000000000000000000000000]
trunc_ln1                  (partselect            ) [ 00000011100000000000000000000000000000000000]
tmp_0_load                 (load                  ) [ 00000010100000000000000000000000000000000000]
tmp_0_load_1               (load                  ) [ 00000010100000000000000000000000000000000000]
or_ln1772_1                (or                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_2              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_addr_2               (getelementptr         ) [ 00000010100000000000000000000000000000000000]
or_ln1772_2                (or                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1772_3              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_addr_3               (getelementptr         ) [ 00000010100000000000000000000000000000000000]
loop                       (add                   ) [ 00011110111111111111111111111111100000000000]
specloopname_ln1772        (specloopname          ) [ 00000000000000000000000000000000000000000000]
tmp                        (specregionbegin       ) [ 00000000000000000000000000000000000000000000]
specpipeline_ln1772        (specpipeline          ) [ 00000000000000000000000000000000000000000000]
tmp_0_load_2               (load                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_load_3               (load                  ) [ 00000000000000000000000000000000000000000000]
or_ln1772_5                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
tmp_12                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
sext_ln1772_1              (sext                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_add       (getelementptr         ) [ 00000000000000000000000000000000000000000000]
store_ln1772               (store                 ) [ 00000000000000000000000000000000000000000000]
empty_32                   (specregionend         ) [ 00000000000000000000000000000000000000000000]
br_ln1771                  (br                    ) [ 00011111111111111111111111111111100000000000]
br_ln1774                  (br                    ) [ 00011111111111111111111111111111100000000000]
loop_1                     (phi                   ) [ 00000000001111111111100000000000000000000000]
icmp_ln1774                (icmp                  ) [ 00011111111111111111111111111111100000000000]
empty_33                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
loop_4                     (add                   ) [ 00011111111111111111111111111111100000000000]
br_ln1774                  (br                    ) [ 00000000000000000000000000000000000000000000]
add_ln1775                 (add                   ) [ 00000000001111111111100000000000000000000000]
zext_ln1775_2              (zext                  ) [ 00000000000000000000000000000000000000000000]
mul_ln1775                 (mul                   ) [ 00000000000000000000000000000000000000000000]
tmp_15                     (partselect            ) [ 00000000001111111111110000000000000000000000]
urem_ln1775                (urem                  ) [ 00000000000000000000000000000000000000000000]
zext_ln1775                (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_addr_4               (getelementptr         ) [ 00000000001000000000010000000000000000000000]
tmp_1_addr                 (getelementptr         ) [ 00000000001000000000010000000000000000000000]
tmp_2_addr                 (getelementptr         ) [ 00000000001000000000010000000000000000000000]
tmp_3_addr                 (getelementptr         ) [ 00000000001000000000010000000000000000000000]
zext_ln1775_3              (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1775_1               (add                   ) [ 00000000001000000000010000000000000000000000]
specloopname_ln1775        (specloopname          ) [ 00000000000000000000000000000000000000000000]
tmp_9                      (specregionbegin       ) [ 00000000000000000000000000000000000000000000]
specpipeline_ln1775        (specpipeline          ) [ 00000000000000000000000000000000000000000000]
sext_ln1775                (sext                  ) [ 00000000000000000000000000000000000000000000]
zext_ln1775_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_0_load_4               (load                  ) [ 00000000000000000000000000000000000000000000]
tmp_1_load                 (load                  ) [ 00000000000000000000000000000000000000000000]
tmp_2_load                 (load                  ) [ 00000000000000000000000000000000000000000000]
tmp_3_load                 (load                  ) [ 00000000000000000000000000000000000000000000]
tmp_4                      (mux                   ) [ 00000000000000000000000000000000000000000000]
zext_ln1775_4              (zext                  ) [ 00000000000000000000000000000000000000000000]
tape_tape_addr             (getelementptr         ) [ 00000000000000000000000000000000000000000000]
store_ln1775               (store                 ) [ 00000000000000000000000000000000000000000000]
empty_34                   (specregionend         ) [ 00000000000000000000000000000000000000000000]
br_ln1774                  (br                    ) [ 00011111111111111111111111111111100000000000]
br_ln0                     (br                    ) [ 00011111111111111111111111111111100000000000]
call_ln1779                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1785                  (br                    ) [ 00011111111111111111111111111111100000000000]
j_1                        (phi                   ) [ 00000000000000000000000010000000000000000000]
icmp_ln1785                (icmp                  ) [ 00011111111111111111111111111111100000000000]
empty_35                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
j                          (add                   ) [ 00011111111111111111111111111111100000000000]
br_ln1785                  (br                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1786                (zext                  ) [ 00000000000000000000000000000000000000000000]
zext_ln1786_2              (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1786_2               (add                   ) [ 00000000000000000000000000000000000000000000]
sext_ln1786                (sext                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_add_1     (getelementptr         ) [ 00000000000000000000000001000000000000000000]
add_ln1786_3               (add                   ) [ 00000000000000000000000000000000000000000000]
sext_ln1786_1              (sext                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_add_2     (getelementptr         ) [ 00000000000000000000000001000000000000000000]
add_ln1786_4               (add                   ) [ 00000000000000000000000001000000000000000000]
privateKey_addr            (getelementptr         ) [ 00000000000000000000000001000000000000000000]
sext_ln1786_2              (sext                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_add_3     (getelementptr         ) [ 00000000000000000000000000000000000000000000]
privateKey_load            (load                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_loa       (load                  ) [ 00000000000000000000000000000000000000000000]
views_inputShare_loa_1     (load                  ) [ 00000000000000000000000000000000000000000000]
xor_ln1786                 (xor                   ) [ 00000000000000000000000000000000000000000000]
xor_ln1786_1               (xor                   ) [ 00000000000000000000000000000000000000000000]
store_ln1786               (store                 ) [ 00000000000000000000000000000000000000000000]
br_ln1785                  (br                    ) [ 00011111111111111111111111111111100000000000]
call_ln1530                (call                  ) [ 00000000000000000000000000000000000000000000]
call_ln1794                (call                  ) [ 00000000000000000000000000000000000000000000]
call_ln1795                (call                  ) [ 00000000000000000000000000000000000000000000]
call_ln1796                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1761                  (br                    ) [ 00111111111111111111111111111111100000000000]
indvar_flatten19           (phi                   ) [ 00000000000000000000000000000000010000000000]
i_0                        (phi                   ) [ 00000000000000000000000000000000010000000000]
indvar_flatten             (phi                   ) [ 00000000000000000000000000000000010000000000]
j1_0                       (phi                   ) [ 00000000000000000000000000000000010000000000]
loop_2                     (phi                   ) [ 00000000000000000000000000000000010000000000]
zext_ln1808                (zext                  ) [ 00000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1811                (zext                  ) [ 00000000000000000000000000000000000000000000]
sub_ln1811                 (sub                   ) [ 00000000000000000000000000000000000000000000]
zext_ln1809                (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1811                 (add                   ) [ 00000000000000000000000000000000000000000000]
icmp_ln1808                (icmp                  ) [ 00000000000000000000000000000000011100000000]
add_ln1808                 (add                   ) [ 00010000000000000000000000000000011100000000]
br_ln1808                  (br                    ) [ 00000000000000000000000000000000000000000000]
i                          (add                   ) [ 00000000000000000000000000000000000000000000]
icmp_ln1809                (icmp                  ) [ 00000000000000000000000000000000000000000000]
select_ln1808              (select                ) [ 00000000000000000000000000000000000000000000]
select_ln1808_1            (select                ) [ 00010000000000000000000000000000011100000000]
zext_ln1808_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
shl_ln1811_mid1            (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1811_3              (zext                  ) [ 00000000000000000000000000000000000000000000]
sub_ln1811_2               (sub                   ) [ 00000000000000000000000000000000000000000000]
select_ln1808_2            (select                ) [ 00000000000000000000000000000000000000000000]
xor_ln1808                 (xor                   ) [ 00000000000000000000000000000000000000000000]
icmp_ln1810                (icmp                  ) [ 00000000000000000000000000000000000000000000]
and_ln1808                 (and                   ) [ 00000000000000000000000000000000000000000000]
j_6                        (add                   ) [ 00000000000000000000000000000000000000000000]
or_ln1809                  (or                    ) [ 00000000000000000000000000000000000000000000]
select_ln1809              (select                ) [ 00000000000000000000000000000000011100000000]
zext_ln1809_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
select_ln1809_1            (select                ) [ 00010000000000000000000000000000011100000000]
add_ln1811_2               (add                   ) [ 00000000000000000000000000000000000000000000]
select_ln1808_3            (select                ) [ 00000000000000000000000000000000000000000000]
select_ln1809_2            (select                ) [ 00000000000000000000000000000000011100000000]
loop_3                     (add                   ) [ 00010000000000000000000000000000011100000000]
add_ln1809_1               (add                   ) [ 00000000000000000000000000000000000000000000]
select_ln1809_3            (select                ) [ 00010000000000000000000000000000011100000000]
zext_ln1811_1              (zext                  ) [ 00000000000000000000000000000000000000000000]
tmp_8                      (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1811_2              (zext                  ) [ 00000000000000000000000000000000000000000000]
sub_ln1811_1               (sub                   ) [ 00000000000000000000000000000000000000000000]
zext_ln1811_4              (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1811_1               (add                   ) [ 00000000000000000000000000000000000000000000]
tmp_12_cast                (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
zext_ln1811_5              (zext                  ) [ 00000000000000000000000000000000000000000000]
add_ln1811_3               (add                   ) [ 00000000000000000000000000000000000000000000]
zext_ln1811_6              (zext                  ) [ 00000000000000000000000000000000000000000000]
views_outputShare_ad       (getelementptr         ) [ 00000000000000000000000000000000010100000000]
specloopname_ln0           (specloopname          ) [ 00000000000000000000000000000000000000000000]
empty_36                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname          ) [ 00000000000000000000000000000000000000000000]
specloopname_ln1811        (specloopname          ) [ 00000000000000000000000000000000000000000000]
tmp_s                      (specregionbegin       ) [ 00000000000000000000000000000000000000000000]
specpipeline_ln1811        (specpipeline          ) [ 00000000000000000000000000000000000000000000]
tmp_10                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
sext_ln1811                (sext                  ) [ 00000000000000000000000000000000000000000000]
viewOutputs_addr_3         (getelementptr         ) [ 00000000000000000000000000000000000000000000]
views_outputShare_lo       (load                  ) [ 00000000000000000000000000000000000000000000]
store_ln1811               (store                 ) [ 00000000000000000000000000000000000000000000]
empty_37                   (specregionend         ) [ 00000000000000000000000000000000000000000000]
br_ln1810                  (br                    ) [ 00010000000000000000000000000000011100000000]
br_ln1816                  (br                    ) [ 00000000000000000000000000000000000011110000]
j_2                        (phi                   ) [ 00000000000000000000000000000000000001100000]
icmp_ln1816                (icmp                  ) [ 00000000000000000000000000000000000001110000]
empty_38                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
j_5                        (add                   ) [ 00000000000000000000000000000000000011110000]
br_ln1816                  (br                    ) [ 00000000000000000000000000000000000000000000]
zext_ln1817                (zext                  ) [ 00000000000000000000000000000000000000110000]
viewOutputs_addr           (getelementptr         ) [ 00000000000000000000000000000000000000100000]
tmp_13                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
viewOutputs_addr_1         (getelementptr         ) [ 00000000000000000000000000000000000000010000]
tmp_14                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
viewOutputs_addr_2         (getelementptr         ) [ 00000000000000000000000000000000000000010000]
viewOutputs_load           (load                  ) [ 00000000000000000000000000000000000000010000]
viewOutputs_load_1         (load                  ) [ 00000000000000000000000000000000000000000000]
viewOutputs_load_2         (load                  ) [ 00000000000000000000000000000000000000000000]
xor_ln1817                 (xor                   ) [ 00000000000000000000000000000000000000000000]
xor_ln1817_1               (xor                   ) [ 00000000000000000000000000000000000000000000]
output_addr                (getelementptr         ) [ 00000000000000000000000000000000000000000000]
store_ln1817               (store                 ) [ 00000000000000000000000000000000000000000000]
br_ln1816                  (br                    ) [ 00000000000000000000000000000000000011110000]
call_ln1820                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1826                  (br                    ) [ 00000000000000000000000000000000000000001111]
round_assign               (phi                   ) [ 00000000000000000000000000000000000000000111]
icmp_ln1826                (icmp                  ) [ 00000000000000000000000000000000000000000111]
empty_39                   (speclooptripcount     ) [ 00000000000000000000000000000000000000000000]
i_1                        (add                   ) [ 00000000000000000000000000000000000000001111]
br_ln1826                  (br                    ) [ 00000000000000000000000000000000000000000000]
trunc_ln2                  (partselect            ) [ 00000000000000000000000000000000000000000000]
zext_ln54                  (zext                  ) [ 00000000000000000000000000000000000000000000]
sig_0_challengeBits_1      (getelementptr         ) [ 00000000000000000000000000000000000000000010]
ret_ln1844                 (ret                   ) [ 00000000000000000000000000000000000000000000]
trunc_ln386                (trunc                 ) [ 00000000000000000000000000000000000000000000]
bitNumber_assign           (bitconcatenate        ) [ 00000000000000000000000000000000000000000000]
sig_0_challengeBits_2      (load                  ) [ 00000000000000000000000000000000000000000000]
xor_ln54                   (xor                   ) [ 00000000000000000000000000000000000000000000]
zext_ln54_1                (zext                  ) [ 00000000000000000000000000000000000000000000]
lshr_ln54                  (lshr                  ) [ 00000000000000000000000000000000000000000000]
trunc_ln386_1              (trunc                 ) [ 00000000000000000000000000000000000000000000]
xor_ln54_1                 (xor                   ) [ 00000000000000000000000000000000000000000000]
zext_ln54_2                (zext                  ) [ 00000000000000000000000000000000000000000000]
lshr_ln54_1                (lshr                  ) [ 00000000000000000000000000000000000000000000]
trunc_ln54                 (trunc                 ) [ 00000000000000000000000000000000000000000000]
or_ln                      (bitconcatenate        ) [ 00000000000000000000000000000000000000000001]
call_ln1830                (call                  ) [ 00000000000000000000000000000000000000000000]
br_ln1826                  (br                    ) [ 00000000000000000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="privateKey">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="privateKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pubKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pubKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plaintext">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="message">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="messageByteLength">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageByteLength"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sig_0_proofs_seed1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sig_0_proofs_seed2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sig_0_proofs_inputS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_inputS"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sig_0_proofs_commun">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_commun"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sig_0_proofs_view3C">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_view3C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sig_0_challengeBits">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_challengeBits"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sig_0_salt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_salt"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="KeccakRhoOffsets">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakRhoOffsets"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="KeccakRoundConstants">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakRoundConstants"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="temp_matrix">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp_matrix2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="temp_matrix3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="viewOutputs">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viewOutputs"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="computeSeeds_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="createRandomTape"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="createRandomTape.1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17132"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3118"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18133"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mpc_LowMC_2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Commit_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_sign_picnic1_lab"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_sign_picnic1_label"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19134"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H3_2"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prove_25"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="views_inputShare_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="views_inputShare/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="views_communicatedBi_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="views_communicatedBi/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="views_outputShare_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="views_outputShare/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="as_hashes_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="as_hashes/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="seeds_seed_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seeds_seed/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tape_tape_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tape_tape/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_0_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_1_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_3_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="slab_assign_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="slab_assign/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="messageByteLength_re_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="messageByteLength_re/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_0_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_0_addr/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="282" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="283" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
<pin id="285" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_0_load/6 tmp_0_load_1/6 tmp_0_load_2/7 tmp_0_load_3/7 tmp_0_load_4/20 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_0_addr_1_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_0_addr_1/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_0_addr_2_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_0_addr_2/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_0_addr_3_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_0_addr_3/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="views_inputShare_add_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="14" slack="0"/>
<pin id="305" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_inputShare_add/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="0"/>
<pin id="394" dir="0" index="4" bw="12" slack="0"/>
<pin id="395" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
<pin id="397" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln1772/8 views_inputShare_loa/24 views_inputShare_loa_1/24 store_ln1786/25 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_0_addr_4_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_0_addr_4/20 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_1_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_1_addr/20 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1_load/20 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_2_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_2_addr/20 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2_load/20 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_3_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_3_addr/20 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3_load/20 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tape_tape_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tape_tape_addr/21 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln1775_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1775/21 "/>
</bind>
</comp>

<comp id="368" class="1004" name="views_inputShare_add_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="13" slack="0"/>
<pin id="372" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_inputShare_add_1/24 "/>
</bind>
</comp>

<comp id="374" class="1004" name="views_inputShare_add_2_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="13" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_inputShare_add_2/24 "/>
</bind>
</comp>

<comp id="380" class="1004" name="privateKey_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="privateKey_addr/24 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="privateKey_load/24 "/>
</bind>
</comp>

<comp id="399" class="1004" name="views_inputShare_add_3_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="13" slack="0"/>
<pin id="403" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_inputShare_add_3/25 "/>
</bind>
</comp>

<comp id="406" class="1004" name="views_outputShare_ad_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="13" slack="0"/>
<pin id="410" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_outputShare_ad/34 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="views_outputShare_lo/34 "/>
</bind>
</comp>

<comp id="418" class="1004" name="viewOutputs_addr_3_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="15" slack="0"/>
<pin id="422" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="viewOutputs_addr_3/35 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="0"/>
<pin id="455" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="456" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
<pin id="458" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1811/35 viewOutputs_load/37 viewOutputs_load_1/38 viewOutputs_load_2/38 "/>
</bind>
</comp>

<comp id="432" class="1004" name="viewOutputs_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="viewOutputs_addr/37 "/>
</bind>
</comp>

<comp id="440" class="1004" name="viewOutputs_addr_1_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="64" slack="0"/>
<pin id="444" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="viewOutputs_addr_1/38 "/>
</bind>
</comp>

<comp id="447" class="1004" name="viewOutputs_addr_2_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="64" slack="0"/>
<pin id="451" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="viewOutputs_addr_2/38 "/>
</bind>
</comp>

<comp id="460" class="1004" name="output_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="3" slack="2"/>
<pin id="464" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/39 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln1817_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1817/39 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sig_0_challengeBits_1_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_1/41 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_challengeBits_2/41 "/>
</bind>
</comp>

<comp id="485" class="1005" name="k_0_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="k_0_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="8" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="497" class="1005" name="j_0_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="1"/>
<pin id="499" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="j_0_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="2" slack="0"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="509" class="1005" name="phi_mul_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="1"/>
<pin id="511" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="phi_mul_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="9" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="loop_0_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="loop_0_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/6 "/>
</bind>
</comp>

<comp id="533" class="1005" name="loop_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="loop_1_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/10 "/>
</bind>
</comp>

<comp id="545" class="1005" name="j_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="j_1_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="1" slack="1"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/24 "/>
</bind>
</comp>

<comp id="556" class="1005" name="indvar_flatten19_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="1"/>
<pin id="558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="indvar_flatten19_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="1" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/33 "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_0_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="i_0_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="1" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/33 "/>
</bind>
</comp>

<comp id="578" class="1005" name="indvar_flatten_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="indvar_flatten_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="1"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/33 "/>
</bind>
</comp>

<comp id="589" class="1005" name="j1_0_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="1"/>
<pin id="591" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="j1_0_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="1" slack="1"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/33 "/>
</bind>
</comp>

<comp id="600" class="1005" name="loop_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="1"/>
<pin id="602" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_2 (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="loop_2_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="1" slack="1"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_2/33 "/>
</bind>
</comp>

<comp id="611" class="1005" name="j_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="615" class="1004" name="j_2_phi_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="1" slack="1"/>
<pin id="619" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/37 "/>
</bind>
</comp>

<comp id="623" class="1005" name="round_assign_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="round_assign_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign/41 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_computeSeeds_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="0" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="0"/>
<pin id="639" dir="0" index="3" bw="32" slack="0"/>
<pin id="640" dir="0" index="4" bw="32" slack="0"/>
<pin id="641" dir="0" index="5" bw="32" slack="0"/>
<pin id="642" dir="0" index="6" bw="8" slack="0"/>
<pin id="643" dir="0" index="7" bw="64" slack="0"/>
<pin id="644" dir="0" index="8" bw="6" slack="0"/>
<pin id="645" dir="0" index="9" bw="64" slack="0"/>
<pin id="646" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1748/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_createRandomTape_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="0" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="8" slack="1"/>
<pin id="661" dir="0" index="3" bw="2" slack="0"/>
<pin id="662" dir="0" index="4" bw="8" slack="0"/>
<pin id="663" dir="0" index="5" bw="8" slack="1"/>
<pin id="664" dir="0" index="6" bw="2" slack="0"/>
<pin id="665" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="666" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="667" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="668" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="669" dir="0" index="11" bw="6" slack="0"/>
<pin id="670" dir="0" index="12" bw="64" slack="0"/>
<pin id="671" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1764/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_H3_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="0" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="685" dir="0" index="4" bw="8" slack="0"/>
<pin id="686" dir="0" index="5" bw="8" slack="0"/>
<pin id="687" dir="0" index="6" bw="8" slack="0"/>
<pin id="688" dir="0" index="7" bw="64" slack="5"/>
<pin id="689" dir="0" index="8" bw="6" slack="0"/>
<pin id="690" dir="0" index="9" bw="64" slack="0"/>
<pin id="691" dir="0" index="10" bw="32" slack="0"/>
<pin id="692" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1820/37 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_createRandomTape_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="0" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="704" dir="0" index="2" bw="8" slack="1"/>
<pin id="705" dir="0" index="3" bw="8" slack="0"/>
<pin id="706" dir="0" index="4" bw="8" slack="1"/>
<pin id="707" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="708" dir="0" index="6" bw="6" slack="0"/>
<pin id="709" dir="0" index="7" bw="64" slack="0"/>
<pin id="710" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1779/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_Commit_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="0" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="8" slack="5"/>
<pin id="721" dir="0" index="3" bw="3" slack="0"/>
<pin id="722" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="5" bw="8" slack="5"/>
<pin id="724" dir="0" index="6" bw="3" slack="0"/>
<pin id="725" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="726" dir="0" index="8" bw="8" slack="5"/>
<pin id="727" dir="0" index="9" bw="3" slack="0"/>
<pin id="728" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="11" bw="8" slack="5"/>
<pin id="730" dir="0" index="12" bw="3" slack="0"/>
<pin id="731" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="732" dir="0" index="14" bw="8" slack="5"/>
<pin id="733" dir="0" index="15" bw="3" slack="0"/>
<pin id="734" dir="0" index="16" bw="6" slack="0"/>
<pin id="735" dir="0" index="17" bw="64" slack="0"/>
<pin id="736" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1794/27 call_ln1795/29 call_ln1796/31 "/>
</bind>
</comp>

<comp id="760" class="1004" name="grp_mpc_LowMC_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="0" slack="0"/>
<pin id="762" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="3" bw="8" slack="3"/>
<pin id="765" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="766" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="6" bw="32" slack="0"/>
<pin id="768" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="8" bw="32" slack="0"/>
<pin id="770" dir="0" index="9" bw="32" slack="0"/>
<pin id="771" dir="0" index="10" bw="32" slack="0"/>
<pin id="772" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1530/24 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_prove_25_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="0" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="0" index="2" bw="8" slack="1"/>
<pin id="783" dir="0" index="3" bw="8" slack="0"/>
<pin id="784" dir="0" index="4" bw="32" slack="0"/>
<pin id="785" dir="0" index="5" bw="8" slack="0"/>
<pin id="786" dir="0" index="6" bw="8" slack="0"/>
<pin id="787" dir="0" index="7" bw="2" slack="0"/>
<pin id="788" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="789" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="791" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="792" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1830/42 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln1761_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="7" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1761/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="k_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln1772_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_4/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_5_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln1772_5_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_5/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln1772_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_6/3 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_ln1772_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1772/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln1772_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="11" slack="0"/>
<pin id="840" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1772/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1786_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="12" slack="0"/>
<pin id="852" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1786_1/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sub_ln1786_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="12" slack="0"/>
<pin id="856" dir="0" index="1" bw="10" slack="0"/>
<pin id="857" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1786/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln1786_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="13" slack="0"/>
<pin id="862" dir="0" index="1" bw="4" slack="0"/>
<pin id="863" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1786/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln1786_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="13" slack="0"/>
<pin id="868" dir="0" index="1" bw="5" slack="0"/>
<pin id="869" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1786_1/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln1763_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="0"/>
<pin id="874" dir="0" index="1" bw="9" slack="0"/>
<pin id="875" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1763/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_7_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="2" slack="0"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="j_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln1772_7_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_7/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln1772_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="0" index="1" bw="11" slack="1"/>
<pin id="899" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1772/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_11_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="5" slack="0"/>
<pin id="904" dir="0" index="2" bw="4" slack="0"/>
<pin id="905" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln1771_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="0"/>
<pin id="911" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1771/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln1772_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln1772_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1772/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln1772_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_1/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="0" index="1" bw="5" slack="0"/>
<pin id="932" dir="0" index="2" bw="3" slack="0"/>
<pin id="933" dir="0" index="3" bw="3" slack="0"/>
<pin id="934" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="939" class="1004" name="or_ln1772_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="1"/>
<pin id="941" dir="0" index="1" bw="3" slack="0"/>
<pin id="942" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1772_1/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln1772_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_2/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="or_ln1772_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="1"/>
<pin id="951" dir="0" index="1" bw="3" slack="0"/>
<pin id="952" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1772_2/7 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln1772_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1772_3/7 "/>
</bind>
</comp>

<comp id="959" class="1004" name="loop_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="0" index="1" bw="5" slack="1"/>
<pin id="962" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_ln1772_5_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="0" index="2" bw="8" slack="0"/>
<pin id="969" dir="0" index="3" bw="8" slack="1"/>
<pin id="970" dir="0" index="4" bw="8" slack="1"/>
<pin id="971" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1772_5/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_12_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="14" slack="0"/>
<pin id="978" dir="0" index="1" bw="12" slack="4"/>
<pin id="979" dir="0" index="2" bw="2" slack="2"/>
<pin id="980" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln1772_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="14" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1772_1/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln1774_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="0" index="1" bw="7" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1774/10 "/>
</bind>
</comp>

<comp id="993" class="1004" name="loop_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_4/10 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln1775_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="0" index="1" bw="6" slack="0"/>
<pin id="1002" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1775/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln1775_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="0"/>
<pin id="1007" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775_2/10 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="mul_ln1775_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="0" index="1" bw="9" slack="0"/>
<pin id="1012" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1775/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_15_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="0"/>
<pin id="1017" dir="0" index="1" bw="16" slack="0"/>
<pin id="1018" dir="0" index="2" bw="5" slack="0"/>
<pin id="1019" dir="0" index="3" bw="5" slack="0"/>
<pin id="1020" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="0" index="1" bw="7" slack="0"/>
<pin id="1028" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln1775/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln1775_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="0"/>
<pin id="1033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775/20 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln1775_3_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="10"/>
<pin id="1041" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775_3/20 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln1775_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="7" slack="0"/>
<pin id="1045" dir="0" index="1" bw="9" slack="14"/>
<pin id="1046" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1775_1/20 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1775_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="11"/>
<pin id="1051" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1775/21 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln1775_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775_1/21 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="0"/>
<pin id="1059" dir="0" index="2" bw="8" slack="0"/>
<pin id="1060" dir="0" index="3" bw="8" slack="0"/>
<pin id="1061" dir="0" index="4" bw="8" slack="0"/>
<pin id="1062" dir="0" index="5" bw="7" slack="0"/>
<pin id="1063" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln1775_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="9" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775_4/21 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="icmp_ln1785_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="3" slack="0"/>
<pin id="1077" dir="0" index="1" bw="3" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1785/24 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="j_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="3" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln1786_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="0"/>
<pin id="1089" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1786/24 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln1786_2_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1786_2/24 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln1786_2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="13" slack="3"/>
<pin id="1098" dir="0" index="1" bw="3" slack="0"/>
<pin id="1099" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1786_2/24 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1786_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="13" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1786/24 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln1786_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="13" slack="3"/>
<pin id="1108" dir="0" index="1" bw="3" slack="0"/>
<pin id="1109" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1786_3/24 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1786_1_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="13" slack="0"/>
<pin id="1113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1786_1/24 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="add_ln1786_4_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="13" slack="3"/>
<pin id="1118" dir="0" index="1" bw="3" slack="0"/>
<pin id="1119" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1786_4/24 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln1786_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="13" slack="1"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1786_2/25 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="xor_ln1786_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1786/25 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="xor_ln1786_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1786_1/25 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln1808_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1808/33 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="shl_ln_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="0" index="2" bw="1" slack="0"/>
<pin id="1146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/33 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln1811_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="0"/>
<pin id="1152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811/33 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sub_ln1811_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="0"/>
<pin id="1157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1811/33 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="zext_ln1809_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="2" slack="0"/>
<pin id="1162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1809/33 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="add_ln1811_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="0"/>
<pin id="1166" dir="0" index="1" bw="2" slack="0"/>
<pin id="1167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1811/33 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="icmp_ln1808_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="12" slack="0"/>
<pin id="1172" dir="0" index="1" bw="12" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1808/33 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="add_ln1808_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1808/33 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="i_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/33 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="icmp_ln1809_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="5" slack="0"/>
<pin id="1190" dir="0" index="1" bw="5" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1809/33 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="select_ln1808_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="0" index="2" bw="2" slack="0"/>
<pin id="1198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1808/33 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="select_ln1808_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="8" slack="0"/>
<pin id="1205" dir="0" index="2" bw="8" slack="0"/>
<pin id="1206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1808_1/33 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln1808_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="0"/>
<pin id="1212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1808_1/33 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="shl_ln1811_mid1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="10" slack="0"/>
<pin id="1216" dir="0" index="1" bw="8" slack="0"/>
<pin id="1217" dir="0" index="2" bw="1" slack="0"/>
<pin id="1218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1811_mid1/33 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="zext_ln1811_3_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="10" slack="0"/>
<pin id="1224" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_3/33 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sub_ln1811_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="0"/>
<pin id="1229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1811_2/33 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="select_ln1808_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="11" slack="0"/>
<pin id="1235" dir="0" index="2" bw="11" slack="0"/>
<pin id="1236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1808_2/33 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="xor_ln1808_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1808/33 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="icmp_ln1810_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="3" slack="0"/>
<pin id="1248" dir="0" index="1" bw="3" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1810/33 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="and_ln1808_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1808/33 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="j_6_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/33 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="or_ln1809_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1809/33 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="select_ln1809_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="0" index="2" bw="3" slack="0"/>
<pin id="1274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1809/33 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="zext_ln1809_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="2" slack="0"/>
<pin id="1280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1809_1/33 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="select_ln1809_1_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="2" slack="0"/>
<pin id="1285" dir="0" index="2" bw="2" slack="0"/>
<pin id="1286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1809_1/33 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="add_ln1811_2_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="11" slack="0"/>
<pin id="1292" dir="0" index="1" bw="2" slack="0"/>
<pin id="1293" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1811_2/33 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="select_ln1808_3_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="11" slack="0"/>
<pin id="1299" dir="0" index="2" bw="11" slack="0"/>
<pin id="1300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1808_3/33 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="select_ln1809_2_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="0"/>
<pin id="1306" dir="0" index="1" bw="11" slack="0"/>
<pin id="1307" dir="0" index="2" bw="11" slack="0"/>
<pin id="1308" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1809_2/33 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="loop_3_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="3" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_3/33 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="add_ln1809_1_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="5" slack="0"/>
<pin id="1320" dir="0" index="1" bw="1" slack="0"/>
<pin id="1321" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1809_1/33 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="select_ln1809_3_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="0" index="2" bw="5" slack="0"/>
<pin id="1328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1809_3/33 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln1811_1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_1/34 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_8_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="10" slack="0"/>
<pin id="1337" dir="0" index="1" bw="8" slack="1"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/34 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln1811_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="10" slack="0"/>
<pin id="1344" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_2/34 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="sub_ln1811_1_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="10" slack="0"/>
<pin id="1348" dir="0" index="1" bw="8" slack="0"/>
<pin id="1349" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1811_1/34 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="zext_ln1811_4_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="2" slack="1"/>
<pin id="1354" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_4/34 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="add_ln1811_1_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="11" slack="0"/>
<pin id="1357" dir="0" index="1" bw="2" slack="0"/>
<pin id="1358" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1811_1/34 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_12_cast_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="13" slack="0"/>
<pin id="1363" dir="0" index="1" bw="11" slack="0"/>
<pin id="1364" dir="0" index="2" bw="1" slack="0"/>
<pin id="1365" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/34 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="zext_ln1811_5_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="3" slack="1"/>
<pin id="1371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_5/34 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="add_ln1811_3_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="13" slack="0"/>
<pin id="1374" dir="0" index="1" bw="3" slack="0"/>
<pin id="1375" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1811_3/34 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="zext_ln1811_6_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="13" slack="0"/>
<pin id="1380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1811_6/34 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_10_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="15" slack="0"/>
<pin id="1385" dir="0" index="1" bw="11" slack="2"/>
<pin id="1386" dir="0" index="2" bw="1" slack="0"/>
<pin id="1387" dir="0" index="3" bw="3" slack="2"/>
<pin id="1388" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/35 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sext_ln1811_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="15" slack="0"/>
<pin id="1393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1811/35 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="icmp_ln1816_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="3" slack="0"/>
<pin id="1398" dir="0" index="1" bw="3" slack="0"/>
<pin id="1399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1816/37 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="j_5_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="3" slack="0"/>
<pin id="1404" dir="0" index="1" bw="1" slack="0"/>
<pin id="1405" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/37 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="zext_ln1817_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="3" slack="0"/>
<pin id="1410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1817/37 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_13_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="64" slack="0"/>
<pin id="1415" dir="0" index="1" bw="3" slack="0"/>
<pin id="1416" dir="0" index="2" bw="3" slack="1"/>
<pin id="1417" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/38 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_14_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="64" slack="0"/>
<pin id="1424" dir="0" index="1" bw="4" slack="0"/>
<pin id="1425" dir="0" index="2" bw="3" slack="1"/>
<pin id="1426" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/38 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="xor_ln1817_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="1"/>
<pin id="1433" dir="0" index="1" bw="32" slack="0"/>
<pin id="1434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1817/39 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="xor_ln1817_1_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="0"/>
<pin id="1438" dir="0" index="1" bw="32" slack="0"/>
<pin id="1439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1817_1/39 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="icmp_ln1826_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="0"/>
<pin id="1445" dir="0" index="1" bw="7" slack="0"/>
<pin id="1446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1826/41 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="i_1_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="0" index="1" bw="1" slack="0"/>
<pin id="1452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/41 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="trunc_ln2_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="6" slack="0"/>
<pin id="1457" dir="0" index="1" bw="8" slack="0"/>
<pin id="1458" dir="0" index="2" bw="3" slack="0"/>
<pin id="1459" dir="0" index="3" bw="4" slack="0"/>
<pin id="1460" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/41 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="zext_ln54_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="6" slack="0"/>
<pin id="1467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/41 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="trunc_ln386_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="1"/>
<pin id="1472" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/42 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="bitNumber_assign_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="3" slack="0"/>
<pin id="1476" dir="0" index="1" bw="2" slack="0"/>
<pin id="1477" dir="0" index="2" bw="1" slack="0"/>
<pin id="1478" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign/42 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="xor_ln54_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="3" slack="0"/>
<pin id="1484" dir="0" index="1" bw="2" slack="0"/>
<pin id="1485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/42 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="zext_ln54_1_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="3" slack="0"/>
<pin id="1490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/42 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="lshr_ln54_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="0"/>
<pin id="1494" dir="0" index="1" bw="3" slack="0"/>
<pin id="1495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/42 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="trunc_ln386_1_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="0"/>
<pin id="1500" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_1/42 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="xor_ln54_1_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="3" slack="0"/>
<pin id="1504" dir="0" index="1" bw="1" slack="0"/>
<pin id="1505" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_1/42 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="zext_ln54_2_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="3" slack="0"/>
<pin id="1510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/42 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="lshr_ln54_1_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="8" slack="0"/>
<pin id="1514" dir="0" index="1" bw="3" slack="0"/>
<pin id="1515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_1/42 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="trunc_ln54_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="8" slack="0"/>
<pin id="1520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/42 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="or_ln_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="2" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="0" index="2" bw="1" slack="0"/>
<pin id="1526" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/42 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="messageByteLength_re_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="64" slack="1"/>
<pin id="1533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="messageByteLength_re "/>
</bind>
</comp>

<comp id="1537" class="1005" name="icmp_ln1761_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1761 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="k_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="8" slack="0"/>
<pin id="1543" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1546" class="1005" name="sext_ln1772_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="12" slack="1"/>
<pin id="1548" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1772 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="sub_ln1786_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="13" slack="3"/>
<pin id="1553" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln1786 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="add_ln1786_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="13" slack="3"/>
<pin id="1558" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="add_ln1786 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="add_ln1786_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="13" slack="3"/>
<pin id="1563" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="add_ln1786_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="add_ln1763_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="9" slack="0"/>
<pin id="1568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1763 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="j_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="2" slack="0"/>
<pin id="1576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="add_ln1772_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="12" slack="4"/>
<pin id="1581" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="add_ln1772 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="tmp_11_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="trunc_ln1771_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="4" slack="1"/>
<pin id="1590" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1771 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="tmp_0_addr_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="6" slack="1"/>
<pin id="1596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_addr "/>
</bind>
</comp>

<comp id="1599" class="1005" name="tmp_0_addr_1_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="6" slack="1"/>
<pin id="1601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_addr_1 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="trunc_ln1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="2" slack="2"/>
<pin id="1606" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp_0_load_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="1"/>
<pin id="1611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_load "/>
</bind>
</comp>

<comp id="1614" class="1005" name="tmp_0_load_1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="8" slack="1"/>
<pin id="1616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_load_1 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="tmp_0_addr_2_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="6" slack="1"/>
<pin id="1621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_addr_2 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="tmp_0_addr_3_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="6" slack="1"/>
<pin id="1626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_addr_3 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="loop_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="5" slack="1"/>
<pin id="1631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1634" class="1005" name="icmp_ln1774_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1774 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="loop_4_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="7" slack="0"/>
<pin id="1640" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_4 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="add_ln1775_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="7" slack="1"/>
<pin id="1645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1775 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="tmp_15_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="3" slack="11"/>
<pin id="1650" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_0_addr_4_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="6" slack="1"/>
<pin id="1655" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_addr_4 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="tmp_1_addr_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="6" slack="1"/>
<pin id="1660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_addr "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_2_addr_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="6" slack="1"/>
<pin id="1665" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_addr "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_3_addr_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="6" slack="1"/>
<pin id="1670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_addr "/>
</bind>
</comp>

<comp id="1673" class="1005" name="add_ln1775_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="9" slack="1"/>
<pin id="1675" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1775_1 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="j_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="3" slack="0"/>
<pin id="1683" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1686" class="1005" name="views_inputShare_add_1_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="12" slack="1"/>
<pin id="1688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="views_inputShare_add_1 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="views_inputShare_add_2_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="12" slack="1"/>
<pin id="1693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="views_inputShare_add_2 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="add_ln1786_4_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="13" slack="1"/>
<pin id="1698" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1786_4 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="privateKey_addr_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="3" slack="1"/>
<pin id="1703" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="privateKey_addr "/>
</bind>
</comp>

<comp id="1706" class="1005" name="icmp_ln1808_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="1"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1808 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="add_ln1808_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="12" slack="0"/>
<pin id="1712" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1808 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="select_ln1808_1_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="0"/>
<pin id="1717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1808_1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="select_ln1809_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="3" slack="1"/>
<pin id="1724" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1809 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="select_ln1809_1_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="2" slack="0"/>
<pin id="1730" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1809_1 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="select_ln1809_2_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="11" slack="2"/>
<pin id="1736" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1809_2 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="loop_3_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="3" slack="0"/>
<pin id="1741" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_3 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="select_ln1809_3_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="5" slack="0"/>
<pin id="1746" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1809_3 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="views_outputShare_ad_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="12" slack="1"/>
<pin id="1751" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="views_outputShare_ad "/>
</bind>
</comp>

<comp id="1757" class="1005" name="j_5_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="3" slack="0"/>
<pin id="1759" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="zext_ln1817_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="64" slack="2"/>
<pin id="1764" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1817 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="viewOutputs_addr_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="14" slack="1"/>
<pin id="1769" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="viewOutputs_addr "/>
</bind>
</comp>

<comp id="1772" class="1005" name="viewOutputs_addr_1_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="14" slack="1"/>
<pin id="1774" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="viewOutputs_addr_1 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="viewOutputs_addr_2_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="14" slack="1"/>
<pin id="1779" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="viewOutputs_addr_2 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="viewOutputs_load_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="1"/>
<pin id="1784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="viewOutputs_load "/>
</bind>
</comp>

<comp id="1790" class="1005" name="i_1_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="0"/>
<pin id="1792" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="sig_0_challengeBits_1_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="6" slack="1"/>
<pin id="1797" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_1 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="or_ln_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="2" slack="1"/>
<pin id="1802" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="90" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="287" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="299"><net_src comp="90" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="306"><net_src comp="90" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="90" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="90" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="90" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="90" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="90" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="368" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="398"><net_src comp="374" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="404"><net_src comp="90" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="399" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="412" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="440" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="20" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="489" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="501" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="513" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="82" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="532"><net_src comp="525" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="536"><net_src comp="126" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="548"><net_src comp="150" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="162" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="44" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="82" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="56" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="150" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="614"><net_src comp="150" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="622"><net_src comp="615" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="627" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="648"><net_src comp="226" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="650"><net_src comp="0" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="651"><net_src comp="2" pin="0"/><net_sink comp="635" pin=4"/></net>

<net id="652"><net_src comp="4" pin="0"/><net_sink comp="635" pin=5"/></net>

<net id="653"><net_src comp="6" pin="0"/><net_sink comp="635" pin=6"/></net>

<net id="654"><net_src comp="258" pin="2"/><net_sink comp="635" pin=7"/></net>

<net id="655"><net_src comp="24" pin="0"/><net_sink comp="635" pin=8"/></net>

<net id="656"><net_src comp="26" pin="0"/><net_sink comp="635" pin=9"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="673"><net_src comp="485" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="674"><net_src comp="501" pin="4"/><net_sink comp="657" pin=3"/></net>

<net id="675"><net_src comp="22" pin="0"/><net_sink comp="657" pin=4"/></net>

<net id="676"><net_src comp="485" pin="1"/><net_sink comp="657" pin=5"/></net>

<net id="677"><net_src comp="501" pin="4"/><net_sink comp="657" pin=6"/></net>

<net id="678"><net_src comp="24" pin="0"/><net_sink comp="657" pin=11"/></net>

<net id="679"><net_src comp="26" pin="0"/><net_sink comp="657" pin=12"/></net>

<net id="693"><net_src comp="188" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="694"><net_src comp="4" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="695"><net_src comp="20" pin="0"/><net_sink comp="680" pin=4"/></net>

<net id="696"><net_src comp="22" pin="0"/><net_sink comp="680" pin=5"/></net>

<net id="697"><net_src comp="6" pin="0"/><net_sink comp="680" pin=6"/></net>

<net id="698"><net_src comp="24" pin="0"/><net_sink comp="680" pin=8"/></net>

<net id="699"><net_src comp="26" pin="0"/><net_sink comp="680" pin=9"/></net>

<net id="700"><net_src comp="34" pin="0"/><net_sink comp="680" pin=10"/></net>

<net id="711"><net_src comp="80" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="485" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="22" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="485" pin="1"/><net_sink comp="701" pin=4"/></net>

<net id="715"><net_src comp="24" pin="0"/><net_sink comp="701" pin=6"/></net>

<net id="716"><net_src comp="26" pin="0"/><net_sink comp="701" pin=7"/></net>

<net id="737"><net_src comp="158" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="738"><net_src comp="485" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="739"><net_src comp="150" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="740"><net_src comp="485" pin="1"/><net_sink comp="717" pin=5"/></net>

<net id="741"><net_src comp="150" pin="0"/><net_sink comp="717" pin=6"/></net>

<net id="742"><net_src comp="485" pin="1"/><net_sink comp="717" pin=8"/></net>

<net id="743"><net_src comp="150" pin="0"/><net_sink comp="717" pin=9"/></net>

<net id="744"><net_src comp="485" pin="1"/><net_sink comp="717" pin=11"/></net>

<net id="745"><net_src comp="150" pin="0"/><net_sink comp="717" pin=12"/></net>

<net id="746"><net_src comp="485" pin="1"/><net_sink comp="717" pin=14"/></net>

<net id="747"><net_src comp="150" pin="0"/><net_sink comp="717" pin=15"/></net>

<net id="748"><net_src comp="24" pin="0"/><net_sink comp="717" pin=16"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="717" pin=17"/></net>

<net id="750"><net_src comp="154" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="751"><net_src comp="154" pin="0"/><net_sink comp="717" pin=6"/></net>

<net id="752"><net_src comp="154" pin="0"/><net_sink comp="717" pin=9"/></net>

<net id="753"><net_src comp="154" pin="0"/><net_sink comp="717" pin=12"/></net>

<net id="754"><net_src comp="154" pin="0"/><net_sink comp="717" pin=15"/></net>

<net id="755"><net_src comp="160" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="756"><net_src comp="160" pin="0"/><net_sink comp="717" pin=6"/></net>

<net id="757"><net_src comp="160" pin="0"/><net_sink comp="717" pin=9"/></net>

<net id="758"><net_src comp="160" pin="0"/><net_sink comp="717" pin=12"/></net>

<net id="759"><net_src comp="160" pin="0"/><net_sink comp="717" pin=15"/></net>

<net id="773"><net_src comp="156" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="774"><net_src comp="485" pin="1"/><net_sink comp="760" pin=3"/></net>

<net id="775"><net_src comp="4" pin="0"/><net_sink comp="760" pin=6"/></net>

<net id="776"><net_src comp="28" pin="0"/><net_sink comp="760" pin=8"/></net>

<net id="777"><net_src comp="30" pin="0"/><net_sink comp="760" pin=9"/></net>

<net id="778"><net_src comp="32" pin="0"/><net_sink comp="760" pin=10"/></net>

<net id="793"><net_src comp="208" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="794"><net_src comp="10" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="795"><net_src comp="623" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="796"><net_src comp="12" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="797"><net_src comp="14" pin="0"/><net_sink comp="779" pin=4"/></net>

<net id="798"><net_src comp="16" pin="0"/><net_sink comp="779" pin=5"/></net>

<net id="799"><net_src comp="18" pin="0"/><net_sink comp="779" pin=6"/></net>

<net id="804"><net_src comp="489" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="46" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="489" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="48" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="489" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="54" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="489" pin="4"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="56" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="816" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="812" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="58" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="489" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="60" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="824" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="62" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="854" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="64" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="513" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="68" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="70" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="501" pin="4"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="72" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="501" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="76" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="501" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="906"><net_src comp="84" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="525" pin="4"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="86" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="525" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="525" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="922"><net_src comp="909" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="92" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="935"><net_src comp="94" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="525" pin="4"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="96" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="938"><net_src comp="98" pin="0"/><net_sink comp="929" pin=3"/></net>

<net id="943"><net_src comp="100" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="947"><net_src comp="939" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="953"><net_src comp="102" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="957"><net_src comp="949" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="963"><net_src comp="104" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="521" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="972"><net_src comp="120" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="270" pin="7"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="270" pin="3"/><net_sink comp="965" pin=2"/></net>

<net id="975"><net_src comp="965" pin="5"/><net_sink comp="307" pin=1"/></net>

<net id="981"><net_src comp="122" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="976" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="991"><net_src comp="537" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="128" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="537" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="132" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="537" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="134" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="136" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1021"><net_src comp="138" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1023"><net_src comp="140" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1024"><net_src comp="142" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1029"><net_src comp="999" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="144" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1042"><net_src comp="533" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="509" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1064"><net_src comp="148" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1065"><net_src comp="270" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="326" pin="3"/><net_sink comp="1056" pin=2"/></net>

<net id="1067"><net_src comp="338" pin="3"/><net_sink comp="1056" pin=3"/></net>

<net id="1068"><net_src comp="350" pin="3"/><net_sink comp="1056" pin=4"/></net>

<net id="1069"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=5"/></net>

<net id="1070"><net_src comp="1056" pin="6"/><net_sink comp="362" pin=1"/></net>

<net id="1074"><net_src comp="1071" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1079"><net_src comp="549" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="152" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="549" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="154" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="549" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1095"><net_src comp="549" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1110"><net_src comp="1092" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1114"><net_src comp="1106" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1120"><net_src comp="1092" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="1121" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1129"><net_src comp="387" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="307" pin="7"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="307" pin="3"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="1131" pin="2"/><net_sink comp="307" pin=4"/></net>

<net id="1141"><net_src comp="571" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1147"><net_src comp="54" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="571" pin="4"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="56" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1153"><net_src comp="1142" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1138" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="593" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1168"><net_src comp="1154" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1160" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="560" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="164" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="560" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="166" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="571" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="48" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="582" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="168" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1199"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="56" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="593" pin="4"/><net_sink comp="1194" pin=2"/></net>

<net id="1207"><net_src comp="1188" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1182" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="571" pin="4"/><net_sink comp="1202" pin=2"/></net>

<net id="1213"><net_src comp="1182" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1219"><net_src comp="54" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="1182" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1221"><net_src comp="56" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1225"><net_src comp="1214" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1210" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1237"><net_src comp="1188" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="1154" pin="2"/><net_sink comp="1232" pin=2"/></net>

<net id="1244"><net_src comp="1188" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="170" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="604" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="152" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1246" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1240" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1194" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="76" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="1252" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1188" pin="2"/><net_sink comp="1264" pin=1"/></net>

<net id="1275"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="150" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="604" pin="4"/><net_sink comp="1270" pin=2"/></net>

<net id="1281"><net_src comp="1258" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="1252" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1258" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="1194" pin="3"/><net_sink comp="1282" pin=2"/></net>

<net id="1294"><net_src comp="1232" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1278" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1301"><net_src comp="1188" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="1226" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1303"><net_src comp="1164" pin="2"/><net_sink comp="1296" pin=2"/></net>

<net id="1309"><net_src comp="1252" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1290" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="1296" pin="3"/><net_sink comp="1304" pin=2"/></net>

<net id="1316"><net_src comp="1270" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="154" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="582" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="172" pin="0"/><net_sink comp="1318" pin=1"/></net>

<net id="1329"><net_src comp="1188" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="172" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="1318" pin="2"/><net_sink comp="1324" pin=2"/></net>

<net id="1340"><net_src comp="54" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1341"><net_src comp="56" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1345"><net_src comp="1335" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="1342" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1332" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1359"><net_src comp="1346" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1352" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1366"><net_src comp="174" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="56" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1376"><net_src comp="1361" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1369" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1389"><net_src comp="184" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="186" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1394"><net_src comp="1383" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1400"><net_src comp="615" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="152" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1406"><net_src comp="615" pin="4"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="154" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1411"><net_src comp="615" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1418"><net_src comp="190" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="192" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1420"><net_src comp="611" pin="1"/><net_sink comp="1413" pin=2"/></net>

<net id="1421"><net_src comp="1413" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="1427"><net_src comp="190" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="194" pin="0"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="611" pin="1"/><net_sink comp="1422" pin=2"/></net>

<net id="1430"><net_src comp="1422" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="1435"><net_src comp="425" pin="7"/><net_sink comp="1431" pin=1"/></net>

<net id="1440"><net_src comp="1431" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="425" pin="3"/><net_sink comp="1436" pin=1"/></net>

<net id="1442"><net_src comp="1436" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="1447"><net_src comp="627" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="46" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1453"><net_src comp="627" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="48" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1461"><net_src comp="196" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="627" pin="4"/><net_sink comp="1455" pin=1"/></net>

<net id="1463"><net_src comp="96" pin="0"/><net_sink comp="1455" pin=2"/></net>

<net id="1464"><net_src comp="198" pin="0"/><net_sink comp="1455" pin=3"/></net>

<net id="1468"><net_src comp="1455" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1473"><net_src comp="623" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1479"><net_src comp="200" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="1470" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="186" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1486"><net_src comp="1474" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="202" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1491"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1496"><net_src comp="479" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="1488" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="1501"><net_src comp="1492" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1506"><net_src comp="1474" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="204" pin="0"/><net_sink comp="1502" pin=1"/></net>

<net id="1511"><net_src comp="1502" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1516"><net_src comp="479" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="1508" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1521"><net_src comp="1512" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1527"><net_src comp="206" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="1498" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="1518" pin="1"/><net_sink comp="1522" pin=2"/></net>

<net id="1530"><net_src comp="1522" pin="3"/><net_sink comp="779" pin=7"/></net>

<net id="1534"><net_src comp="258" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="635" pin=7"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="680" pin=7"/></net>

<net id="1540"><net_src comp="800" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1544"><net_src comp="806" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1549"><net_src comp="838" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1554"><net_src comp="854" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1559"><net_src comp="860" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1564"><net_src comp="866" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1569"><net_src comp="872" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1577"><net_src comp="886" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1582"><net_src comp="896" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1587"><net_src comp="901" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="909" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1597"><net_src comp="264" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1602"><net_src comp="276" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1607"><net_src comp="929" pin="4"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="1612"><net_src comp="270" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="965" pin=4"/></net>

<net id="1617"><net_src comp="270" pin="7"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="965" pin=3"/></net>

<net id="1622"><net_src comp="287" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1627"><net_src comp="294" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1632"><net_src comp="959" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1637"><net_src comp="987" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1641"><net_src comp="993" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1646"><net_src comp="999" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1651"><net_src comp="1015" pin="4"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1656"><net_src comp="313" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1661"><net_src comp="320" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1666"><net_src comp="332" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1671"><net_src comp="344" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1676"><net_src comp="1043" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1684"><net_src comp="1081" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1689"><net_src comp="368" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1694"><net_src comp="374" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1699"><net_src comp="1116" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1704"><net_src comp="380" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1709"><net_src comp="1170" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="1176" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1718"><net_src comp="1202" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1720"><net_src comp="1715" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1721"><net_src comp="1715" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1725"><net_src comp="1270" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="1383" pin=3"/></net>

<net id="1731"><net_src comp="1282" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1733"><net_src comp="1728" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1737"><net_src comp="1304" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1742"><net_src comp="1312" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1747"><net_src comp="1324" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1752"><net_src comp="406" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1760"><net_src comp="1402" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1765"><net_src comp="1408" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1770"><net_src comp="432" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1775"><net_src comp="440" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1780"><net_src comp="447" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1785"><net_src comp="425" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1793"><net_src comp="1449" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="1798"><net_src comp="472" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1803"><net_src comp="1522" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="779" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sig_0_proofs_seed1 | {42 43 }
	Port: sig_0_proofs_seed2 | {42 43 }
	Port: sig_0_proofs_inputS | {42 43 }
	Port: sig_0_proofs_commun | {42 43 }
	Port: sig_0_proofs_view3C | {42 43 }
	Port: sig_0_challengeBits | {37 40 }
	Port: sig_0_salt | {1 2 }
	Port: viewOutputs | {35 }
 - Input state : 
	Port: sign_picnic1 : privateKey | {1 2 24 25 }
	Port: sign_picnic1 : pubKey | {1 2 }
	Port: sign_picnic1 : plaintext | {1 2 24 26 37 40 }
	Port: sign_picnic1 : message | {1 2 37 40 }
	Port: sign_picnic1 : messageByteLength | {1 }
	Port: sign_picnic1 : sig_0_challengeBits | {37 40 41 42 }
	Port: sign_picnic1 : sig_0_salt | {4 5 23 37 40 }
	Port: sign_picnic1 : KeccakRhoOffsets | {1 2 4 5 23 27 28 29 30 31 32 37 40 }
	Port: sign_picnic1 : KeccakRoundConstants | {1 2 4 5 23 27 28 29 30 31 32 37 40 }
	Port: sign_picnic1 : temp_matrix | {24 26 }
	Port: sign_picnic1 : temp_matrix2 | {24 26 }
	Port: sign_picnic1 : temp_matrix3 | {24 26 }
	Port: sign_picnic1 : viewOutputs | {37 38 39 40 }
  - Chain level:
	State 1
		call_ln1748 : 1
	State 2
	State 3
		icmp_ln1761 : 1
		k : 1
		br_ln1761 : 2
		zext_ln1772_4 : 1
		tmp_5 : 1
		zext_ln1772_5 : 2
		zext_ln1772_6 : 2
		sub_ln1772 : 3
		sext_ln1772 : 4
		tmp_6 : 1
		zext_ln1786_1 : 2
		sub_ln1786 : 3
		add_ln1786 : 4
		add_ln1786_1 : 4
	State 4
		add_ln1763 : 1
		tmp_7 : 1
		j_3 : 1
		br_ln1763 : 2
		zext_ln1772_7 : 1
		add_ln1772 : 2
		call_ln1764 : 1
	State 5
	State 6
		tmp_11 : 1
		br_ln1771 : 2
		trunc_ln1771 : 1
		zext_ln1772 : 1
		tmp_0_addr : 2
		tmp_0_load : 3
		or_ln1772 : 2
		zext_ln1772_1 : 2
		tmp_0_addr_1 : 3
		tmp_0_load_1 : 4
		trunc_ln1 : 1
	State 7
		tmp_0_addr_2 : 1
		tmp_0_load_2 : 2
		tmp_0_addr_3 : 1
		tmp_0_load_3 : 2
	State 8
		or_ln1772_5 : 1
		sext_ln1772_1 : 1
		views_inputShare_add : 2
		store_ln1772 : 3
		empty_32 : 1
	State 9
	State 10
		icmp_ln1774 : 1
		loop_4 : 1
		br_ln1774 : 2
		add_ln1775 : 1
		zext_ln1775_2 : 2
		mul_ln1775 : 3
		tmp_15 : 4
		urem_ln1775 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln1775 : 1
		tmp_0_addr_4 : 2
		tmp_0_load_4 : 3
		tmp_1_addr : 2
		tmp_1_load : 3
		tmp_2_addr : 2
		tmp_2_load : 3
		tmp_3_addr : 2
		tmp_3_load : 3
		add_ln1775_1 : 1
	State 21
		zext_ln1775_1 : 1
		tmp_4 : 2
		tape_tape_addr : 1
		store_ln1775 : 3
		empty_34 : 1
	State 22
	State 23
	State 24
		icmp_ln1785 : 1
		j : 1
		br_ln1785 : 2
		zext_ln1786 : 1
		zext_ln1786_2 : 1
		add_ln1786_2 : 2
		sext_ln1786 : 3
		views_inputShare_add_1 : 4
		add_ln1786_3 : 2
		sext_ln1786_1 : 3
		views_inputShare_add_2 : 4
		add_ln1786_4 : 2
		privateKey_addr : 2
		privateKey_load : 3
		views_inputShare_loa : 5
		views_inputShare_loa_1 : 5
	State 25
		views_inputShare_add_3 : 1
		xor_ln1786 : 1
		xor_ln1786_1 : 1
		store_ln1786 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		zext_ln1808 : 1
		shl_ln : 1
		zext_ln1811 : 2
		sub_ln1811 : 3
		zext_ln1809 : 1
		add_ln1811 : 4
		icmp_ln1808 : 1
		add_ln1808 : 1
		br_ln1808 : 2
		i : 1
		icmp_ln1809 : 1
		select_ln1808 : 2
		select_ln1808_1 : 2
		zext_ln1808_1 : 2
		shl_ln1811_mid1 : 2
		zext_ln1811_3 : 3
		sub_ln1811_2 : 4
		select_ln1808_2 : 5
		xor_ln1808 : 2
		icmp_ln1810 : 1
		and_ln1808 : 2
		j_6 : 3
		or_ln1809 : 2
		select_ln1809 : 2
		zext_ln1809_1 : 4
		select_ln1809_1 : 2
		add_ln1811_2 : 6
		select_ln1808_3 : 5
		select_ln1809_2 : 7
		loop_3 : 3
		add_ln1809_1 : 1
		select_ln1809_3 : 2
	State 34
		zext_ln1811_2 : 1
		sub_ln1811_1 : 2
		add_ln1811_1 : 3
		tmp_12_cast : 4
		add_ln1811_3 : 5
		zext_ln1811_6 : 6
		views_outputShare_ad : 7
		views_outputShare_lo : 8
	State 35
		sext_ln1811 : 1
		viewOutputs_addr_3 : 2
		store_ln1811 : 3
		empty_37 : 1
	State 36
	State 37
		icmp_ln1816 : 1
		j_5 : 1
		br_ln1816 : 2
		zext_ln1817 : 1
		viewOutputs_addr : 2
		viewOutputs_load : 3
	State 38
		viewOutputs_addr_1 : 1
		viewOutputs_addr_2 : 1
		viewOutputs_load_1 : 2
		viewOutputs_load_2 : 2
	State 39
		xor_ln1817 : 1
		xor_ln1817_1 : 1
		store_ln1817 : 1
	State 40
	State 41
		icmp_ln1826 : 1
		i_1 : 1
		br_ln1826 : 2
		trunc_ln2 : 1
		zext_ln54 : 2
		sig_0_challengeBits_1 : 3
		sig_0_challengeBits_2 : 4
	State 42
		bitNumber_assign : 1
		xor_ln54 : 2
		zext_ln54_1 : 2
		lshr_ln54 : 3
		trunc_ln386_1 : 4
		xor_ln54_1 : 2
		zext_ln54_2 : 2
		lshr_ln54_1 : 3
		trunc_ln54 : 4
		or_ln : 5
		call_ln1830 : 6
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_computeSeeds_2_fu_635    |    64   |    0    | 278.287 |  13654  |  17895  |    0    |
|          |    grp_createRandomTape_fu_657   |    45   |    2    | 193.724 |  11421  |  14032  |    0    |
|          |          grp_H3_2_fu_680         |    64   |    0    |  170.59 |   9819  |  12733  |    0    |
|   call   |   grp_createRandomTape_1_fu_701  |    45   |    0    | 183.048 |   9468  |  12959  |    0    |
|          |        grp_Commit_2_fu_717       |    51   |    1    | 144.492 |   8014  |  10707  |    0    |
|          |      grp_mpc_LowMC_2_fu_760      |    4    |    1    | 100.255 |   1802  |   6351  |    0    |
|          |        grp_prove_25_fu_779       |    0    |    1    | 16.9407 |   449   |   1002  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |             k_fu_806             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln1786_fu_860        |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        add_ln1786_1_fu_866       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |         add_ln1763_fu_872        |    0    |    0    |    0    |    0    |    16   |    0    |
|          |            j_3_fu_886            |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln1772_fu_896        |    0    |    0    |    0    |    0    |    18   |    0    |
|          |            loop_fu_959           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           loop_4_fu_993          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln1775_fu_999        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln1775_1_fu_1043       |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             j_fu_1081            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln1786_2_fu_1096       |    0    |    0    |    0    |    0    |    20   |    0    |
|    add   |       add_ln1786_3_fu_1106       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln1786_4_fu_1116       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        add_ln1811_fu_1164        |    0    |    0    |    0    |    0    |    18   |    0    |
|          |        add_ln1808_fu_1176        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |             i_fu_1182            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            j_6_fu_1258           |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln1811_2_fu_1290       |    0    |    0    |    0    |    0    |    18   |    0    |
|          |          loop_3_fu_1312          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln1809_1_fu_1318       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln1811_1_fu_1355       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       add_ln1811_3_fu_1372       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |            j_5_fu_1402           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            i_1_fu_1449           |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   urem   |            grp_fu_1025           |    0    |    0    |    0    |   163   |   103   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln1786_fu_1125        |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       xor_ln1786_1_fu_1131       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |        xor_ln1808_fu_1240        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln1817_fu_1431        |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       xor_ln1817_1_fu_1436       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         xor_ln54_fu_1482         |    0    |    0    |    0    |    0    |    3    |    0    |
|          |        xor_ln54_1_fu_1502        |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln1761_fu_800        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln1774_fu_987        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln1785_fu_1075       |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |        icmp_ln1808_fu_1170       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln1809_fu_1188       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln1810_fu_1246       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln1816_fu_1396       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln1826_fu_1443       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         sub_ln1772_fu_832        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |         sub_ln1786_fu_854        |    0    |    0    |    0    |    0    |    19   |    0    |
|    sub   |        sub_ln1811_fu_1154        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       sub_ln1811_2_fu_1226       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       sub_ln1811_1_fu_1346       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       select_ln1808_fu_1194      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      select_ln1808_1_fu_1202     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      select_ln1808_2_fu_1232     |    0    |    0    |    0    |    0    |    11   |    0    |
|  select  |       select_ln1809_fu_1270      |    0    |    0    |    0    |    0    |    3    |    0    |
|          |      select_ln1809_1_fu_1282     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      select_ln1808_3_fu_1296     |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      select_ln1809_2_fu_1304     |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      select_ln1809_3_fu_1324     |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |        mul_ln1775_fu_1009        |    0    |    0    |    0    |    0    |    50   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |         lshr_ln54_fu_1492        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        lshr_ln54_1_fu_1512       |    0    |    0    |    0    |    0    |    19   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |           tmp_4_fu_1056          |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln1772_fu_918         |    0    |    0    |    0    |    0    |    0    |    0    |
|    or    |        or_ln1772_1_fu_939        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln1772_2_fu_949        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln1809_fu_1264        |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |        and_ln1808_fu_1252        |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   | messageByteLength_re_read_fu_258 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln1772_4_fu_812       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_5_fu_824       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_6_fu_828       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1786_1_fu_850       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_7_fu_892       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1772_fu_913        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_1_fu_924       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_2_fu_944       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1772_3_fu_954       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1775_2_fu_1005      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1775_fu_1031       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1775_3_fu_1039      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1775_1_fu_1052      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1775_4_fu_1071      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1786_fu_1087       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1786_2_fu_1092      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1808_fu_1138       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1811_fu_1150       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1809_fu_1160       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1808_1_fu_1210      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_3_fu_1222      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1809_1_fu_1278      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_1_fu_1332      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_2_fu_1342      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_4_fu_1352      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_5_fu_1369      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1811_6_fu_1378      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1817_fu_1408       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln54_fu_1465        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln54_1_fu_1488       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln54_2_fu_1508       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |           tmp_5_fu_816           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_842           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln1772_5_fu_965        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_12_fu_976          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln_fu_1142          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      shl_ln1811_mid1_fu_1214     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_8_fu_1335          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_12_cast_fu_1361       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_1383          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_1413          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_1422          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     bitNumber_assign_fu_1474     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           or_ln_fu_1522          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1772_fu_838        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1772_1_fu_982       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1775_fu_1049       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln1786_fu_1101       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1786_1_fu_1111      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1786_2_fu_1121      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1811_fu_1391       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|           tmp_7_fu_878           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_11_fu_901          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln1771_fu_909       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln386_fu_1470       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln386_1_fu_1498      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln54_fu_1518        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         trunc_ln1_fu_929         |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_15_fu_1015          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln2_fu_1455        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |   273   |    5    | 1087.34 |  54790  |  76642  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|      as_hashes     |   16   |    0   |    0   |    0   |
|       output       |    1   |    0   |    0   |    0   |
|     seeds_seed     |    8   |    0   |    0   |    0   |
|     slab_assign    |    2   |    0   |    0   |    0   |
|      tape_tape     |    1   |    0   |    0   |    0   |
|        tmp_0       |    0   |   16   |    5   |    0   |
|        tmp_1       |    0   |   16   |    5   |    0   |
|        tmp_2       |    0   |   16   |    5   |    0   |
|        tmp_3       |    0   |   16   |    5   |    0   |
|views_communicatedBi|   32   |    0   |    0   |    0   |
|  views_inputShare  |    8   |    0   |    0   |    0   |
|  views_outputShare |    8   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   76   |   64   |   20   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln1763_reg_1566      |    9   |
|      add_ln1772_reg_1579      |   12   |
|     add_ln1775_1_reg_1673     |    9   |
|      add_ln1775_reg_1643      |    7   |
|     add_ln1786_1_reg_1561     |   13   |
|     add_ln1786_4_reg_1696     |   13   |
|      add_ln1786_reg_1556      |   13   |
|      add_ln1808_reg_1710      |   12   |
|          i_0_reg_567          |    8   |
|          i_1_reg_1790         |    8   |
|      icmp_ln1761_reg_1537     |    1   |
|      icmp_ln1774_reg_1634     |    1   |
|      icmp_ln1808_reg_1706     |    1   |
|    indvar_flatten19_reg_556   |   12   |
|     indvar_flatten_reg_578    |    5   |
|          j1_0_reg_589         |    2   |
|          j_0_reg_497          |    2   |
|          j_1_reg_545          |    3   |
|          j_2_reg_611          |    3   |
|          j_3_reg_1574         |    2   |
|          j_5_reg_1757         |    3   |
|           j_reg_1681          |    3   |
|          k_0_reg_485          |    8   |
|           k_reg_1541          |    8   |
|         loop_0_reg_521        |    5   |
|         loop_1_reg_533        |    7   |
|         loop_2_reg_600        |    3   |
|        loop_3_reg_1739        |    3   |
|        loop_4_reg_1638        |    7   |
|         loop_reg_1629         |    5   |
| messageByteLength_re_reg_1531 |   64   |
|         or_ln_reg_1800        |    2   |
|        phi_mul_reg_509        |    9   |
|    privateKey_addr_reg_1701   |    3   |
|      round_assign_reg_623     |    8   |
|    select_ln1808_1_reg_1715   |    8   |
|    select_ln1809_1_reg_1728   |    2   |
|    select_ln1809_2_reg_1734   |   11   |
|    select_ln1809_3_reg_1744   |    5   |
|     select_ln1809_reg_1722    |    3   |
|      sext_ln1772_reg_1546     |   12   |
| sig_0_challengeBits_1_reg_1795|    6   |
|      sub_ln1786_reg_1551      |   13   |
|     tmp_0_addr_1_reg_1599     |    6   |
|     tmp_0_addr_2_reg_1619     |    6   |
|     tmp_0_addr_3_reg_1624     |    6   |
|     tmp_0_addr_4_reg_1653     |    6   |
|      tmp_0_addr_reg_1594      |    6   |
|     tmp_0_load_1_reg_1614     |    8   |
|      tmp_0_load_reg_1609      |    8   |
|        tmp_11_reg_1584        |    1   |
|        tmp_15_reg_1648        |    3   |
|      tmp_1_addr_reg_1658      |    6   |
|      tmp_2_addr_reg_1663      |    6   |
|      tmp_3_addr_reg_1668      |    6   |
|     trunc_ln1771_reg_1588     |    4   |
|       trunc_ln1_reg_1604      |    2   |
|  viewOutputs_addr_1_reg_1772  |   14   |
|  viewOutputs_addr_2_reg_1777  |   14   |
|   viewOutputs_addr_reg_1767   |   14   |
|   viewOutputs_load_reg_1782   |   32   |
|views_inputShare_add_1_reg_1686|   12   |
|views_inputShare_add_2_reg_1691|   12   |
| views_outputShare_ad_reg_1749 |   12   |
|      zext_ln1817_reg_1762     |   64   |
+-------------------------------+--------+
|             Total             |   582  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_270     |  p0  |   6  |   6  |   36   ||    33   |
|     grp_access_fu_270     |  p2  |   4  |   0  |    0   ||    21   |
|     grp_access_fu_307     |  p0  |   3  |  12  |   36   ||    15   |
|     grp_access_fu_307     |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_326     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_338     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_350     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_387     |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_412     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_425     |  p0  |   5  |  14  |   70   ||    27   |
|     grp_access_fu_425     |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_479     |  p0  |   2  |   6  |   12   ||    9    |
|        k_0_reg_485        |  p0  |   2  |   8  |   16   ||    9    |
|        j_0_reg_497        |  p0  |   2  |   2  |    4   ||    9    |
|      phi_mul_reg_509      |  p0  |   2  |   9  |   18   ||    9    |
|       loop_0_reg_521      |  p0  |   2  |   5  |   10   ||    9    |
|       loop_1_reg_533      |  p0  |   2  |   7  |   14   ||    9    |
|        j_2_reg_611        |  p0  |   2  |   3  |    6   ||    9    |
|    round_assign_reg_623   |  p0  |   2  |   8  |   16   ||    9    |
| grp_computeSeeds_2_fu_635 |  p7  |   2  |  64  |   128  ||    9    |
|    grp_Commit_2_fu_717    |  p3  |   3  |   3  |    9   |
|    grp_Commit_2_fu_717    |  p6  |   3  |   3  |    9   |
|    grp_Commit_2_fu_717    |  p9  |   3  |   3  |    9   |
|    grp_Commit_2_fu_717    |  p12 |   3  |   3  |    9   |
|    grp_Commit_2_fu_717    |  p15 |   3  |   3  |    9   |
|    grp_prove_25_fu_779    |  p7  |   2  |   2  |    4   ||    9    |
|        grp_fu_1025        |  p0  |   2  |   7  |   14   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   495  ||  38.078 ||   264   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   273  |    5   |  1087  |  54790 |  76642 |    0   |
|   Memory  |   76   |    -   |    -   |   64   |   20   |    0   |
|Multiplexer|    -   |    -   |   38   |    -   |   264  |    -   |
|  Register |    -   |    -   |    -   |   582  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   349  |    5   |  1125  |  55436 |  76926 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
