A boilerplate for HDL projects. Meant to be used with VSCode, make, and Python, with a few recommended VSCode plugins. Currently only supports the Xilinx binaries xvlog, xelab, and xsim. Emphasis on SystemVerilog.

# Getting Started
1. Pull down the repo
2. Edit scripts/serup/project_settings.json
2. From the root of the project execute: `python scripts/setup/setup.py`
