[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~test|test>io_output_o_bbb",
    "sources":[
      "~test|test>io_input_i_bbb"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~test|test>io_output_o_aaa",
    "sources":[
      "~test|test>io_input_i_aaa"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]