// Seed: 2011355910
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2
);
  always @(posedge 1 <= 1 or id_1) begin
    id_4 <= ~id_4;
  end
  assign id_5 = id_0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  always_latch @(posedge 1) begin
    disable id_10;
  end
  initial
    forever begin
      id_4 = 1'b0;
    end
  wire id_11;
  module_0(
      id_6, id_5, id_1
  );
endmodule
