<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="476" />
   <clocksource preferredWidth="476" />
   <frequency preferredWidth="460" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Bridges/DMA,Library,Library/Bridges,Project,Library/Bridges/Memory-Mapped,Library/Bridges/Streaming" />
 <window width="1726" height="928" x="2163" y="106" />
 <hdlexample language="VERILOG" />
</preferences>
