#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563c9e8acd10 .scope module, "tb" "tb" 2 5;
 .timescale -9 -10;
v0x563c9e8e3f60_0 .var "clk", 0 0;
v0x563c9e8e4040_0 .net "cout", 0 0, L_0x563c9e8e8680;  1 drivers
v0x563c9e8e4150_0 .var/i "i", 31 0;
v0x563c9e8e41f0_0 .var "i0", 7 0;
v0x563c9e8e42b0_0 .var "i1", 7 0;
v0x563c9e8e43a0_0 .net "o", 7 0, L_0x563c9e8e8c20;  1 drivers
v0x563c9e8e4470_0 .var "reset", 0 0;
v0x563c9e8e4510 .array "test_vecs", 7 0, 31 0;
S_0x563c9e8bea20 .scope module, "RCA_0" "RippleCarryAdder" 2 28, 3 5 0, S_0x563c9e8acd10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 8 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
v0x563c9e8e3ab0_0 .net "a", 7 0, v0x563c9e8e41f0_0;  1 drivers
v0x563c9e8e3bb0_0 .net "b", 7 0, v0x563c9e8e42b0_0;  1 drivers
v0x563c9e8e3c90_0 .net "c", 6 0, L_0x563c9e8e7da0;  1 drivers
v0x563c9e8e3d50_0 .net "c_out", 0 0, L_0x563c9e8e8680;  alias, 1 drivers
v0x563c9e8e3e20_0 .net "sum", 7 0, L_0x563c9e8e8c20;  alias, 1 drivers
L_0x563c9e8e4750 .part v0x563c9e8e41f0_0, 0, 1;
L_0x563c9e8e4840 .part v0x563c9e8e42b0_0, 0, 1;
L_0x563c9e8e4da0 .part v0x563c9e8e41f0_0, 1, 1;
L_0x563c9e8e4ed0 .part v0x563c9e8e42b0_0, 1, 1;
L_0x563c9e8e5030 .part L_0x563c9e8e7da0, 0, 1;
L_0x563c9e8e56d0 .part v0x563c9e8e41f0_0, 2, 1;
L_0x563c9e8e58d0 .part v0x563c9e8e42b0_0, 2, 1;
L_0x563c9e8e5a90 .part L_0x563c9e8e7da0, 1, 1;
L_0x563c9e8e60d0 .part v0x563c9e8e41f0_0, 3, 1;
L_0x563c9e8e6200 .part v0x563c9e8e42b0_0, 3, 1;
L_0x563c9e8e6390 .part L_0x563c9e8e7da0, 2, 1;
L_0x563c9e8e6980 .part v0x563c9e8e41f0_0, 4, 1;
L_0x563c9e8e6b20 .part v0x563c9e8e42b0_0, 4, 1;
L_0x563c9e8e6c50 .part L_0x563c9e8e7da0, 3, 1;
L_0x563c9e8e7310 .part v0x563c9e8e41f0_0, 5, 1;
L_0x563c9e8e7440 .part v0x563c9e8e42b0_0, 5, 1;
L_0x563c9e8e7600 .part L_0x563c9e8e7da0, 4, 1;
L_0x563c9e8e7c70 .part v0x563c9e8e41f0_0, 6, 1;
L_0x563c9e8e7e40 .part v0x563c9e8e42b0_0, 6, 1;
L_0x563c9e8e7ee0 .part L_0x563c9e8e7da0, 5, 1;
LS_0x563c9e8e7da0_0_0 .concat8 [ 1 1 1 1], L_0x563c9e8b2fb0, L_0x563c9e8e4c90, L_0x563c9e8e55c0, L_0x563c9e8e5fc0;
LS_0x563c9e8e7da0_0_4 .concat8 [ 1 1 1 0], L_0x563c9e8e6870, L_0x563c9e8e7200, L_0x563c9e8e7b60;
L_0x563c9e8e7da0 .concat8 [ 4 3 0 0], LS_0x563c9e8e7da0_0_0, LS_0x563c9e8e7da0_0_4;
L_0x563c9e8e8790 .part v0x563c9e8e41f0_0, 7, 1;
L_0x563c9e8e88f0 .part v0x563c9e8e42b0_0, 7, 1;
L_0x563c9e8e8a20 .part L_0x563c9e8e7da0, 6, 1;
LS_0x563c9e8e8c20_0_0 .concat8 [ 1 1 1 1], L_0x563c9e8b0060, L_0x563c9e8b8e50, L_0x563c9e8e51d0, L_0x563c9e8e5c80;
LS_0x563c9e8e8c20_0_4 .concat8 [ 1 1 1 1], L_0x563c9e8e6530, L_0x563c9e8e6e90, L_0x563c9e8e77a0, L_0x563c9e8e8230;
L_0x563c9e8e8c20 .concat8 [ 4 4 0 0], LS_0x563c9e8e8c20_0_0, LS_0x563c9e8e8c20_0_4;
S_0x563c9e8be630 .scope module, "rca0" "half_adder" 3 12, 4 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x563c9e8b0060 .functor XOR 1, L_0x563c9e8e4750, L_0x563c9e8e4840, C4<0>, C4<0>;
L_0x563c9e8b2fb0 .functor AND 1, L_0x563c9e8e4750, L_0x563c9e8e4840, C4<1>, C4<1>;
v0x563c9e8bc3d0_0 .net "a", 0 0, L_0x563c9e8e4750;  1 drivers
v0x563c9e8b9480_0 .net "b", 0 0, L_0x563c9e8e4840;  1 drivers
v0x563c9e8b6530_0 .net "c_out", 0 0, L_0x563c9e8b2fb0;  1 drivers
v0x563c9e8b35e0_0 .net "s", 0 0, L_0x563c9e8b0060;  1 drivers
S_0x563c9e8deab0 .scope module, "rca1" "full_adder" 3 13, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8b5f00 .functor XOR 1, L_0x563c9e8e4da0, L_0x563c9e8e4ed0, C4<0>, C4<0>;
L_0x563c9e8b8e50 .functor XOR 1, L_0x563c9e8b5f00, L_0x563c9e8e5030, C4<0>, C4<0>;
L_0x563c9e8aa7a0 .functor AND 1, L_0x563c9e8e4da0, L_0x563c9e8e4ed0, C4<1>, C4<1>;
L_0x563c9e8bbda0 .functor AND 1, L_0x563c9e8e4ed0, L_0x563c9e8e5030, C4<1>, C4<1>;
L_0x563c9e8e4ad0 .functor OR 1, L_0x563c9e8aa7a0, L_0x563c9e8bbda0, C4<0>, C4<0>;
L_0x563c9e8e4be0 .functor AND 1, L_0x563c9e8e4da0, L_0x563c9e8e5030, C4<1>, C4<1>;
L_0x563c9e8e4c90 .functor OR 1, L_0x563c9e8e4ad0, L_0x563c9e8e4be0, C4<0>, C4<0>;
v0x563c9e8b0690_0 .net *"_s0", 0 0, L_0x563c9e8b5f00;  1 drivers
v0x563c9e8ad740_0 .net *"_s10", 0 0, L_0x563c9e8e4be0;  1 drivers
v0x563c9e8aa960_0 .net *"_s4", 0 0, L_0x563c9e8aa7a0;  1 drivers
v0x563c9e8dedc0_0 .net *"_s6", 0 0, L_0x563c9e8bbda0;  1 drivers
v0x563c9e8deea0_0 .net *"_s8", 0 0, L_0x563c9e8e4ad0;  1 drivers
v0x563c9e8defd0_0 .net "a", 0 0, L_0x563c9e8e4da0;  1 drivers
v0x563c9e8df090_0 .net "b", 0 0, L_0x563c9e8e4ed0;  1 drivers
v0x563c9e8df150_0 .net "c_in", 0 0, L_0x563c9e8e5030;  1 drivers
v0x563c9e8df210_0 .net "c_out", 0 0, L_0x563c9e8e4c90;  1 drivers
v0x563c9e8df2d0_0 .net "s", 0 0, L_0x563c9e8b8e50;  1 drivers
S_0x563c9e8df430 .scope module, "rca2" "full_adder" 3 14, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e5160 .functor XOR 1, L_0x563c9e8e56d0, L_0x563c9e8e58d0, C4<0>, C4<0>;
L_0x563c9e8e51d0 .functor XOR 1, L_0x563c9e8e5160, L_0x563c9e8e5a90, C4<0>, C4<0>;
L_0x563c9e8e5270 .functor AND 1, L_0x563c9e8e56d0, L_0x563c9e8e58d0, C4<1>, C4<1>;
L_0x563c9e8e5310 .functor AND 1, L_0x563c9e8e58d0, L_0x563c9e8e5a90, C4<1>, C4<1>;
L_0x563c9e8e5400 .functor OR 1, L_0x563c9e8e5270, L_0x563c9e8e5310, C4<0>, C4<0>;
L_0x563c9e8e5510 .functor AND 1, L_0x563c9e8e56d0, L_0x563c9e8e5a90, C4<1>, C4<1>;
L_0x563c9e8e55c0 .functor OR 1, L_0x563c9e8e5400, L_0x563c9e8e5510, C4<0>, C4<0>;
v0x563c9e8df660_0 .net *"_s0", 0 0, L_0x563c9e8e5160;  1 drivers
v0x563c9e8df740_0 .net *"_s10", 0 0, L_0x563c9e8e5510;  1 drivers
v0x563c9e8df820_0 .net *"_s4", 0 0, L_0x563c9e8e5270;  1 drivers
v0x563c9e8df910_0 .net *"_s6", 0 0, L_0x563c9e8e5310;  1 drivers
v0x563c9e8df9f0_0 .net *"_s8", 0 0, L_0x563c9e8e5400;  1 drivers
v0x563c9e8dfb20_0 .net "a", 0 0, L_0x563c9e8e56d0;  1 drivers
v0x563c9e8dfbe0_0 .net "b", 0 0, L_0x563c9e8e58d0;  1 drivers
v0x563c9e8dfca0_0 .net "c_in", 0 0, L_0x563c9e8e5a90;  1 drivers
v0x563c9e8dfd60_0 .net "c_out", 0 0, L_0x563c9e8e55c0;  1 drivers
v0x563c9e8dfe20_0 .net "s", 0 0, L_0x563c9e8e51d0;  1 drivers
S_0x563c9e8dff80 .scope module, "rca3" "full_adder" 3 15, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e5c10 .functor XOR 1, L_0x563c9e8e60d0, L_0x563c9e8e6200, C4<0>, C4<0>;
L_0x563c9e8e5c80 .functor XOR 1, L_0x563c9e8e5c10, L_0x563c9e8e6390, C4<0>, C4<0>;
L_0x563c9e8e5cf0 .functor AND 1, L_0x563c9e8e60d0, L_0x563c9e8e6200, C4<1>, C4<1>;
L_0x563c9e8e5d60 .functor AND 1, L_0x563c9e8e6200, L_0x563c9e8e6390, C4<1>, C4<1>;
L_0x563c9e8e5e00 .functor OR 1, L_0x563c9e8e5cf0, L_0x563c9e8e5d60, C4<0>, C4<0>;
L_0x563c9e8e5f10 .functor AND 1, L_0x563c9e8e60d0, L_0x563c9e8e6390, C4<1>, C4<1>;
L_0x563c9e8e5fc0 .functor OR 1, L_0x563c9e8e5e00, L_0x563c9e8e5f10, C4<0>, C4<0>;
v0x563c9e8e0180_0 .net *"_s0", 0 0, L_0x563c9e8e5c10;  1 drivers
v0x563c9e8e0280_0 .net *"_s10", 0 0, L_0x563c9e8e5f10;  1 drivers
v0x563c9e8e0360_0 .net *"_s4", 0 0, L_0x563c9e8e5cf0;  1 drivers
v0x563c9e8e0450_0 .net *"_s6", 0 0, L_0x563c9e8e5d60;  1 drivers
v0x563c9e8e0530_0 .net *"_s8", 0 0, L_0x563c9e8e5e00;  1 drivers
v0x563c9e8e0660_0 .net "a", 0 0, L_0x563c9e8e60d0;  1 drivers
v0x563c9e8e0720_0 .net "b", 0 0, L_0x563c9e8e6200;  1 drivers
v0x563c9e8e07e0_0 .net "c_in", 0 0, L_0x563c9e8e6390;  1 drivers
v0x563c9e8e08a0_0 .net "c_out", 0 0, L_0x563c9e8e5fc0;  1 drivers
v0x563c9e8e09f0_0 .net "s", 0 0, L_0x563c9e8e5c80;  1 drivers
S_0x563c9e8e0b50 .scope module, "rca4" "full_adder" 3 16, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e64c0 .functor XOR 1, L_0x563c9e8e6980, L_0x563c9e8e6b20, C4<0>, C4<0>;
L_0x563c9e8e6530 .functor XOR 1, L_0x563c9e8e64c0, L_0x563c9e8e6c50, C4<0>, C4<0>;
L_0x563c9e8e65a0 .functor AND 1, L_0x563c9e8e6980, L_0x563c9e8e6b20, C4<1>, C4<1>;
L_0x563c9e8e6610 .functor AND 1, L_0x563c9e8e6b20, L_0x563c9e8e6c50, C4<1>, C4<1>;
L_0x563c9e8e66b0 .functor OR 1, L_0x563c9e8e65a0, L_0x563c9e8e6610, C4<0>, C4<0>;
L_0x563c9e8e67c0 .functor AND 1, L_0x563c9e8e6980, L_0x563c9e8e6c50, C4<1>, C4<1>;
L_0x563c9e8e6870 .functor OR 1, L_0x563c9e8e66b0, L_0x563c9e8e67c0, C4<0>, C4<0>;
v0x563c9e8e0da0_0 .net *"_s0", 0 0, L_0x563c9e8e64c0;  1 drivers
v0x563c9e8e0ea0_0 .net *"_s10", 0 0, L_0x563c9e8e67c0;  1 drivers
v0x563c9e8e0f80_0 .net *"_s4", 0 0, L_0x563c9e8e65a0;  1 drivers
v0x563c9e8e1040_0 .net *"_s6", 0 0, L_0x563c9e8e6610;  1 drivers
v0x563c9e8e1120_0 .net *"_s8", 0 0, L_0x563c9e8e66b0;  1 drivers
v0x563c9e8e1250_0 .net "a", 0 0, L_0x563c9e8e6980;  1 drivers
v0x563c9e8e1310_0 .net "b", 0 0, L_0x563c9e8e6b20;  1 drivers
v0x563c9e8e13d0_0 .net "c_in", 0 0, L_0x563c9e8e6c50;  1 drivers
v0x563c9e8e1490_0 .net "c_out", 0 0, L_0x563c9e8e6870;  1 drivers
v0x563c9e8e15e0_0 .net "s", 0 0, L_0x563c9e8e6530;  1 drivers
S_0x563c9e8e1740 .scope module, "rca5" "full_adder" 3 17, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e6ab0 .functor XOR 1, L_0x563c9e8e7310, L_0x563c9e8e7440, C4<0>, C4<0>;
L_0x563c9e8e6e90 .functor XOR 1, L_0x563c9e8e6ab0, L_0x563c9e8e7600, C4<0>, C4<0>;
L_0x563c9e8e6f00 .functor AND 1, L_0x563c9e8e7310, L_0x563c9e8e7440, C4<1>, C4<1>;
L_0x563c9e8e6fa0 .functor AND 1, L_0x563c9e8e7440, L_0x563c9e8e7600, C4<1>, C4<1>;
L_0x563c9e8e7040 .functor OR 1, L_0x563c9e8e6f00, L_0x563c9e8e6fa0, C4<0>, C4<0>;
L_0x563c9e8e7150 .functor AND 1, L_0x563c9e8e7310, L_0x563c9e8e7600, C4<1>, C4<1>;
L_0x563c9e8e7200 .functor OR 1, L_0x563c9e8e7040, L_0x563c9e8e7150, C4<0>, C4<0>;
v0x563c9e8e1940_0 .net *"_s0", 0 0, L_0x563c9e8e6ab0;  1 drivers
v0x563c9e8e1a40_0 .net *"_s10", 0 0, L_0x563c9e8e7150;  1 drivers
v0x563c9e8e1b20_0 .net *"_s4", 0 0, L_0x563c9e8e6f00;  1 drivers
v0x563c9e8e1c10_0 .net *"_s6", 0 0, L_0x563c9e8e6fa0;  1 drivers
v0x563c9e8e1cf0_0 .net *"_s8", 0 0, L_0x563c9e8e7040;  1 drivers
v0x563c9e8e1e20_0 .net "a", 0 0, L_0x563c9e8e7310;  1 drivers
v0x563c9e8e1ee0_0 .net "b", 0 0, L_0x563c9e8e7440;  1 drivers
v0x563c9e8e1fa0_0 .net "c_in", 0 0, L_0x563c9e8e7600;  1 drivers
v0x563c9e8e2060_0 .net "c_out", 0 0, L_0x563c9e8e7200;  1 drivers
v0x563c9e8e21b0_0 .net "s", 0 0, L_0x563c9e8e6e90;  1 drivers
S_0x563c9e8e2310 .scope module, "rca6" "full_adder" 3 18, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e7730 .functor XOR 1, L_0x563c9e8e7c70, L_0x563c9e8e7e40, C4<0>, C4<0>;
L_0x563c9e8e77a0 .functor XOR 1, L_0x563c9e8e7730, L_0x563c9e8e7ee0, C4<0>, C4<0>;
L_0x563c9e8e7810 .functor AND 1, L_0x563c9e8e7c70, L_0x563c9e8e7e40, C4<1>, C4<1>;
L_0x563c9e8e78b0 .functor AND 1, L_0x563c9e8e7e40, L_0x563c9e8e7ee0, C4<1>, C4<1>;
L_0x563c9e8e79a0 .functor OR 1, L_0x563c9e8e7810, L_0x563c9e8e78b0, C4<0>, C4<0>;
L_0x563c9e8e7ab0 .functor AND 1, L_0x563c9e8e7c70, L_0x563c9e8e7ee0, C4<1>, C4<1>;
L_0x563c9e8e7b60 .functor OR 1, L_0x563c9e8e79a0, L_0x563c9e8e7ab0, C4<0>, C4<0>;
v0x563c9e8e2510_0 .net *"_s0", 0 0, L_0x563c9e8e7730;  1 drivers
v0x563c9e8e2610_0 .net *"_s10", 0 0, L_0x563c9e8e7ab0;  1 drivers
v0x563c9e8e26f0_0 .net *"_s4", 0 0, L_0x563c9e8e7810;  1 drivers
v0x563c9e8e27e0_0 .net *"_s6", 0 0, L_0x563c9e8e78b0;  1 drivers
v0x563c9e8e28c0_0 .net *"_s8", 0 0, L_0x563c9e8e79a0;  1 drivers
v0x563c9e8e29f0_0 .net "a", 0 0, L_0x563c9e8e7c70;  1 drivers
v0x563c9e8e2ab0_0 .net "b", 0 0, L_0x563c9e8e7e40;  1 drivers
v0x563c9e8e2b70_0 .net "c_in", 0 0, L_0x563c9e8e7ee0;  1 drivers
v0x563c9e8e2c30_0 .net "c_out", 0 0, L_0x563c9e8e7b60;  1 drivers
v0x563c9e8e2d80_0 .net "s", 0 0, L_0x563c9e8e77a0;  1 drivers
S_0x563c9e8e2ee0 .scope module, "rca7" "full_adder" 3 19, 5 2 0, S_0x563c9e8bea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x563c9e8e81c0 .functor XOR 1, L_0x563c9e8e8790, L_0x563c9e8e88f0, C4<0>, C4<0>;
L_0x563c9e8e8230 .functor XOR 1, L_0x563c9e8e81c0, L_0x563c9e8e8a20, C4<0>, C4<0>;
L_0x563c9e8e82f0 .functor AND 1, L_0x563c9e8e8790, L_0x563c9e8e88f0, C4<1>, C4<1>;
L_0x563c9e8e8400 .functor AND 1, L_0x563c9e8e88f0, L_0x563c9e8e8a20, C4<1>, C4<1>;
L_0x563c9e8e84c0 .functor OR 1, L_0x563c9e8e82f0, L_0x563c9e8e8400, C4<0>, C4<0>;
L_0x563c9e8e85d0 .functor AND 1, L_0x563c9e8e8790, L_0x563c9e8e8a20, C4<1>, C4<1>;
L_0x563c9e8e8680 .functor OR 1, L_0x563c9e8e84c0, L_0x563c9e8e85d0, C4<0>, C4<0>;
v0x563c9e8e30e0_0 .net *"_s0", 0 0, L_0x563c9e8e81c0;  1 drivers
v0x563c9e8e31e0_0 .net *"_s10", 0 0, L_0x563c9e8e85d0;  1 drivers
v0x563c9e8e32c0_0 .net *"_s4", 0 0, L_0x563c9e8e82f0;  1 drivers
v0x563c9e8e33b0_0 .net *"_s6", 0 0, L_0x563c9e8e8400;  1 drivers
v0x563c9e8e3490_0 .net *"_s8", 0 0, L_0x563c9e8e84c0;  1 drivers
v0x563c9e8e35c0_0 .net "a", 0 0, L_0x563c9e8e8790;  1 drivers
v0x563c9e8e3680_0 .net "b", 0 0, L_0x563c9e8e88f0;  1 drivers
v0x563c9e8e3740_0 .net "c_in", 0 0, L_0x563c9e8e8a20;  1 drivers
v0x563c9e8e3800_0 .net "c_out", 0 0, L_0x563c9e8e8680;  alias, 1 drivers
v0x563c9e8e3950_0 .net "s", 0 0, L_0x563c9e8e8230;  1 drivers
    .scope S_0x563c9e8acd10;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "RippleCarryAdder.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563c9e8acd10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x563c9e8acd10;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c9e8e4470_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c9e8e4470_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x563c9e8acd10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c9e8e3f60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x563c9e8acd10;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x563c9e8e3f60_0;
    %inv;
    %store/vec4 v0x563c9e8e3f60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563c9e8acd10;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x563c9e8e4510, 4, 5;
    %end;
    .thread T_4;
    .scope S_0x563c9e8acd10;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %store/vec4 v0x563c9e8e42b0_0, 0, 8;
    %store/vec4 v0x563c9e8e41f0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x563c9e8acd10;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c9e8e4150_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x563c9e8e4150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x563c9e8e4150_0;
    %load/vec4a v0x563c9e8e4510, 4;
    %pad/u 16;
    %split/vec4 8;
    %store/vec4 v0x563c9e8e42b0_0, 0, 8;
    %store/vec4 v0x563c9e8e41f0_0, 0, 8;
    %load/vec4 v0x563c9e8e4150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c9e8e4150_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/aditya/VSProjects/RippleCarryAdder/testbench.v";
    "./RippleCarryAdder.v";
    ".vpackage/repos//BasicModules/half_adder.v";
    ".vpackage/repos//BasicModules/full_adder.v";
