/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [39:0] celloutsig_0_1z;
  reg [28:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [48:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [14:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [7:0] celloutsig_0_69z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_76z;
  reg [2:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [15:0] celloutsig_1_13z;
  reg [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[65] | in_data[54]) & in_data[91]);
  assign celloutsig_0_36z = ~((celloutsig_0_7z | celloutsig_0_15z[3]) & celloutsig_0_24z);
  assign celloutsig_0_38z = ~((celloutsig_0_27z | celloutsig_0_28z) & celloutsig_0_28z);
  assign celloutsig_0_47z = ~((celloutsig_0_2z | celloutsig_0_40z[0]) & celloutsig_0_45z[8]);
  assign celloutsig_0_61z = ~((celloutsig_0_22z | celloutsig_0_49z) & celloutsig_0_24z);
  assign celloutsig_0_62z = ~((celloutsig_0_37z | celloutsig_0_8z[3]) & celloutsig_0_8z[7]);
  assign celloutsig_0_7z = ~((in_data[53] | celloutsig_0_5z) & celloutsig_0_4z);
  assign celloutsig_0_76z = ~((celloutsig_0_47z | celloutsig_0_10z[0]) & celloutsig_0_40z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[2] | celloutsig_1_3z) & in_data[179]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_2z[2]) & celloutsig_1_2z[5]);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[1] | celloutsig_1_4z) & celloutsig_1_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_10z | celloutsig_1_5z) & celloutsig_1_7z);
  assign celloutsig_1_15z = ~((celloutsig_1_4z | celloutsig_1_12z) & celloutsig_1_11z);
  assign celloutsig_0_9z = ~((celloutsig_0_1z[8] | celloutsig_0_0z) & in_data[94]);
  assign celloutsig_1_16z = ~((celloutsig_1_13z[0] | celloutsig_1_4z) & celloutsig_1_14z[0]);
  assign celloutsig_1_18z = ~((celloutsig_1_1z[1] | celloutsig_1_17z) & celloutsig_1_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_10z[2] | celloutsig_0_7z) & celloutsig_0_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_0z | celloutsig_0_9z) & in_data[46]);
  assign celloutsig_0_28z = ~((celloutsig_0_5z | celloutsig_0_6z[15]) & celloutsig_0_10z[2]);
  assign celloutsig_0_50z = celloutsig_0_27z ^ celloutsig_0_10z[4];
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_4z;
  assign celloutsig_1_3z = in_data[188] ^ celloutsig_1_0z[0];
  assign celloutsig_1_17z = celloutsig_1_6z[2] ^ celloutsig_1_15z;
  assign celloutsig_0_12z = celloutsig_0_0z ^ in_data[64];
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[60];
  assign celloutsig_0_24z = celloutsig_0_17z[4] ^ celloutsig_0_15z[0];
  assign celloutsig_0_27z = celloutsig_0_20z[26] ^ celloutsig_0_12z;
  assign celloutsig_0_29z = celloutsig_0_5z ^ celloutsig_0_1z[30];
  assign celloutsig_0_30z = celloutsig_0_15z != celloutsig_0_14z;
  assign celloutsig_0_31z = celloutsig_0_6z[6:3] != celloutsig_0_17z[4:1];
  assign celloutsig_0_37z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z } != { celloutsig_0_8z[10], celloutsig_0_17z, 1'h0, celloutsig_0_5z };
  assign celloutsig_0_4z = { in_data[61:58], celloutsig_0_2z } != { celloutsig_0_3z[4:1], celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_1z[34:33], celloutsig_0_8z } != { celloutsig_0_3z[6], celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_44z = { celloutsig_0_34z[3], celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_31z } != { celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_36z };
  assign celloutsig_0_49z = { celloutsig_0_1z[13:10], celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_4z } != { celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_52z = celloutsig_0_40z[5:3] != celloutsig_0_1z[3:1];
  assign celloutsig_0_74z = { celloutsig_0_33z, celloutsig_0_69z, celloutsig_0_36z } != { celloutsig_0_20z[24:13], celloutsig_0_50z, celloutsig_0_22z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } != { in_data[167:166], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_1z } != { celloutsig_1_1z[4:2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_2z[6:3], celloutsig_1_9z, celloutsig_1_10z } != { celloutsig_1_0z[4:0], celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_6z[15:11] != celloutsig_0_8z[9:5];
  assign celloutsig_0_22z = celloutsig_0_20z[20:18] != { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_21z[1], 1'h0, celloutsig_0_7z } != { celloutsig_0_19z[0], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_15z } >> { celloutsig_0_3z[4:3], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_3z = in_data[80:74] >> celloutsig_0_1z[17:11];
  assign celloutsig_0_33z = { celloutsig_0_26z[3:1], celloutsig_0_24z, celloutsig_0_22z } >> celloutsig_0_1z[16:12];
  assign celloutsig_0_34z = celloutsig_0_32z[41:37] >> { celloutsig_0_33z[4:1], celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_6z[10:7], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_24z } >> { celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_0_45z = { in_data[70:62], celloutsig_0_12z, celloutsig_0_10z } >> { celloutsig_0_32z[24:20], celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_24z, 1'h0, celloutsig_0_26z, celloutsig_0_30z };
  assign celloutsig_0_69z = { celloutsig_0_52z, celloutsig_0_62z, celloutsig_0_62z, celloutsig_0_61z, celloutsig_0_21z } >> { celloutsig_0_3z[6:1], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[125:114] >> in_data[177:166];
  assign celloutsig_1_1z = celloutsig_1_0z[7:2] >> in_data[158:153];
  assign celloutsig_1_2z = { celloutsig_1_0z[9:6], celloutsig_1_1z } >> { celloutsig_1_1z[5:2], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_2z[4:0] >> { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_1z[30:19] >> { celloutsig_0_1z[15:6], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_0z[10:5], celloutsig_1_18z } >> { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_16z };
  assign celloutsig_0_10z = celloutsig_0_3z[6:2] >> celloutsig_0_3z[4:0];
  assign celloutsig_0_1z = in_data[43:4] >> in_data[84:45];
  assign celloutsig_0_17z = { in_data[72:68], celloutsig_0_16z } >> celloutsig_0_3z[5:0];
  assign celloutsig_0_19z = { celloutsig_0_8z[7:1], celloutsig_0_0z } >> { in_data[68:62], 1'h0 };
  assign celloutsig_0_21z = celloutsig_0_19z[7:4] >> celloutsig_0_10z[4:1];
  assign celloutsig_0_25z = { celloutsig_0_20z[8:4], celloutsig_0_22z } >> { celloutsig_0_3z[3:0], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_14z } >> { celloutsig_0_14z[3:1], celloutsig_0_23z, 1'h0 };
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[19:11], celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_77z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_77z = { celloutsig_0_25z[1:0], celloutsig_0_74z };
  always_latch
    if (clkin_data[128]) celloutsig_1_13z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_13z = { in_data[120:108], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z };
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_13z[10:8], celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_10z[2:0], celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_15z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_15z = celloutsig_0_6z[3:0];
  always_latch
    if (!clkin_data[96]) celloutsig_0_20z = 29'h00000000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_17z };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
