// Seed: 1391521529
module module_0 (
    input  logic id_0,
    output tri1  id_1
);
  always @(id_0 or id_0) force id_1 = id_0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    inout logic id_8,
    input uwire id_9
    , id_13, id_14,
    input tri1 id_10,
    output wor id_11
);
  initial #(id_13) id_8 <= 1'b0;
  module_0 modCall_1 (
      id_8,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
