// Seed: 3153155909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) id_1 = id_2;
  assign id_2 = id_2;
  assign id_4 = 1 - 1'h0;
  assign module_1.id_1 = 0;
  id_5(
      .id_0(),
      .id_1(id_3 & id_2 & id_4),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(id_2),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11("" == id_2),
      .id_12(1),
      .id_13(1),
      .id_14((1'b0)),
      .id_15(),
      .id_16(1),
      .id_17(1 + 1),
      .id_18(1),
      .id_19(1)
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  initial begin : LABEL_0
    id_1 <= id_0;
    if (id_0) disable id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
