<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: fifo_pop</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_fifo_pop'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_fifo_pop')">fifo_pop</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 76.15</td>
<td class="s8 cl rt"><a href="mod966.html#Line" > 88.00</a></td>
<td class="s5 cl rt"><a href="mod966.html#Toggle" > 54.45</a></td>
<td class="s8 cl rt"><a href="mod966.html#Branch" > 86.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/castor/DV/Farooq/Castor_V2/DV/uvm_fabric_verif_env/sim/results/../../src/IPs/eFPGA/IP/bram-tdp/rtl/ufifo_ctl.sv')">/nfs_project/castor/DV/Farooq/Castor_V2/DV/uvm_fabric_verif_env/sim/results/../../src/IPs/eFPGA/IP/bram-tdp/rtl/ufifo_ctl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346687"  onclick="showContent('inst_tag_1346687')">tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></td>
<td class="s5 cl rt"> 55.45</td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346687_Line" > 64.00</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346687_Toggle" > 44.34</a></td>
<td class="s5 cl rt"><a href="mod966.html#inst_tag_1346687_Branch" > 58.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346688"  onclick="showContent('inst_tag_1346688')">tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></td>
<td class="s5 cl rt"> 56.37</td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346688_Line" > 65.33</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346688_Toggle" > 43.77</a></td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346688_Branch" > 60.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346686"  onclick="showContent('inst_tag_1346686')">tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></td>
<td class="s6 cl rt"> 61.56</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346686_Line" > 72.00</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346686_Toggle" > 46.67</a></td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346686_Branch" > 66.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346691"  onclick="showContent('inst_tag_1346691')">tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></td>
<td class="s6 cl rt"> 66.13</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346691_Line" > 77.33</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346691_Toggle" > 49.06</a></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346691_Branch" > 72.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346690"  onclick="showContent('inst_tag_1346690')">tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></td>
<td class="s6 cl rt"> 67.30</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346690_Line" > 78.67</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346690_Toggle" > 49.25</a></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346690_Branch" > 74.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_1346689"  onclick="showContent('inst_tag_1346689')">tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></td>
<td class="s7 cl rt"> 73.44</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_1346689_Line" > 86.67</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346689_Toggle" > 49.65</a></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_1346689_Branch" > 84.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1346687'>
<hr>
<a name="inst_tag_1346687"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1346687" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 55.45</td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346687_Line" > 64.00</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346687_Toggle" > 44.34</a></td>
<td class="s5 cl rt"><a href="mod966.html#inst_tag_1346687_Branch" > 58.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 55.45</td>
<td class="s6 cl rt"> 64.00</td>
<td class="s4 cl rt"> 44.34</td>
<td class="s5 cl rt"> 58.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.02</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 49.06</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346486" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1346688'>
<hr>
<a name="inst_tag_1346688"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1346688" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.37</td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346688_Line" > 65.33</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346688_Toggle" > 43.77</a></td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346688_Branch" > 60.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.37</td>
<td class="s6 cl rt"> 65.33</td>
<td class="s4 cl rt"> 43.77</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 47.50</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346487" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1346686'>
<hr>
<a name="inst_tag_1346686"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1346686" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 61.56</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346686_Line" > 72.00</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346686_Toggle" > 46.67</a></td>
<td class="s6 cl rt"><a href="mod966.html#inst_tag_1346686_Branch" > 66.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 61.56</td>
<td class="s7 cl rt"> 72.00</td>
<td class="s4 cl rt"> 46.67</td>
<td class="s6 cl rt"> 66.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 41.57</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346485" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1346691'>
<hr>
<a name="inst_tag_1346691"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_1346691" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 66.13</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346691_Line" > 77.33</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346691_Toggle" > 49.06</a></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346691_Branch" > 72.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 66.13</td>
<td class="s7 cl rt"> 77.33</td>
<td class="s4 cl rt"> 49.06</td>
<td class="s7 cl rt"> 72.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 49.38</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346490" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1346690'>
<hr>
<a name="inst_tag_1346690"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_1346690" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 67.30</td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346690_Line" > 78.67</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346690_Toggle" > 49.25</a></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_1346690_Branch" > 74.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 67.30</td>
<td class="s7 cl rt"> 78.67</td>
<td class="s4 cl rt"> 49.25</td>
<td class="s7 cl rt"> 74.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.54</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.62</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346489" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1346689'>
<hr>
<a name="inst_tag_1346689"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_1346689" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 73.44</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_1346689_Line" > 86.67</a></td>
<td class="s4 cl rt"><a href="mod966.html#inst_tag_1346689_Toggle" > 49.65</a></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_1346689_Branch" > 84.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 73.44</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s4 cl rt"> 49.65</td>
<td class="s8 cl rt"> 84.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 43.90</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod428.html#inst_tag_346488" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_fifo_pop'>
<a name="Line"></a>
Line Coverage for Module : <a name="652530274"></a>
<a href="mod966.html" >fifo_pop</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>75</td><td>66</td><td>88.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        1/1                  2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        1/1                     e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
560        1/1                     e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561        1/1                     o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                                /* verilator lint_off WIDTH */
563        1/1                     o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        1/1                     2'h2:  gcout_next = gc8out_next;         // byte mode
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        1/1                     2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        1/1          	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
634        1/1          	    gcout_reg &lt;= #`CK2Q gcout_next;
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        1/1                  default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        1/1                  ff_raddr  &lt;= #`CK2Q ff_raddr_next;
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        1/1              raddr &lt;= #`CK2Q raddr_next;
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1978525197"></a>
<a href="mod966.html" >fifo_pop ( parameter ADDR_WIDTH=12,FIFO_WIDTH=4,DEPTH=7,ADDR_PLUS_ONE=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.56</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346686_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.44</td>
<td class="s4 cl rt"> 49.65</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346689_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">10</td>
<td class="rt">23.26 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">570</td>
<td class="rt">311</td>
<td class="rt">54.56 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">285</td>
<td class="rt">74</td>
<td class="rt">25.96 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">285</td>
<td class="rt">237</td>
<td class="rt">83.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">58</td>
<td class="rt">46.77 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">13</td>
<td class="rt">20.97 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">45</td>
<td class="rt">72.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">7</td>
<td class="rt">21.88 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">446</td>
<td class="rt">253</td>
<td class="rt">56.73 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">61</td>
<td class="rt">27.35 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">192</td>
<td class="rt">86.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[12:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[12:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[5:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc32out_next[10:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[11:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[12:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[7:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[11:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[13:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[13:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1573205172"></a>
<a href="mod966.html" >fifo_pop ( parameter ADDR_WIDTH=11,FIFO_WIDTH=2,DEPTH=6,ADDR_PLUS_ONE=12 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 55.45</td>
<td class="s4 cl rt"> 44.34</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346687_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.37</td>
<td class="s4 cl rt"> 43.77</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346688_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.30</td>
<td class="s4 cl rt"> 49.25</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346690_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.13</td>
<td class="s4 cl rt"> 49.06</td>
</tr></table>
<span class=inst><a href="mod966.html#inst_tag_1346691_Toggle" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">10</td>
<td class="rt">23.26 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">530</td>
<td class="rt">288</td>
<td class="rt">54.34 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">265</td>
<td class="rt">66</td>
<td class="rt">24.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">265</td>
<td class="rt">222</td>
<td class="rt">83.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">55</td>
<td class="rt">47.41 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">7</td>
<td class="rt">21.88 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">414</td>
<td class="rt">233</td>
<td class="rt">56.28 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">207</td>
<td class="rt">55</td>
<td class="rt">26.57 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">207</td>
<td class="rt">178</td>
<td class="rt">85.99 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[10:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[9:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[10:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[11:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[11:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[10:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[12:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="652530274"></a>
<a href="mod966.html" >fifo_pop</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">43</td>
<td class="rt">86.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "green">-1-</font>                <font color = "green">-2-</font>   
                                       <font color = "green">==></font>                <font color = "green">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "green">-2-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "green">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "green">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "green">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "green">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "green">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "green">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "green">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "green">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346687'>
<a name="inst_tag_1346687_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346687" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>75</td><td>48</td><td>64.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        1/1                  default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346687_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346687" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">9</td>
<td class="rt">20.93 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">530</td>
<td class="rt">235</td>
<td class="rt">44.34 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">265</td>
<td class="rt">48</td>
<td class="rt">18.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">265</td>
<td class="rt">187</td>
<td class="rt">70.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">44</td>
<td class="rt">37.93 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">9</td>
<td class="rt">15.52 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">35</td>
<td class="rt">60.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">414</td>
<td class="rt">191</td>
<td class="rt">46.14 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">207</td>
<td class="rt">39</td>
<td class="rt">18.84 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">207</td>
<td class="rt">152</td>
<td class="rt">73.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[8:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bwl_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gmode[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[8:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[8:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[9:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[10:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[11:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[4:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[2:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[12:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346687_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346687" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346688'>
<a name="inst_tag_1346688_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346688" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>75</td><td>49</td><td>65.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        1/1                     2'h2:  gcout_next = gc8out_next;         // byte mode
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346688_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346688" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">8</td>
<td class="rt">18.60 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">530</td>
<td class="rt">232</td>
<td class="rt">43.77 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">265</td>
<td class="rt">46</td>
<td class="rt">17.36 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">265</td>
<td class="rt">186</td>
<td class="rt">70.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">45</td>
<td class="rt">38.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">9</td>
<td class="rt">15.52 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">5</td>
<td class="rt">15.62 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">414</td>
<td class="rt">187</td>
<td class="rt">45.17 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">207</td>
<td class="rt">37</td>
<td class="rt">17.87 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">207</td>
<td class="rt">150</td>
<td class="rt">72.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[6:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bwl_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gmode[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[6:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[7:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[10:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[9:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[10:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[11:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[6:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[8:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[10:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346688_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346688" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">30</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "green">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346686'>
<a name="inst_tag_1346686_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346686" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>75</td><td>54</td><td>72.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>15</td><td>65.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        1/1                     2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346686_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346686" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">9</td>
<td class="rt">20.93 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">570</td>
<td class="rt">266</td>
<td class="rt">46.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">285</td>
<td class="rt">56</td>
<td class="rt">19.65 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">285</td>
<td class="rt">210</td>
<td class="rt">73.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">50</td>
<td class="rt">40.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">11</td>
<td class="rt">17.74 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">39</td>
<td class="rt">62.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">446</td>
<td class="rt">216</td>
<td class="rt">48.43 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">45</td>
<td class="rt">20.18 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">171</td>
<td class="rt">76.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[8:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gmode[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[6:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[12:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[12:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[2:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[9:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[8:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[10:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[11:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[12:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[7:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[4:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[6:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[12:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[13:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[2:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[13:12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346686_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346686" >tb_top.dut.i_openfpga_top.grid_bram_6__1_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">33</td>
<td class="rt">66.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "green">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "green">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346691'>
<a name="inst_tag_1346691_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346691" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>75</td><td>58</td><td>77.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>15</td><td>65.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        1/1                  2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        1/1                     e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
560        1/1                     e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561        1/1                     o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                                /* verilator lint_off WIDTH */
563        1/1                     o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        1/1                     2'h2:  gcout_next = gc8out_next;         // byte mode
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        1/1          	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
634        1/1          	    gcout_reg &lt;= #`CK2Q gcout_next;
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        1/1                  default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        1/1                  ff_raddr  &lt;= #`CK2Q ff_raddr_next;
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        1/1              raddr &lt;= #`CK2Q raddr_next;
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346691_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346691" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">9</td>
<td class="rt">20.93 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">530</td>
<td class="rt">260</td>
<td class="rt">49.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">265</td>
<td class="rt">57</td>
<td class="rt">21.51 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">265</td>
<td class="rt">203</td>
<td class="rt">76.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">48</td>
<td class="rt">41.38 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">37</td>
<td class="rt">63.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">414</td>
<td class="rt">212</td>
<td class="rt">51.21 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">207</td>
<td class="rt">46</td>
<td class="rt">22.22 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">207</td>
<td class="rt">166</td>
<td class="rt">80.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[4:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[8:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[8:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[5:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[9:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[10:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[9:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[10:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[11:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[7:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[5:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[11:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[12:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346691_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346691" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">36</td>
<td class="rt">72.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "green">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "green">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "green">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "green">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "green">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "green">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "green">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "green">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346690'>
<a name="inst_tag_1346690_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346690" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>75</td><td>59</td><td>78.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>15</td><td>65.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        1/1                  2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        1/1                     e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
560        1/1                     e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561        1/1                     o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                                /* verilator lint_off WIDTH */
563        1/1                     o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        1/1                     2'h2:  gcout_next = gc8out_next;         // byte mode
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        1/1          	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
634        1/1          	    gcout_reg &lt;= #`CK2Q gcout_next;
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        1/1                  default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        1/1                  ff_raddr  &lt;= #`CK2Q ff_raddr_next;
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        1/1              raddr &lt;= #`CK2Q raddr_next;
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346690_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346690" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">9</td>
<td class="rt">20.93 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">530</td>
<td class="rt">261</td>
<td class="rt">49.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">265</td>
<td class="rt">58</td>
<td class="rt">21.89 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">265</td>
<td class="rt">203</td>
<td class="rt">76.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">50</td>
<td class="rt">43.10 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">39</td>
<td class="rt">67.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">414</td>
<td class="rt">211</td>
<td class="rt">50.97 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">207</td>
<td class="rt">47</td>
<td class="rt">22.71 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">207</td>
<td class="rt">164</td>
<td class="rt">79.23 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[9:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[11:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[11:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[11:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[10:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[4:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[9:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[5:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[6:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[11:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[9:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[10:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[10:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346690_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346690" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">37</td>
<td class="rt">74.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "green">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "green">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "green">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "green">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "green">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "green">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "green">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "green">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "green">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1346689'>
<a name="inst_tag_1346689_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_1346689" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>75</td><td>65</td><td>86.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>19</td><td>82.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        1/1                  2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        1/1                     e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
560        1/1                     e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561        1/1                     o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                                /* verilator lint_off WIDTH */
563        1/1                     o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                        MISSING_DEFAULT
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        1/1                   empty &lt;= #`CK2Q empty_next;
587        1/1                   pae   &lt;= #`CK2Q pae_next;
588        1/1                   epo   &lt;= #`CK2Q epo_next;
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        1/1                   case (gmode)
601        1/1                     2'h2:  gcout_next = gc8out_next;         // byte mode
602        1/1                     2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
603        1/1                     2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        1/1                   waddr &lt;= #`CK2Q waddr_next;
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        1/1                end else if (ren_in) begin
631        1/1                   underflow &lt;= #`CK2Q empty ;          // pop while empty
632        1/1                   if (!empty) begin
633        1/1          	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
634        1/1          	    gcout_reg &lt;= #`CK2Q gcout_next;
635                              end
                        MISSING_ELSE
636                           end
                        MISSING_ELSE
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        1/1                  2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};
649                             
650        1/1                  default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        1/1                else if (empty &amp; ~empty_next)  // prefetch address increment when new data available
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        1/1                else if ((ren_in &amp; !empty) &amp; ~empty_next)
663        1/1                  ff_raddr  &lt;= #`CK2Q ff_raddr_next;
                        MISSING_ELSE
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        1/1            else if ((ren_in &amp; !empty))
672        1/1              raddr &lt;= #`CK2Q raddr_next;
                        MISSING_ELSE
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_1346689_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_1346689" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">10</td>
<td class="rt">23.26 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">570</td>
<td class="rt">283</td>
<td class="rt">49.65 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">285</td>
<td class="rt">63</td>
<td class="rt">22.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">285</td>
<td class="rt">220</td>
<td class="rt">77.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">56</td>
<td class="rt">45.16 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">13</td>
<td class="rt">20.97 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">43</td>
<td class="rt">69.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">32</td>
<td class="rt">7</td>
<td class="rt">21.88 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">446</td>
<td class="rt">227</td>
<td class="rt">50.90 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">223</td>
<td class="rt">50</td>
<td class="rt">22.42 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">223</td>
<td class="rt">177</td>
<td class="rt">79.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>underflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>o1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>o2</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q1</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>q2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bwl_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_reg[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[9:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gcout_next[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gcout_next[12:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr_next[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr_next[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[5:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_thresh[9:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pae_thresh[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ren_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pae_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>epo_next</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc32out_next[6:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc32out_next[10:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc16out_next[7:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc16out_next[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gc8out_next[8:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gc8out_next[12:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raddr_next[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[7:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>raddr_next[12:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_raddr_next[5:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[8:7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_raddr_next[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tmp[12:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_count[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_count[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count[13:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fbytes[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1346689_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_1346689" >tb_top.dut.i_openfpga_top.grid_bram_6__7_.logical_tile_bram_mode_bram__0.logical_tile_bram_mode_physical__bram_phy_0.QL_BRAM_0_.i_bram.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">42</td>
<td class="rt">84.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "green">-1-</font>                <font color = "green">-2-</font>   
                                       <font color = "green">==></font>                <font color = "green">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "green">-2-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "green">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "green">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "green">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "green">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "green">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "green">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "green">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "green">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "green">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "green">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "green">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "green">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "green">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "green">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "green">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "green">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "green">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1346686">
    <li>
      <a href="#inst_tag_1346686_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346686_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346686_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1346687">
    <li>
      <a href="#inst_tag_1346687_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346687_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346687_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1346688">
    <li>
      <a href="#inst_tag_1346688_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346688_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346688_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1346689">
    <li>
      <a href="#inst_tag_1346689_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346689_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346689_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1346690">
    <li>
      <a href="#inst_tag_1346690_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346690_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346690_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1346691">
    <li>
      <a href="#inst_tag_1346691_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1346691_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1346691_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_fifo_pop">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
