
/* DO NOT EDIT - Generated automatically by build.py */

static struct single_row_lut CARMEL_LG_3000_fcc_temp = {
	.x		= {-20, -10, 0, 25, 40, 60},
	.y		= {3020, 3041, 3045, 3067, 3042, 3017},
	.cols	= 6
};

static struct single_row_lut CARMEL_LG_3000_fcc_sf = {
	.x		= {0, 100, 200, 300, 400, 500},
	.y		= {100, 96, 94, 92, 90, 88},
	.cols	= 6
};

static struct sf_lut CARMEL_LG_3000_pc_sf = {
	.rows = 1,
	.cols = 1,
	.row_entries = {0},
	.percent = {100},
	.sf = {
		{100}
	}
};


static struct sf_lut CARMEL_LG_3000_rbatt_sf = {
	.rows = 28,
	.cols = 6,
	.row_entries = {-20, -10, 0, 25, 40, 60},
	.percent = {100, 95, 90, 85, 80, 75, 70, 65, 60, 55, 50, 45, 40, 35, 30, 25, 20, 15, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1},
	.sf = {
		{2297, 1197, 508, 116, 82, 70},
		{2296, 1196, 508, 117, 82, 70},
		{2131, 1130, 514, 119, 84, 71},
		{2058, 1088, 520, 124, 88, 73},
		{1990, 1099, 533, 131, 92, 76},
		{1967, 1090, 567, 138, 96, 79},
		{1982, 1099, 566, 149, 102, 83},
		{1999, 1099, 566, 165, 109, 87},
		{2031, 1118, 557, 166, 121, 93},
		{2075, 1149, 567, 127, 99, 77},
		{2128, 1192, 592, 120, 87, 73},
		{2193, 1248, 635, 123, 90, 76},
		{2259, 1316, 692, 131, 96, 81},
		{2333, 1395, 760, 139, 102, 85},
		{2420, 1479, 842, 145, 102, 83},
		{2527, 1561, 922, 149, 98, 78},
		{2676, 1652, 996, 152, 98, 78},
		{2895, 1777, 1084, 158, 101, 77},
		{5134, 3091, 1457, 170, 110, 83},
		{6894, 3323, 1562, 172, 107, 85},
		{7443, 3540, 1669, 175, 108, 83},
		{7974, 3763, 1780, 182, 109, 82},
		{8493, 3978, 1902, 182, 109, 84},
		{8991, 4190, 2012, 185, 109, 84},
		{9482, 4445, 2148, 200, 111, 84},
		{9999, 4695, 2277, 216, 115, 81},
		{10572, 5047, 2470, 270, 122, 81},
		{11716, 5592, 2829, 510, 137, 86},
	}
};

static struct pc_temp_ocv_lut CARMEL_LG_3000_pc_temp_ocv = {
	.rows = 29,
	.cols = 6,
	.temp = {-20, -10, 0, 25, 40, 60},
	.percent = {100, 95, 90, 85, 80, 75, 70, 65, 60, 55, 50, 45, 40, 35, 30, 25, 20, 15, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0},
	.ocv = {
		{4338, 4334, 4332, 4333, 4322, 4318},
		{4245, 4254, 4260, 4273, 4263, 4260},
		{4175, 4190, 4200, 4216, 4208, 4205},
		{4118, 4132, 4144, 4162, 4154, 4152},
		{4051, 4085, 4093, 4110, 4102, 4100},
		{3991, 4027, 4046, 4062, 4054, 4052},
		{3943, 3974, 3992, 4014, 4008, 4007},
		{3901, 3924, 3944, 3970, 3968, 3967},
		{3869, 3885, 3898, 3925, 3928, 3929},
		{3844, 3854, 3861, 3876, 3877, 3875},
		{3824, 3830, 3833, 3844, 3843, 3843},
		{3808, 3811, 3812, 3821, 3820, 3820},
		{3793, 3796, 3798, 3801, 3801, 3800},
		{3778, 3783, 3785, 3786, 3784, 3784},
		{3764, 3769, 3774, 3772, 3768, 3765},
		{3748, 3752, 3758, 3757, 3750, 3739},
		{3731, 3733, 3735, 3732, 3726, 3716},
		{3707, 3713, 3709, 3700, 3695, 3681},
		{3677, 3689, 3687, 3681, 3674, 3664},
		{3669, 3683, 3680, 3679, 3672, 3662},
		{3659, 3675, 3672, 3676, 3670, 3660},
		{3646, 3664, 3660, 3671, 3666, 3656},
		{3627, 3647, 3645, 3657, 3656, 3645},
		{3601, 3621, 3622, 3622, 3631, 3619},
		{3564, 3586, 3591, 3576, 3590, 3579},
		{3512, 3536, 3545, 3516, 3537, 3527},
		{3441, 3468, 3477, 3440, 3468, 3457},
		{3344, 3370, 3379, 3340, 3369, 3360},
		{3200, 3200, 3200, 3200, 3200, 3200},
	}
};

struct hisi_smartstar_coul_battery_data CARMEL_LG_3000_battery_data = {
	.id_voltage_min = 1472,
	.id_voltage_max = 1672,
	.fcc = 3000,
	.fcc_temp_lut  = &CARMEL_LG_3000_fcc_temp,
	.fcc_sf_lut = &CARMEL_LG_3000_fcc_sf,
	.pc_temp_ocv_lut = &CARMEL_LG_3000_pc_temp_ocv,
	.pc_sf_lut = &CARMEL_LG_3000_pc_sf,
	.rbatt_sf_lut = &CARMEL_LG_3000_rbatt_sf,
	.default_rbatt_mohm = 100,
	.max_currentmA = 1000,
    .max_voltagemV = 4352,
    .max_cin_currentmA = 1000,
    .terminal_currentmA = 150,
    .charge_in_temp_5 = 3,
    .charge_in_temp_10 = 3,
    .batt_brand = "CARMEL_LG_3000",
};
