#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 25 12:48:16 2022
# Process ID: 16400
# Current directory: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14920 D:\ComputerScience\cs_COD_Spring_2022\Lab5\lab5\lab5.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.xpr
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {500us} -objects [get_filesets sim_1]
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe}] [get_ips Instr_Mem_quick]
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_quick] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_quick_synth_1
launch_runs -jobs 8 Instr_Mem_quick_synth_1
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name Instr_Mem_select -dir d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {Instr_Mem_select} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/select_sort_text.coe}] [get_ips Instr_Mem_select]
generate_target {instantiation_template} [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_select] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci]
launch_runs -jobs 8 Instr_Mem_select_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
add_files -norecurse D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict_btb.v
relaunch_sim
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[0]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[1]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[2]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[3]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[4]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[5]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[6]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[7]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[8]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[14]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[15]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[16]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[17]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[18]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[19]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[20]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[21]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[22]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[23]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[24]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[25]}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[64]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[127]}} 
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[0]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[9]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[10]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[11]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[12]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[13]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[14]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[15]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[16]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[17]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[18]}} 
current_wave_config {Untitled 2}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[23]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[27]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[28]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[29]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[30]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[31]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[32]}} 
current_wave_config {Untitled 2}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[61]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[62]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[63]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[64]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[66]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[67]}} 
current_wave_config {Untitled 2}
add_wave {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[126]}} {{/test_for_sort/cpu/WB_reg/DataMem/ram_cell[127]}} 
relaunch_sim
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/select_sort_text.coe}] [get_ips Instr_Mem_select]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_select] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_select_synth_1
launch_runs -jobs 8 Instr_Mem_select_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v} 147
remove_bps -file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v} -line 147
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/select_sort_text.coe}] [get_ips Instr_Mem_select]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_select] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_select_synth_1
launch_runs -jobs 8 Instr_Mem_select_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_select/Instr_Mem_select.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/test_for_sort_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/test_for_sort_behav.wcfg
set_property xsim.view {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/test_for_sort_behav.wcfg} [get_filesets sim_1]
close_sim
