                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler
                                      3 ; Version 4.5.10 #15691 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	
                                      7 	.optsdcc -mmos6502
                                      8 
                                      9 ;--------------------------------------------------------
                                     10 ;  Ordering of segments for the linker.
                                     11 ;--------------------------------------------------------
                                     12 	.area ZP      (PAG)
                                     13 	.area OSEG    (PAG, OVR)
                                     14 	.area _CODE
                                     15 	.area GSINIT
                                     16 	.area GSFINAL
                                     17 	.area CODE
                                     18 	.area RODATA
                                     19 	.area XINIT
                                     20 	.area _DATA
                                     21 	.area DATA
                                     22 	.area BSS
                                     23 ;--------------------------------------------------------
                                     24 ; Public variables in this module
                                     25 ;--------------------------------------------------------
                                     26 	.globl __divulong
                                     27 ;--------------------------------------------------------
                                     28 ; ZP ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area ZP      (PAG)
                                     31 ;--------------------------------------------------------
                                     32 ; overlayable items in ram
                                     33 ;--------------------------------------------------------
                                     34 ;--------------------------------------------------------
                                     35 ; uninitialized external ram data
                                     36 ;--------------------------------------------------------
                                     37 	.area BSS
                                     38 ;--------------------------------------------------------
                                     39 ; absolute external ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area DABS    (ABS)
                                     42 ;--------------------------------------------------------
                                     43 ; initialized external ram data
                                     44 ;--------------------------------------------------------
                                     45 	.area DATA
                                     46 ;--------------------------------------------------------
                                     47 ; global & static initialisations
                                     48 ;--------------------------------------------------------
                                     49 	.area _CODE
                                     50 	.area GSINIT
                                     51 	.area GSFINAL
                                     52 	.area GSINIT
                                     53 ;--------------------------------------------------------
                                     54 ; Home
                                     55 ;--------------------------------------------------------
                                     56 	.area _CODE
                                     57 	.area _CODE
                                     58 ;--------------------------------------------------------
                                     59 ; code
                                     60 ;--------------------------------------------------------
                                     61 	.area CODE
                                     62 ;------------------------------------------------------------
                                     63 ;Allocation info for local variables in function '_divulong'
                                     64 ;------------------------------------------------------------
                                     65 ;x             Allocated to stack - sp +12 +4 
                                     66 ;y             Allocated to stack - sp +16 +4 
                                     67 ;reste         Allocated to stack - sp +1 +4 
                                     68 ;count         Allocated to registers y 
                                     69 ;c             Allocated to stack - sp +9 +1 
                                     70 ;sloc0         Allocated to stack - sp +5 +4 
                                     71 ;------------------------------------------------------------
                                     72 ;	../_divulong.c: 333: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                                     73 ;	genLabel
                                     74 ;	Raw cost for generated ic 0 : (0, 0.000000) count=1.000000
                                     75 ;	-----------------------------------------
                                     76 ;	 function _divulong
                                     77 ;	-----------------------------------------
                                     78 ;	Register assignment is optimal.
                                     79 ;	Stack space usage: 9 bytes.
      000000                         80 __divulong:
                                     81 ;	  adjustStack : cycles stk:27  incdec:22  adc:12
      000000 BA               [ 2]   82 	tsx
      000001 8A               [ 2]   83 	txa
      000002 18               [ 2]   84 	clc
      000003 69 F7            [ 2]   85 	adc	#0xf7
      000005 AA               [ 2]   86 	tax
      000006 9A               [ 2]   87 	txs
                                     88 ;	Raw cost for generated ic 1 : (7, 12.000000) count=1.000000
                                     89 ;	../_divulong.c: 335: unsigned long reste = 0L;
                                     90 ;	genAssign
                                     91 ;	genAssignLit
      000007 A9 00            [ 2]   92 	lda	#0x00
      000009 9D 01 01         [ 5]   93 	sta	0x101,x
      00000C 9D 02 01         [ 5]   94 	sta	0x102,x
      00000F 9D 03 01         [ 5]   95 	sta	0x103,x
      000012 9D 04 01         [ 5]   96 	sta	0x104,x
                                     97 ;	Raw cost for generated ic 2 : (14, 22.000000) count=1.000000
                                     98 ;	../_divulong.c: 339: do
                                     99 ;	genAssign
                                    100 ;	genCopy
      000015 A0 20            [ 2]  101 	ldy	#0x20
                                    102 ;	Raw cost for generated ic 38 : (2, 2.000000) count=1.000000
                                    103 ;	genLabel
      000017                        104 00105$:
                                    105 ;	Raw cost for generated ic 4 : (0, 0.000000) count=3.999997
                                    106 ;	../_divulong.c: 342: c = MSB_SET(x);
                                    107 ;	genRightShift
                                    108 ;	genRightShiftLiteral
                                    109 ;	  genrsh32 - shift=31
      000017 BA               [ 2]  110 	tsx
      000018 BD 0F 01         [ 5]  111 	lda	0x10f,x
      00001B 0A               [ 2]  112 	asl	a
      00001C A9 00            [ 2]  113 	lda	#0x00
      00001E 9D 08 01         [ 5]  114 	sta	0x108,x
      000021 9D 07 01         [ 5]  115 	sta	0x107,x
      000024 9D 06 01         [ 5]  116 	sta	0x106,x
      000027 2A               [ 2]  117 	rol	a
      000028 9D 05 01         [ 5]  118 	sta	0x105,x
                                    119 ;	Raw cost for generated ic 5 : (20, 32.000000) count=3.999997
                                    120 ;	genAnd
      00002B 29 01            [ 2]  121 	and	#0x01
      00002D 9D 09 01         [ 5]  122 	sta	0x109,x
                                    123 ;	Raw cost for generated ic 6 : (5, 7.000000) count=3.999997
                                    124 ;	../_divulong.c: 343: x <<= 1;
                                    125 ;	genLeftShift
                                    126 ;	genLeftShiftLiteral
                                    127 ;	  genlsh32 - shift=1
      000030 1E 0C 01         [ 7]  128 	asl	0x10c,x
      000033 3E 0D 01         [ 7]  129 	rol	0x10d,x
      000036 3E 0E 01         [ 7]  130 	rol	0x10e,x
      000039 3E 0F 01         [ 7]  131 	rol	0x10f,x
                                    132 ;	Raw cost for generated ic 9 : (12, 24.000000) count=3.999997
                                    133 ;	../_divulong.c: 344: reste <<= 1;
                                    134 ;	genLeftShift
                                    135 ;	genLeftShiftLiteral
                                    136 ;	  genlsh32 - shift=1
      00003C 1E 01 01         [ 7]  137 	asl	0x101,x
      00003F 3E 02 01         [ 7]  138 	rol	0x102,x
      000042 3E 03 01         [ 7]  139 	rol	0x103,x
      000045 3E 04 01         [ 7]  140 	rol	0x104,x
                                    141 ;	Raw cost for generated ic 11 : (12, 24.000000) count=3.999997
                                    142 ;	../_divulong.c: 345: if (c)
                                    143 ;	genIfx
      000048 C9 00            [ 2]  144 	cmp	#0x00
                                    145 ;	genIfxJump : z
      00004A F0 08            [ 4]  146 	beq	00102$
                                    147 ;	Raw cost for generated ic 13 : (7, 7.600000) count=3.999997
                                    148 ;	../_divulong.c: 346: reste |= 1L;
                                    149 ;	genOr
      00004C BD 01 01         [ 5]  150 	lda	0x101,x
      00004F 09 01            [ 2]  151 	ora	#0x01
      000051 9D 01 01         [ 5]  152 	sta	0x101,x
                                    153 ;	Raw cost for generated ic 16 : (8, 11.000000) count=2.999997
                                    154 ;	genLabel
      000054                        155 00102$:
                                    156 ;	Raw cost for generated ic 18 : (0, 0.000000) count=3.999996
                                    157 ;	../_divulong.c: 348: if (reste >= y)
                                    158 ;	genCmp
      000054 BA               [ 2]  159 	tsx
      000055 BD 01 01         [ 5]  160 	lda	0x101,x
      000058 38               [ 2]  161 	sec
      000059 FD 10 01         [ 5]  162 	sbc	0x110,x
      00005C BD 02 01         [ 5]  163 	lda	0x102,x
      00005F FD 11 01         [ 5]  164 	sbc	0x111,x
      000062 BD 03 01         [ 5]  165 	lda	0x103,x
      000065 FD 12 01         [ 5]  166 	sbc	0x112,x
      000068 BD 04 01         [ 5]  167 	lda	0x104,x
      00006B FD 13 01         [ 5]  168 	sbc	0x113,x
      00006E 90 2D            [ 4]  169 	bcc	00106$
                                    170 ;	Raw cost for generated ic 19 : (31, 41.599998) count=3.999996
                                    171 ;	skipping generated iCode
                                    172 ;	Raw cost for generated ic 20 : (0, 0.000000) count=3.999996
                                    173 ;	../_divulong.c: 350: reste -= y;
                                    174 ;	genMinus
      000070 BD 01 01         [ 5]  175 	lda	0x101,x
      000073 38               [ 2]  176 	sec
      000074 FD 10 01         [ 5]  177 	sbc	0x110,x
      000077 9D 01 01         [ 5]  178 	sta	0x101,x
      00007A BD 02 01         [ 5]  179 	lda	0x102,x
      00007D FD 11 01         [ 5]  180 	sbc	0x111,x
      000080 9D 02 01         [ 5]  181 	sta	0x102,x
      000083 BD 03 01         [ 5]  182 	lda	0x103,x
      000086 FD 12 01         [ 5]  183 	sbc	0x112,x
      000089 9D 03 01         [ 5]  184 	sta	0x103,x
      00008C BD 04 01         [ 5]  185 	lda	0x104,x
      00008F FD 13 01         [ 5]  186 	sbc	0x113,x
      000092 9D 04 01         [ 5]  187 	sta	0x104,x
                                    188 ;	Raw cost for generated ic 23 : (37, 54.000000) count=2.999997
                                    189 ;	../_divulong.c: 352: x |= 1L;
                                    190 ;	genOr
      000095 BD 0C 01         [ 5]  191 	lda	0x10c,x
      000098 09 01            [ 2]  192 	ora	#0x01
      00009A 9D 0C 01         [ 5]  193 	sta	0x10c,x
                                    194 ;	Raw cost for generated ic 25 : (8, 11.000000) count=2.999997
                                    195 ;	genLabel
      00009D                        196 00106$:
                                    197 ;	Raw cost for generated ic 28 : (0, 0.000000) count=3.999996
                                    198 ;	../_divulong.c: 355: while (--count);
                                    199 ;	genMinus
                                    200 ;	  genMinusDec - size=1  icount=1
      00009D 88               [ 2]  201 	dey
                                    202 ;	Raw cost for generated ic 29 : (1, 2.000000) count=3.999996
                                    203 ;	genIfx
                                    204 ;	genIfxJump : z
      00009E F0 03            [ 4]  205 	beq	00139$
      0000A0 4Cr17r00         [ 3]  206 	jmp	00105$
      0000A3                        207 00139$:
                                    208 ;	Raw cost for generated ic 31 : (5, 5.600000) count=3.999996
                                    209 ;	../_divulong.c: 356: return x;
                                    210 ;	genRet
      0000A3 BA               [ 2]  211 	tsx
      0000A4 BD 0F 01         [ 5]  212 	lda	0x10f,x
      0000A7 85*00            [ 3]  213 	sta	*___SDCC_m6502_ret3
      0000A9 BD 0E 01         [ 5]  214 	lda	0x10e,x
      0000AC 85*00            [ 3]  215 	sta	*___SDCC_m6502_ret2
      0000AE BD 0D 01         [ 5]  216 	lda	0x10d,x
      0000B1 85*00            [ 3]  217 	sta	*(REGTEMP+0)
      0000B3 BD 0C 01         [ 5]  218 	lda	0x10c,x
                                    219 ;	Raw cost for generated ic 34 : (21, 30.000000) count=0.999998
                                    220 ;	genLabel
                                    221 ;	Raw cost for generated ic 35 : (0, 0.000000) count=0.999998
                                    222 ;	../_divulong.c: 357: }
                                    223 ;	genEndFunction
                                    224 ;	  adjustStack : cycles stk:42  incdec:28  adc:24
      0000B6 A6*00            [ 3]  225 	ldx	*(REGTEMP+0)
      0000B8 85*01            [ 3]  226 	sta	*(REGTEMP+1)
      0000BA BA               [ 2]  227 	tsx
      0000BB 8A               [ 2]  228 	txa
      0000BC 18               [ 2]  229 	clc
      0000BD 69 09            [ 2]  230 	adc	#0x09
      0000BF AA               [ 2]  231 	tax
      0000C0 9A               [ 2]  232 	txs
      0000C1 A5*01            [ 3]  233 	lda	*(REGTEMP+1)
      0000C3 A6*00            [ 3]  234 	ldx	*(REGTEMP+0)
      0000C5 60               [ 6]  235 	rts
                                    236 ;	Raw cost for generated ic 36 : (16, 30.000000) count=0.999998
                                    237 	.area CODE
                                    238 	.area RODATA
                                    239 	.area XINIT
                                    240 	.area CABS    (ABS)
