// Seed: 2086136815
module module_0 (
    output uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  tri1  id_3
);
  wire id_5;
  wire id_6 = 1 == id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input wor id_7,
    output tri id_8,
    input wand id_9,
    input tri id_10,
    output tri0 id_11,
    output tri1 id_12
);
  wire id_14;
  always @(posedge id_1 < 1) begin
    id_8 = 1'b0;
  end
  module_0(
      id_8, id_12, id_5, id_9
  );
endmodule
