Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at led_panel.v(37): object "clk" differs only in case from object "CLK" in the same scope File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 37
Warning (10268): Verilog HDL information at dimmer.v(48): always construct contains both blocking and non-blocking assignments File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 48
