$date
	Mon May 15 03:53:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_test1 $end
$var wire 1 ! good $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % y $end
$var integer 32 & f [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! good $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000000000000000000000011 &
0%
0$
0#
0"
0!
$end
#2500
1$
#5000
0$
1"
#7500
1$
#10000
0$
0"
1#
#12500
1$
#15000
1!
0$
1"
#17500
1$
#20000
1!
0$
0"
0#
1%
#22500
1$
#25000
0$
1"
#27500
1$
#30000
0$
0"
1#
#32500
1$
#35000
0!
0$
1"
#37500
1$
#40000
0$
0"
0#
0%
#42500
1$
#45000
0$
1"
