// Seed: 1049159821
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3++;
  always @(*);
endmodule
module module_1 #(
    parameter id_10 = 32'd15,
    parameter id_22 = 32'd23,
    parameter id_25 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27
);
  output wire id_27;
  input logic [7:0] id_26;
  module_0 modCall_1 (
      id_21,
      id_2,
      id_15
  );
  input wire _id_25;
  input wire id_24;
  output wire id_23;
  inout wire _id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 'b0 : id_25] id_28;
  ;
  logic id_29;
  ;
  wire [id_22 : 1 'b0] id_30;
  assign id_5[(-1==id_22) : 1'b0] = id_26[id_10 :-1];
  parameter id_31 = 1;
endmodule
