

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Mon Sep  4 10:10:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|    1319|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1319|    833|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U4191  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4192  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4193  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4194  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U4195  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0| 100|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_395_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln48_fu_407_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln49_fu_463_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln51_fu_503_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln51_fu_494_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln48_fu_389_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln49_fu_413_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln48_1_fu_427_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln48_fu_419_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          39|          30|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j1_load                |   9|          2|    4|          8|
    |i2_fu_86                                |   9|          2|    4|          8|
    |indvar_flatten19_fu_90                  |   9|          2|    8|         16|
    |j1_fu_82                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i2_fu_86                          |   4|   0|    4|          0|
    |indvar_flatten19_fu_90            |   8|   0|    8|          0|
    |j1_fu_82                          |   4|   0|    4|          0|
    |lshr_ln2_reg_638                  |   2|   0|    2|          0|
    |p_cast12_mid2_v_reg_624           |   2|   0|    2|          0|
    |trunc_ln48_reg_619                |   2|   0|    2|          0|
    |trunc_ln49_reg_630                |   2|   0|    2|          0|
    |v36_reg_739                       |  32|   0|   32|          0|
    |v37_reg_744                       |  32|   0|   32|          0|
    |v84_10_addr_reg_703               |   4|   0|    4|          0|
    |v84_11_addr_reg_709               |   4|   0|    4|          0|
    |v84_12_addr_reg_715               |   4|   0|    4|          0|
    |v84_13_addr_reg_721               |   4|   0|    4|          0|
    |v84_14_addr_reg_727               |   4|   0|    4|          0|
    |v84_15_addr_reg_733               |   4|   0|    4|          0|
    |v84_1_addr_reg_649                |   4|   0|    4|          0|
    |v84_2_addr_reg_655                |   4|   0|    4|          0|
    |v84_3_addr_reg_661                |   4|   0|    4|          0|
    |v84_4_addr_reg_667                |   4|   0|    4|          0|
    |v84_5_addr_reg_673                |   4|   0|    4|          0|
    |v84_6_addr_reg_679                |   4|   0|    4|          0|
    |v84_7_addr_reg_685                |   4|   0|    4|          0|
    |v84_8_addr_reg_691                |   4|   0|    4|          0|
    |v84_9_addr_reg_697                |   4|   0|    4|          0|
    |v84_addr_reg_643                  |   4|   0|    4|          0|
    |trunc_ln48_reg_619                |  64|  32|    2|          0|
    |trunc_ln49_reg_630                |  64|  32|    2|          0|
    |v84_10_addr_reg_703               |  64|  32|    4|          0|
    |v84_11_addr_reg_709               |  64|  32|    4|          0|
    |v84_12_addr_reg_715               |  64|  32|    4|          0|
    |v84_13_addr_reg_721               |  64|  32|    4|          0|
    |v84_14_addr_reg_727               |  64|  32|    4|          0|
    |v84_15_addr_reg_733               |  64|  32|    4|          0|
    |v84_1_addr_reg_649                |  64|  32|    4|          0|
    |v84_2_addr_reg_655                |  64|  32|    4|          0|
    |v84_3_addr_reg_661                |  64|  32|    4|          0|
    |v84_4_addr_reg_667                |  64|  32|    4|          0|
    |v84_5_addr_reg_673                |  64|  32|    4|          0|
    |v84_6_addr_reg_679                |  64|  32|    4|          0|
    |v84_7_addr_reg_685                |  64|  32|    4|          0|
    |v84_8_addr_reg_691                |  64|  32|    4|          0|
    |v84_9_addr_reg_697                |  64|  32|    4|          0|
    |v84_addr_reg_643                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1319| 576|  235|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_2399_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_2399_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_2399_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_2399_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|v84_15_address0      |  out|    4|   ap_memory|                                  v84_15|         array|
|v84_15_ce0           |  out|    1|   ap_memory|                                  v84_15|         array|
|v84_15_we0           |  out|    1|   ap_memory|                                  v84_15|         array|
|v84_15_d0            |  out|   32|   ap_memory|                                  v84_15|         array|
|v84_15_address1      |  out|    4|   ap_memory|                                  v84_15|         array|
|v84_15_ce1           |  out|    1|   ap_memory|                                  v84_15|         array|
|v84_15_q1            |   in|   32|   ap_memory|                                  v84_15|         array|
|v84_14_address0      |  out|    4|   ap_memory|                                  v84_14|         array|
|v84_14_ce0           |  out|    1|   ap_memory|                                  v84_14|         array|
|v84_14_we0           |  out|    1|   ap_memory|                                  v84_14|         array|
|v84_14_d0            |  out|   32|   ap_memory|                                  v84_14|         array|
|v84_14_address1      |  out|    4|   ap_memory|                                  v84_14|         array|
|v84_14_ce1           |  out|    1|   ap_memory|                                  v84_14|         array|
|v84_14_q1            |   in|   32|   ap_memory|                                  v84_14|         array|
|v84_13_address0      |  out|    4|   ap_memory|                                  v84_13|         array|
|v84_13_ce0           |  out|    1|   ap_memory|                                  v84_13|         array|
|v84_13_we0           |  out|    1|   ap_memory|                                  v84_13|         array|
|v84_13_d0            |  out|   32|   ap_memory|                                  v84_13|         array|
|v84_13_address1      |  out|    4|   ap_memory|                                  v84_13|         array|
|v84_13_ce1           |  out|    1|   ap_memory|                                  v84_13|         array|
|v84_13_q1            |   in|   32|   ap_memory|                                  v84_13|         array|
|v84_12_address0      |  out|    4|   ap_memory|                                  v84_12|         array|
|v84_12_ce0           |  out|    1|   ap_memory|                                  v84_12|         array|
|v84_12_we0           |  out|    1|   ap_memory|                                  v84_12|         array|
|v84_12_d0            |  out|   32|   ap_memory|                                  v84_12|         array|
|v84_12_address1      |  out|    4|   ap_memory|                                  v84_12|         array|
|v84_12_ce1           |  out|    1|   ap_memory|                                  v84_12|         array|
|v84_12_q1            |   in|   32|   ap_memory|                                  v84_12|         array|
|v84_11_address0      |  out|    4|   ap_memory|                                  v84_11|         array|
|v84_11_ce0           |  out|    1|   ap_memory|                                  v84_11|         array|
|v84_11_we0           |  out|    1|   ap_memory|                                  v84_11|         array|
|v84_11_d0            |  out|   32|   ap_memory|                                  v84_11|         array|
|v84_11_address1      |  out|    4|   ap_memory|                                  v84_11|         array|
|v84_11_ce1           |  out|    1|   ap_memory|                                  v84_11|         array|
|v84_11_q1            |   in|   32|   ap_memory|                                  v84_11|         array|
|v84_10_address0      |  out|    4|   ap_memory|                                  v84_10|         array|
|v84_10_ce0           |  out|    1|   ap_memory|                                  v84_10|         array|
|v84_10_we0           |  out|    1|   ap_memory|                                  v84_10|         array|
|v84_10_d0            |  out|   32|   ap_memory|                                  v84_10|         array|
|v84_10_address1      |  out|    4|   ap_memory|                                  v84_10|         array|
|v84_10_ce1           |  out|    1|   ap_memory|                                  v84_10|         array|
|v84_10_q1            |   in|   32|   ap_memory|                                  v84_10|         array|
|v84_9_address0       |  out|    4|   ap_memory|                                   v84_9|         array|
|v84_9_ce0            |  out|    1|   ap_memory|                                   v84_9|         array|
|v84_9_we0            |  out|    1|   ap_memory|                                   v84_9|         array|
|v84_9_d0             |  out|   32|   ap_memory|                                   v84_9|         array|
|v84_9_address1       |  out|    4|   ap_memory|                                   v84_9|         array|
|v84_9_ce1            |  out|    1|   ap_memory|                                   v84_9|         array|
|v84_9_q1             |   in|   32|   ap_memory|                                   v84_9|         array|
|v84_8_address0       |  out|    4|   ap_memory|                                   v84_8|         array|
|v84_8_ce0            |  out|    1|   ap_memory|                                   v84_8|         array|
|v84_8_we0            |  out|    1|   ap_memory|                                   v84_8|         array|
|v84_8_d0             |  out|   32|   ap_memory|                                   v84_8|         array|
|v84_8_address1       |  out|    4|   ap_memory|                                   v84_8|         array|
|v84_8_ce1            |  out|    1|   ap_memory|                                   v84_8|         array|
|v84_8_q1             |   in|   32|   ap_memory|                                   v84_8|         array|
|v84_7_address0       |  out|    4|   ap_memory|                                   v84_7|         array|
|v84_7_ce0            |  out|    1|   ap_memory|                                   v84_7|         array|
|v84_7_we0            |  out|    1|   ap_memory|                                   v84_7|         array|
|v84_7_d0             |  out|   32|   ap_memory|                                   v84_7|         array|
|v84_7_address1       |  out|    4|   ap_memory|                                   v84_7|         array|
|v84_7_ce1            |  out|    1|   ap_memory|                                   v84_7|         array|
|v84_7_q1             |   in|   32|   ap_memory|                                   v84_7|         array|
|v84_6_address0       |  out|    4|   ap_memory|                                   v84_6|         array|
|v84_6_ce0            |  out|    1|   ap_memory|                                   v84_6|         array|
|v84_6_we0            |  out|    1|   ap_memory|                                   v84_6|         array|
|v84_6_d0             |  out|   32|   ap_memory|                                   v84_6|         array|
|v84_6_address1       |  out|    4|   ap_memory|                                   v84_6|         array|
|v84_6_ce1            |  out|    1|   ap_memory|                                   v84_6|         array|
|v84_6_q1             |   in|   32|   ap_memory|                                   v84_6|         array|
|v84_5_address0       |  out|    4|   ap_memory|                                   v84_5|         array|
|v84_5_ce0            |  out|    1|   ap_memory|                                   v84_5|         array|
|v84_5_we0            |  out|    1|   ap_memory|                                   v84_5|         array|
|v84_5_d0             |  out|   32|   ap_memory|                                   v84_5|         array|
|v84_5_address1       |  out|    4|   ap_memory|                                   v84_5|         array|
|v84_5_ce1            |  out|    1|   ap_memory|                                   v84_5|         array|
|v84_5_q1             |   in|   32|   ap_memory|                                   v84_5|         array|
|v84_4_address0       |  out|    4|   ap_memory|                                   v84_4|         array|
|v84_4_ce0            |  out|    1|   ap_memory|                                   v84_4|         array|
|v84_4_we0            |  out|    1|   ap_memory|                                   v84_4|         array|
|v84_4_d0             |  out|   32|   ap_memory|                                   v84_4|         array|
|v84_4_address1       |  out|    4|   ap_memory|                                   v84_4|         array|
|v84_4_ce1            |  out|    1|   ap_memory|                                   v84_4|         array|
|v84_4_q1             |   in|   32|   ap_memory|                                   v84_4|         array|
|v84_3_address0       |  out|    4|   ap_memory|                                   v84_3|         array|
|v84_3_ce0            |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_we0            |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_d0             |  out|   32|   ap_memory|                                   v84_3|         array|
|v84_3_address1       |  out|    4|   ap_memory|                                   v84_3|         array|
|v84_3_ce1            |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_q1             |   in|   32|   ap_memory|                                   v84_3|         array|
|v84_2_address0       |  out|    4|   ap_memory|                                   v84_2|         array|
|v84_2_ce0            |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_we0            |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_d0             |  out|   32|   ap_memory|                                   v84_2|         array|
|v84_2_address1       |  out|    4|   ap_memory|                                   v84_2|         array|
|v84_2_ce1            |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_q1             |   in|   32|   ap_memory|                                   v84_2|         array|
|v84_1_address0       |  out|    4|   ap_memory|                                   v84_1|         array|
|v84_1_ce0            |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_we0            |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_d0             |  out|   32|   ap_memory|                                   v84_1|         array|
|v84_1_address1       |  out|    4|   ap_memory|                                   v84_1|         array|
|v84_1_ce1            |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_q1             |   in|   32|   ap_memory|                                   v84_1|         array|
|v84_address0         |  out|    4|   ap_memory|                                     v84|         array|
|v84_ce0              |  out|    1|   ap_memory|                                     v84|         array|
|v84_we0              |  out|    1|   ap_memory|                                     v84|         array|
|v84_d0               |  out|   32|   ap_memory|                                     v84|         array|
|v84_address1         |  out|    4|   ap_memory|                                     v84|         array|
|v84_ce1              |  out|    1|   ap_memory|                                     v84|         array|
|v84_q1               |   in|   32|   ap_memory|                                     v84|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

