;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit OnChipMemory : 
  module OnChipMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2]}
    
    io is invalid
    io is invalid
    cmem chipMem : UInt<8>[4][8192]
<<<<<<< HEAD
    reg _T_192 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_192 <= io.port[0].req.valid @[memory.scala 62:45]
    io.port[0].resp.valid <= _T_192 @[memory.scala 62:39]
    io.port[0].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_194 = bits(io.port[0].req.bits.addr, 1, 0) @[memory.scala 71:62]
    node _T_196 = cat(_T_194, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_198 : UInt, clock @[memory.scala 75:37]
    node _T_200 = dshr(io.port[0].req.bits.addr, UInt<2>("h02")) @[memory.scala 77:44]
    wire _T_204 : UInt<8>[4] @[memory.scala 78:39]
    _T_204 is invalid @[memory.scala 78:39]
    wire _T_207 : UInt @[memory.scala 79:39]
    _T_207 is invalid @[memory.scala 79:39]
    node _T_208 = bits(_T_200, 12, 0)
    read mport _T_209 = chipMem[_T_208], clock
    _T_204[0] <= _T_209[0] @[memory.scala 88:36]
    _T_204[1] <= _T_209[1] @[memory.scala 88:36]
    _T_204[2] <= _T_209[2] @[memory.scala 88:36]
    _T_204[3] <= _T_209[3] @[memory.scala 88:36]
    node _T_211 = cat(_T_204[1], _T_204[0]) @[memory.scala 90:62]
    node _T_212 = cat(_T_204[3], _T_204[2]) @[memory.scala 90:62]
    node _T_213 = cat(_T_212, _T_211) @[memory.scala 90:62]
    node _T_214 = dshr(_T_213, _T_196) @[memory.scala 90:69]
    node _T_226 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 162:49]
    node _T_227 = bits(_T_214, 15, 15) @[memory.scala 162:76]
    node _T_228 = bits(_T_227, 0, 0) @[Bitwise.scala 71:15]
    node _T_231 = mux(_T_228, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_232 = bits(_T_214, 15, 0) @[memory.scala 162:88]
    node _T_233 = cat(_T_231, _T_232) @[Cat.scala 30:58]
    node _T_234 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 163:49]
    node _T_239 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_240 = bits(_T_214, 15, 0) @[memory.scala 163:88]
    node _T_241 = cat(_T_239, _T_240) @[Cat.scala 30:58]
    node _T_242 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 164:49]
    node _T_243 = bits(_T_214, 7, 7) @[memory.scala 164:76]
    node _T_244 = bits(_T_243, 0, 0) @[Bitwise.scala 71:15]
    node _T_247 = mux(_T_244, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_248 = bits(_T_214, 7, 0) @[memory.scala 164:88]
    node _T_249 = cat(_T_247, _T_248) @[Cat.scala 30:58]
    node _T_250 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 165:49]
    node _T_255 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_256 = bits(_T_214, 7, 0) @[memory.scala 165:88]
    node _T_257 = cat(_T_255, _T_256) @[Cat.scala 30:58]
    node _T_258 = bits(_T_214, 31, 0) @[memory.scala 166:88]
    node _T_259 = mux(_T_250, _T_257, _T_258) @[memory.scala 165:44]
    node _T_260 = mux(_T_242, _T_249, _T_259) @[memory.scala 164:44]
    node _T_261 = mux(_T_234, _T_241, _T_260) @[memory.scala 163:44]
    node _T_262 = mux(_T_226, _T_233, _T_261) @[memory.scala 162:44]
    _T_207 <= _T_262 @[memory.scala 90:36]
    io.port[0].resp.bits.data <= _T_207 @[memory.scala 94:43]
    node _T_263 = eq(io.port[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 97:43]
    node _T_264 = and(io.port[0].req.valid, _T_263) @[memory.scala 97:33]
    when _T_264 : @[memory.scala 98:17]
      node _T_265 = eq(io.port[0].req.bits.typ, UInt<3>("h03")) @[memory.scala 123:46]
      node _T_266 = eq(io.port[0].req.bits.typ, UInt<3>("h07")) @[memory.scala 123:64]
      node _T_267 = or(_T_265, _T_266) @[memory.scala 123:56]
      node _T_268 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 124:46]
      node _T_269 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 124:64]
      node _T_270 = or(_T_268, _T_269) @[memory.scala 124:56]
      node _T_271 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 125:46]
      node _T_272 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 125:64]
      node _T_273 = or(_T_271, _T_272) @[memory.scala 125:56]
      wire _T_277 : UInt<8>[4] @[memory.scala 127:45]
      _T_277 is invalid @[memory.scala 127:45]
      node _T_279 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 128:58]
      node _T_280 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 128:69]
      node _T_281 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 128:80]
      node _T_282 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 128:91]
      wire _T_290 : UInt<8>[4] @[memory.scala 128:54]
      _T_290 is invalid @[memory.scala 128:54]
      _T_290[0] <= _T_279 @[memory.scala 128:54]
      _T_290[1] <= _T_280 @[memory.scala 128:54]
      _T_290[2] <= _T_281 @[memory.scala 128:54]
      _T_290[3] <= _T_282 @[memory.scala 128:54]
      node _T_297 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_298 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 129:69]
      node _T_299 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_300 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 129:91]
      wire _T_308 : UInt<8>[4] @[memory.scala 129:54]
      _T_308 is invalid @[memory.scala 129:54]
      _T_308[0] <= _T_297 @[memory.scala 129:54]
      _T_308[1] <= _T_298 @[memory.scala 129:54]
      _T_308[2] <= _T_299 @[memory.scala 129:54]
      _T_308[3] <= _T_300 @[memory.scala 129:54]
      node _T_315 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 130:64]
      node _T_316 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 130:75]
      node _T_317 = bits(io.port[0].req.bits.data, 23, 16) @[memory.scala 130:86]
      node _T_318 = bits(io.port[0].req.bits.data, 31, 24) @[memory.scala 130:98]
      wire _T_326 : UInt<8>[4] @[memory.scala 130:60]
      _T_326 is invalid @[memory.scala 130:60]
      _T_326[0] <= _T_315 @[memory.scala 130:60]
      _T_326[1] <= _T_316 @[memory.scala 130:60]
      _T_326[2] <= _T_317 @[memory.scala 130:60]
      _T_326[3] <= _T_318 @[memory.scala 130:60]
      node _T_333 = mux(_T_270, _T_308, _T_326) @[memory.scala 129:44]
      node _T_340 = mux(_T_273, _T_290, _T_333) @[memory.scala 128:44]
      _T_277[0] <= _T_340[0] @[memory.scala 128:33]
      _T_277[1] <= _T_340[1] @[memory.scala 128:33]
      _T_277[2] <= _T_340[2] @[memory.scala 128:33]
      _T_277[3] <= _T_340[3] @[memory.scala 128:33]
      node _T_347 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 151:49]
      node _T_348 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 151:65]
      node _T_349 = or(_T_347, _T_348) @[memory.scala 151:58]
      node _T_351 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 152:49]
      node _T_352 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 152:65]
      node _T_353 = or(_T_351, _T_352) @[memory.scala 152:58]
      node _T_356 = mux(_T_353, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 152:44]
      node _T_357 = mux(_T_349, UInt<4>("h03"), _T_356) @[memory.scala 151:44]
      node _T_358 = dshl(_T_357, _T_194) @[memory.scala 101:59]
      node _T_359 = bits(_T_358, 3, 0) @[memory.scala 101:77]
      node _T_360 = bits(_T_359, 0, 0) @[memory.scala 101:84]
      node _T_361 = bits(_T_359, 1, 1) @[memory.scala 101:84]
      node _T_362 = bits(_T_359, 2, 2) @[memory.scala 101:84]
      node _T_363 = bits(_T_359, 3, 3) @[memory.scala 101:84]
      node _T_364 = bits(_T_200, 12, 0)
      write mport _T_365 = chipMem[_T_364], clock
      when _T_360 :
        _T_365[0] <= _T_277[0]
        skip
      when _T_361 :
        _T_365[1] <= _T_277[1]
        skip
      when _T_362 :
        _T_365[2] <= _T_277[2]
        skip
      when _T_363 :
        _T_365[3] <= _T_277[3]
        skip
      skip @[memory.scala 98:17]
    node _T_367 = eq(io.port[0].req.bits.fcn, UInt<1>("h00")) @[memory.scala 107:48]
    node _T_368 = and(io.port[0].req.valid, _T_367) @[memory.scala 107:38]
    node _T_370 = eq(_T_264, UInt<1>("h00")) @[memory.scala 98:17]
    node _T_371 = and(_T_370, _T_368) @[memory.scala 108:17]
    when _T_371 : @[memory.scala 108:17]
      _T_198 <= _T_200 @[memory.scala 109:37]
      skip @[memory.scala 108:17]
    reg _T_373 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_373 <= io.port[1].req.valid @[memory.scala 62:45]
    io.port[1].resp.valid <= _T_373 @[memory.scala 62:39]
    io.port[1].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_375 = bits(io.port[1].req.bits.addr, 1, 0) @[memory.scala 71:62]
    node _T_377 = cat(_T_375, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_379 : UInt, clock @[memory.scala 75:37]
    node _T_381 = dshr(io.port[1].req.bits.addr, UInt<2>("h02")) @[memory.scala 77:44]
    wire _T_385 : UInt<8>[4] @[memory.scala 78:39]
    _T_385 is invalid @[memory.scala 78:39]
    wire _T_388 : UInt @[memory.scala 79:39]
    _T_388 is invalid @[memory.scala 79:39]
    node _T_389 = bits(_T_381, 12, 0)
    read mport _T_390 = chipMem[_T_389], clock
    _T_385[0] <= _T_390[0] @[memory.scala 88:36]
    _T_385[1] <= _T_390[1] @[memory.scala 88:36]
    _T_385[2] <= _T_390[2] @[memory.scala 88:36]
    _T_385[3] <= _T_390[3] @[memory.scala 88:36]
    node _T_392 = cat(_T_385[1], _T_385[0]) @[memory.scala 90:62]
    node _T_393 = cat(_T_385[3], _T_385[2]) @[memory.scala 90:62]
    node _T_394 = cat(_T_393, _T_392) @[memory.scala 90:62]
    node _T_395 = dshr(_T_394, _T_377) @[memory.scala 90:69]
    node _T_396 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 162:49]
    node _T_397 = bits(_T_395, 15, 15) @[memory.scala 162:76]
    node _T_398 = bits(_T_397, 0, 0) @[Bitwise.scala 71:15]
    node _T_401 = mux(_T_398, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_402 = bits(_T_395, 15, 0) @[memory.scala 162:88]
    node _T_403 = cat(_T_401, _T_402) @[Cat.scala 30:58]
    node _T_404 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 163:49]
    node _T_409 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_410 = bits(_T_395, 15, 0) @[memory.scala 163:88]
    node _T_411 = cat(_T_409, _T_410) @[Cat.scala 30:58]
    node _T_412 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 164:49]
    node _T_413 = bits(_T_395, 7, 7) @[memory.scala 164:76]
    node _T_414 = bits(_T_413, 0, 0) @[Bitwise.scala 71:15]
    node _T_417 = mux(_T_414, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_418 = bits(_T_395, 7, 0) @[memory.scala 164:88]
    node _T_419 = cat(_T_417, _T_418) @[Cat.scala 30:58]
    node _T_420 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 165:49]
    node _T_425 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_426 = bits(_T_395, 7, 0) @[memory.scala 165:88]
    node _T_427 = cat(_T_425, _T_426) @[Cat.scala 30:58]
    node _T_428 = bits(_T_395, 31, 0) @[memory.scala 166:88]
    node _T_429 = mux(_T_420, _T_427, _T_428) @[memory.scala 165:44]
    node _T_430 = mux(_T_412, _T_419, _T_429) @[memory.scala 164:44]
    node _T_431 = mux(_T_404, _T_411, _T_430) @[memory.scala 163:44]
    node _T_432 = mux(_T_396, _T_403, _T_431) @[memory.scala 162:44]
    _T_388 <= _T_432 @[memory.scala 90:36]
    io.port[1].resp.bits.data <= _T_388 @[memory.scala 94:43]
    node _T_433 = eq(io.port[1].req.bits.fcn, UInt<1>("h01")) @[memory.scala 97:43]
    node _T_434 = and(io.port[1].req.valid, _T_433) @[memory.scala 97:33]
    when _T_434 : @[memory.scala 98:17]
      node _T_435 = eq(io.port[1].req.bits.typ, UInt<3>("h03")) @[memory.scala 123:46]
      node _T_436 = eq(io.port[1].req.bits.typ, UInt<3>("h07")) @[memory.scala 123:64]
      node _T_437 = or(_T_435, _T_436) @[memory.scala 123:56]
      node _T_438 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 124:46]
      node _T_439 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 124:64]
      node _T_440 = or(_T_438, _T_439) @[memory.scala 124:56]
      node _T_441 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 125:46]
      node _T_442 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 125:64]
      node _T_443 = or(_T_441, _T_442) @[memory.scala 125:56]
      wire _T_447 : UInt<8>[4] @[memory.scala 127:45]
      _T_447 is invalid @[memory.scala 127:45]
      node _T_449 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 128:58]
      node _T_450 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 128:69]
      node _T_451 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 128:80]
      node _T_452 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 128:91]
      wire _T_460 : UInt<8>[4] @[memory.scala 128:54]
      _T_460 is invalid @[memory.scala 128:54]
      _T_460[0] <= _T_449 @[memory.scala 128:54]
      _T_460[1] <= _T_450 @[memory.scala 128:54]
      _T_460[2] <= _T_451 @[memory.scala 128:54]
      _T_460[3] <= _T_452 @[memory.scala 128:54]
      node _T_467 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_468 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 129:69]
      node _T_469 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_470 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 129:91]
      wire _T_478 : UInt<8>[4] @[memory.scala 129:54]
      _T_478 is invalid @[memory.scala 129:54]
      _T_478[0] <= _T_467 @[memory.scala 129:54]
      _T_478[1] <= _T_468 @[memory.scala 129:54]
      _T_478[2] <= _T_469 @[memory.scala 129:54]
      _T_478[3] <= _T_470 @[memory.scala 129:54]
      node _T_485 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 130:64]
      node _T_486 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 130:75]
      node _T_487 = bits(io.port[1].req.bits.data, 23, 16) @[memory.scala 130:86]
      node _T_488 = bits(io.port[1].req.bits.data, 31, 24) @[memory.scala 130:98]
      wire _T_496 : UInt<8>[4] @[memory.scala 130:60]
      _T_496 is invalid @[memory.scala 130:60]
      _T_496[0] <= _T_485 @[memory.scala 130:60]
      _T_496[1] <= _T_486 @[memory.scala 130:60]
      _T_496[2] <= _T_487 @[memory.scala 130:60]
      _T_496[3] <= _T_488 @[memory.scala 130:60]
      node _T_503 = mux(_T_440, _T_478, _T_496) @[memory.scala 129:44]
      node _T_510 = mux(_T_443, _T_460, _T_503) @[memory.scala 128:44]
      _T_447[0] <= _T_510[0] @[memory.scala 128:33]
      _T_447[1] <= _T_510[1] @[memory.scala 128:33]
      _T_447[2] <= _T_510[2] @[memory.scala 128:33]
      _T_447[3] <= _T_510[3] @[memory.scala 128:33]
      node _T_517 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 151:49]
      node _T_518 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 151:65]
      node _T_519 = or(_T_517, _T_518) @[memory.scala 151:58]
      node _T_521 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 152:49]
      node _T_522 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 152:65]
      node _T_523 = or(_T_521, _T_522) @[memory.scala 152:58]
      node _T_526 = mux(_T_523, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 152:44]
      node _T_527 = mux(_T_519, UInt<4>("h03"), _T_526) @[memory.scala 151:44]
      node _T_528 = dshl(_T_527, _T_375) @[memory.scala 101:59]
      node _T_529 = bits(_T_528, 3, 0) @[memory.scala 101:77]
      node _T_530 = bits(_T_529, 0, 0) @[memory.scala 101:84]
      node _T_531 = bits(_T_529, 1, 1) @[memory.scala 101:84]
      node _T_532 = bits(_T_529, 2, 2) @[memory.scala 101:84]
      node _T_533 = bits(_T_529, 3, 3) @[memory.scala 101:84]
      node _T_534 = bits(_T_381, 12, 0)
      write mport _T_535 = chipMem[_T_534], clock
      when _T_530 :
        _T_535[0] <= _T_447[0]
        skip
      when _T_531 :
        _T_535[1] <= _T_447[1]
        skip
      when _T_532 :
        _T_535[2] <= _T_447[2]
        skip
      when _T_533 :
        _T_535[3] <= _T_447[3]
        skip
      skip @[memory.scala 98:17]
    node _T_537 = eq(io.port[1].req.bits.fcn, UInt<1>("h00")) @[memory.scala 107:48]
    node _T_538 = and(io.port[1].req.valid, _T_537) @[memory.scala 107:38]
    node _T_540 = eq(_T_434, UInt<1>("h00")) @[memory.scala 98:17]
    node _T_541 = and(_T_540, _T_538) @[memory.scala 108:17]
    when _T_541 : @[memory.scala 108:17]
      _T_379 <= _T_381 @[memory.scala 109:37]
=======
    reg _T_191 : UInt<1>, clock @[memory.scala 62:45]
    _T_191 <= io.port[0].req.valid @[memory.scala 62:45]
    io.port[0].resp.valid <= _T_191 @[memory.scala 62:39]
    io.port[0].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_193 = bits(io.port[0].req.bits.addr, 1, 0) @[memory.scala 71:62]
    node _T_195 = cat(_T_193, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_197 : UInt, clock @[memory.scala 75:37]
    node _T_199 = dshr(io.port[0].req.bits.addr, UInt<2>("h02")) @[memory.scala 77:44]
    wire _T_203 : UInt<8>[4] @[memory.scala 78:39]
    _T_203 is invalid @[memory.scala 78:39]
    wire _T_206 : UInt @[memory.scala 79:39]
    _T_206 is invalid @[memory.scala 79:39]
    node _T_207 = bits(_T_199, 12, 0)
    read mport _T_208 = chipMem[_T_207], clock
    _T_203[0] <= _T_208[0] @[memory.scala 88:36]
    _T_203[1] <= _T_208[1] @[memory.scala 88:36]
    _T_203[2] <= _T_208[2] @[memory.scala 88:36]
    _T_203[3] <= _T_208[3] @[memory.scala 88:36]
    node _T_210 = cat(_T_203[1], _T_203[0]) @[memory.scala 90:62]
    node _T_211 = cat(_T_203[3], _T_203[2]) @[memory.scala 90:62]
    node _T_212 = cat(_T_211, _T_210) @[memory.scala 90:62]
    node _T_213 = dshr(_T_212, _T_195) @[memory.scala 90:69]
    node _T_225 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 165:49]
    node _T_226 = bits(_T_213, 15, 15) @[memory.scala 165:76]
    node _T_227 = bits(_T_226, 0, 0) @[Bitwise.scala 71:15]
    node _T_230 = mux(_T_227, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_231 = bits(_T_213, 15, 0) @[memory.scala 165:88]
    node _T_232 = cat(_T_230, _T_231) @[Cat.scala 30:58]
    node _T_233 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 166:49]
    node _T_238 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_239 = bits(_T_213, 15, 0) @[memory.scala 166:88]
    node _T_240 = cat(_T_238, _T_239) @[Cat.scala 30:58]
    node _T_241 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 167:49]
    node _T_242 = bits(_T_213, 7, 7) @[memory.scala 167:76]
    node _T_243 = bits(_T_242, 0, 0) @[Bitwise.scala 71:15]
    node _T_246 = mux(_T_243, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_247 = bits(_T_213, 7, 0) @[memory.scala 167:88]
    node _T_248 = cat(_T_246, _T_247) @[Cat.scala 30:58]
    node _T_249 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 168:49]
    node _T_254 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_255 = bits(_T_213, 7, 0) @[memory.scala 168:88]
    node _T_256 = cat(_T_254, _T_255) @[Cat.scala 30:58]
    node _T_257 = bits(_T_213, 31, 0) @[memory.scala 169:88]
    node _T_258 = mux(_T_249, _T_256, _T_257) @[memory.scala 168:44]
    node _T_259 = mux(_T_241, _T_248, _T_258) @[memory.scala 167:44]
    node _T_260 = mux(_T_233, _T_240, _T_259) @[memory.scala 166:44]
    node _T_261 = mux(_T_225, _T_232, _T_260) @[memory.scala 165:44]
    _T_206 <= _T_261 @[memory.scala 90:36]
    io.port[0].resp.bits.data <= _T_206 @[memory.scala 94:43]
    node _T_262 = eq(io.port[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 97:43]
    node _T_263 = and(io.port[0].req.valid, _T_262) @[memory.scala 97:33]
    when _T_263 : @[memory.scala 98:17]
      wire _T_267 : UInt<8>[4] @[memory.scala 123:45]
      _T_267 is invalid @[memory.scala 123:45]
      node _T_270 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 124:64]
      node _T_271 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 124:75]
      node _T_272 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 124:86]
      node _T_273 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 124:97]
      wire _T_281 : UInt<8>[4] @[memory.scala 124:60]
      _T_281 is invalid @[memory.scala 124:60]
      _T_281[0] <= _T_270 @[memory.scala 124:60]
      _T_281[1] <= _T_271 @[memory.scala 124:60]
      _T_281[2] <= _T_272 @[memory.scala 124:60]
      _T_281[3] <= _T_273 @[memory.scala 124:60]
      node _T_289 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 125:64]
      node _T_290 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 125:75]
      node _T_291 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 125:86]
      node _T_292 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 125:97]
      wire _T_300 : UInt<8>[4] @[memory.scala 125:60]
      _T_300 is invalid @[memory.scala 125:60]
      _T_300[0] <= _T_289 @[memory.scala 125:60]
      _T_300[1] <= _T_290 @[memory.scala 125:60]
      _T_300[2] <= _T_291 @[memory.scala 125:60]
      _T_300[3] <= _T_292 @[memory.scala 125:60]
      node _T_307 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 126:64]
      node _T_308 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 126:75]
      node _T_309 = bits(io.port[0].req.bits.data, 23, 16) @[memory.scala 126:86]
      node _T_310 = bits(io.port[0].req.bits.data, 31, 24) @[memory.scala 126:98]
      wire _T_318 : UInt<8>[4] @[memory.scala 126:60]
      _T_318 is invalid @[memory.scala 126:60]
      _T_318[0] <= _T_307 @[memory.scala 126:60]
      _T_318[1] <= _T_308 @[memory.scala 126:60]
      _T_318[2] <= _T_309 @[memory.scala 126:60]
      _T_318[3] <= _T_310 @[memory.scala 126:60]
      node _T_325 = mux(UInt<1>("h00"), _T_300, _T_318) @[memory.scala 125:44]
      node _T_332 = mux(UInt<1>("h00"), _T_281, _T_325) @[memory.scala 124:44]
      _T_267[0] <= _T_332[0] @[memory.scala 124:33]
      _T_267[1] <= _T_332[1] @[memory.scala 124:33]
      _T_267[2] <= _T_332[2] @[memory.scala 124:33]
      _T_267[3] <= _T_332[3] @[memory.scala 124:33]
      node _T_339 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 154:49]
      node _T_340 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 154:65]
      node _T_341 = or(_T_339, _T_340) @[memory.scala 154:58]
      node _T_343 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 155:49]
      node _T_344 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 155:65]
      node _T_345 = or(_T_343, _T_344) @[memory.scala 155:58]
      node _T_348 = mux(_T_345, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 155:44]
      node _T_349 = mux(_T_341, UInt<4>("h03"), _T_348) @[memory.scala 154:44]
      node _T_350 = dshl(_T_349, _T_193) @[memory.scala 101:59]
      node _T_351 = bits(_T_350, 3, 0) @[memory.scala 101:77]
      node _T_352 = bits(_T_351, 0, 0) @[memory.scala 101:84]
      node _T_353 = bits(_T_351, 1, 1) @[memory.scala 101:84]
      node _T_354 = bits(_T_351, 2, 2) @[memory.scala 101:84]
      node _T_355 = bits(_T_351, 3, 3) @[memory.scala 101:84]
      node _T_356 = bits(_T_199, 12, 0)
      write mport _T_357 = chipMem[_T_356], clock
      when _T_352 :
        _T_357[0] <= _T_267[0]
        skip
      when _T_353 :
        _T_357[1] <= _T_267[1]
        skip
      when _T_354 :
        _T_357[2] <= _T_267[2]
        skip
      when _T_355 :
        _T_357[3] <= _T_267[3]
        skip
      skip @[memory.scala 98:17]
    node _T_359 = eq(io.port[0].req.bits.fcn, UInt<1>("h00")) @[memory.scala 107:48]
    node _T_360 = and(io.port[0].req.valid, _T_359) @[memory.scala 107:38]
    node _T_362 = eq(_T_263, UInt<1>("h00")) @[memory.scala 98:17]
    node _T_363 = and(_T_362, _T_360) @[memory.scala 108:17]
    when _T_363 : @[memory.scala 108:17]
      _T_197 <= _T_199 @[memory.scala 109:37]
      skip @[memory.scala 108:17]
    reg _T_364 : UInt<1>, clock @[memory.scala 62:45]
    _T_364 <= io.port[1].req.valid @[memory.scala 62:45]
    io.port[1].resp.valid <= _T_364 @[memory.scala 62:39]
    io.port[1].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_366 = bits(io.port[1].req.bits.addr, 1, 0) @[memory.scala 71:62]
    node _T_368 = cat(_T_366, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_370 : UInt, clock @[memory.scala 75:37]
    node _T_372 = dshr(io.port[1].req.bits.addr, UInt<2>("h02")) @[memory.scala 77:44]
    wire _T_376 : UInt<8>[4] @[memory.scala 78:39]
    _T_376 is invalid @[memory.scala 78:39]
    wire _T_379 : UInt @[memory.scala 79:39]
    _T_379 is invalid @[memory.scala 79:39]
    node _T_380 = bits(_T_372, 12, 0)
    read mport _T_381 = chipMem[_T_380], clock
    _T_376[0] <= _T_381[0] @[memory.scala 88:36]
    _T_376[1] <= _T_381[1] @[memory.scala 88:36]
    _T_376[2] <= _T_381[2] @[memory.scala 88:36]
    _T_376[3] <= _T_381[3] @[memory.scala 88:36]
    node _T_383 = cat(_T_376[1], _T_376[0]) @[memory.scala 90:62]
    node _T_384 = cat(_T_376[3], _T_376[2]) @[memory.scala 90:62]
    node _T_385 = cat(_T_384, _T_383) @[memory.scala 90:62]
    node _T_386 = dshr(_T_385, _T_368) @[memory.scala 90:69]
    node _T_387 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 165:49]
    node _T_388 = bits(_T_386, 15, 15) @[memory.scala 165:76]
    node _T_389 = bits(_T_388, 0, 0) @[Bitwise.scala 71:15]
    node _T_392 = mux(_T_389, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_393 = bits(_T_386, 15, 0) @[memory.scala 165:88]
    node _T_394 = cat(_T_392, _T_393) @[Cat.scala 30:58]
    node _T_395 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 166:49]
    node _T_400 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_401 = bits(_T_386, 15, 0) @[memory.scala 166:88]
    node _T_402 = cat(_T_400, _T_401) @[Cat.scala 30:58]
    node _T_403 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 167:49]
    node _T_404 = bits(_T_386, 7, 7) @[memory.scala 167:76]
    node _T_405 = bits(_T_404, 0, 0) @[Bitwise.scala 71:15]
    node _T_408 = mux(_T_405, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_409 = bits(_T_386, 7, 0) @[memory.scala 167:88]
    node _T_410 = cat(_T_408, _T_409) @[Cat.scala 30:58]
    node _T_411 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 168:49]
    node _T_416 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_417 = bits(_T_386, 7, 0) @[memory.scala 168:88]
    node _T_418 = cat(_T_416, _T_417) @[Cat.scala 30:58]
    node _T_419 = bits(_T_386, 31, 0) @[memory.scala 169:88]
    node _T_420 = mux(_T_411, _T_418, _T_419) @[memory.scala 168:44]
    node _T_421 = mux(_T_403, _T_410, _T_420) @[memory.scala 167:44]
    node _T_422 = mux(_T_395, _T_402, _T_421) @[memory.scala 166:44]
    node _T_423 = mux(_T_387, _T_394, _T_422) @[memory.scala 165:44]
    _T_379 <= _T_423 @[memory.scala 90:36]
    io.port[1].resp.bits.data <= _T_379 @[memory.scala 94:43]
    node _T_424 = eq(io.port[1].req.bits.fcn, UInt<1>("h01")) @[memory.scala 97:43]
    node _T_425 = and(io.port[1].req.valid, _T_424) @[memory.scala 97:33]
    when _T_425 : @[memory.scala 98:17]
      wire _T_429 : UInt<8>[4] @[memory.scala 123:45]
      _T_429 is invalid @[memory.scala 123:45]
      node _T_432 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 124:64]
      node _T_433 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 124:75]
      node _T_434 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 124:86]
      node _T_435 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 124:97]
      wire _T_443 : UInt<8>[4] @[memory.scala 124:60]
      _T_443 is invalid @[memory.scala 124:60]
      _T_443[0] <= _T_432 @[memory.scala 124:60]
      _T_443[1] <= _T_433 @[memory.scala 124:60]
      _T_443[2] <= _T_434 @[memory.scala 124:60]
      _T_443[3] <= _T_435 @[memory.scala 124:60]
      node _T_451 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 125:64]
      node _T_452 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 125:75]
      node _T_453 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 125:86]
      node _T_454 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 125:97]
      wire _T_462 : UInt<8>[4] @[memory.scala 125:60]
      _T_462 is invalid @[memory.scala 125:60]
      _T_462[0] <= _T_451 @[memory.scala 125:60]
      _T_462[1] <= _T_452 @[memory.scala 125:60]
      _T_462[2] <= _T_453 @[memory.scala 125:60]
      _T_462[3] <= _T_454 @[memory.scala 125:60]
      node _T_469 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 126:64]
      node _T_470 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 126:75]
      node _T_471 = bits(io.port[1].req.bits.data, 23, 16) @[memory.scala 126:86]
      node _T_472 = bits(io.port[1].req.bits.data, 31, 24) @[memory.scala 126:98]
      wire _T_480 : UInt<8>[4] @[memory.scala 126:60]
      _T_480 is invalid @[memory.scala 126:60]
      _T_480[0] <= _T_469 @[memory.scala 126:60]
      _T_480[1] <= _T_470 @[memory.scala 126:60]
      _T_480[2] <= _T_471 @[memory.scala 126:60]
      _T_480[3] <= _T_472 @[memory.scala 126:60]
      node _T_487 = mux(UInt<1>("h00"), _T_462, _T_480) @[memory.scala 125:44]
      node _T_494 = mux(UInt<1>("h00"), _T_443, _T_487) @[memory.scala 124:44]
      _T_429[0] <= _T_494[0] @[memory.scala 124:33]
      _T_429[1] <= _T_494[1] @[memory.scala 124:33]
      _T_429[2] <= _T_494[2] @[memory.scala 124:33]
      _T_429[3] <= _T_494[3] @[memory.scala 124:33]
      node _T_501 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 154:49]
      node _T_502 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 154:65]
      node _T_503 = or(_T_501, _T_502) @[memory.scala 154:58]
      node _T_505 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 155:49]
      node _T_506 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 155:65]
      node _T_507 = or(_T_505, _T_506) @[memory.scala 155:58]
      node _T_510 = mux(_T_507, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 155:44]
      node _T_511 = mux(_T_503, UInt<4>("h03"), _T_510) @[memory.scala 154:44]
      node _T_512 = dshl(_T_511, _T_366) @[memory.scala 101:59]
      node _T_513 = bits(_T_512, 3, 0) @[memory.scala 101:77]
      node _T_514 = bits(_T_513, 0, 0) @[memory.scala 101:84]
      node _T_515 = bits(_T_513, 1, 1) @[memory.scala 101:84]
      node _T_516 = bits(_T_513, 2, 2) @[memory.scala 101:84]
      node _T_517 = bits(_T_513, 3, 3) @[memory.scala 101:84]
      node _T_518 = bits(_T_372, 12, 0)
      write mport _T_519 = chipMem[_T_518], clock
      when _T_514 :
        _T_519[0] <= _T_429[0]
        skip
      when _T_515 :
        _T_519[1] <= _T_429[1]
        skip
      when _T_516 :
        _T_519[2] <= _T_429[2]
        skip
      when _T_517 :
        _T_519[3] <= _T_429[3]
        skip
      skip @[memory.scala 98:17]
    node _T_521 = eq(io.port[1].req.bits.fcn, UInt<1>("h00")) @[memory.scala 107:48]
    node _T_522 = and(io.port[1].req.valid, _T_521) @[memory.scala 107:38]
    node _T_524 = eq(_T_425, UInt<1>("h00")) @[memory.scala 98:17]
    node _T_525 = and(_T_524, _T_522) @[memory.scala 108:17]
    when _T_525 : @[memory.scala 108:17]
      _T_370 <= _T_372 @[memory.scala 109:37]
>>>>>>> eec3aa6ea81f82345af82fa6e7463534d263de38
      skip @[memory.scala 108:17]
    
