rom_1024x10b.v,verilog,xil_defaultlib,../../../../hs_dual_da.gen/sources_1/ip/rom_1024x10b/sim/rom_1024x10b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
