## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## 2024-01-24 : Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## DDR3 Pin Map, 1.2V VCCO
## ****************************************************************************

set_property PACKAGE_PIN F31 [get_ports {c2_ddr3_addr[0]}]
set_property PACKAGE_PIN F32 [get_ports {c2_ddr3_addr[1]}]
set_property PACKAGE_PIN L30 [get_ports {c2_ddr3_addr[2]}]
set_property PACKAGE_PIN L31 [get_ports {c2_ddr3_addr[3]}]
set_property PACKAGE_PIN H30 [get_ports {c2_ddr3_addr[4]}]
set_property PACKAGE_PIN H31 [get_ports {c2_ddr3_addr[5]}]
set_property PACKAGE_PIN G30 [get_ports {c2_ddr3_addr[6]}]
set_property PACKAGE_PIN F30 [get_ports {c2_ddr3_addr[7]}]
set_property PACKAGE_PIN K30 [get_ports {c2_ddr3_addr[8]}]
set_property PACKAGE_PIN C34 [get_ports {c2_ddr3_addr[9]}]
set_property PACKAGE_PIN C35 [get_ports {c2_ddr3_addr[10]}]
set_property PACKAGE_PIN B34 [get_ports {c2_ddr3_addr[11]}]
set_property PACKAGE_PIN B35 [get_ports {c2_ddr3_addr[12]}]
set_property PACKAGE_PIN A35 [get_ports {c2_ddr3_addr[13]}]
set_property PACKAGE_PIN A36 [get_ports {c2_ddr3_addr[14]}]

set_property PACKAGE_PIN B33 [get_ports {c2_ddr3_ba[0]}]
set_property PACKAGE_PIN A33 [get_ports {c2_ddr3_ba[1]}]
set_property PACKAGE_PIN F33 [get_ports {c2_ddr3_ba[2]}]

set_property PACKAGE_PIN E33 [get_ports {c2_ddr3_cke[0]}]
set_property PACKAGE_PIN E34 [get_ports {c2_ddr3_cs_n[0]}]

set_property PACKAGE_PIN D31 [get_ports {c2_ddr3_dm[0]}]
set_property PACKAGE_PIN L32 [get_ports {c2_ddr3_dm[1]}]
set_property PACKAGE_PIN E36 [get_ports {c2_ddr3_dm[2]}]
set_property PACKAGE_PIN J38 [get_ports {c2_ddr3_dm[3]}]


set_property PACKAGE_PIN E30 [get_ports {c2_ddr3_dq[0]}]
set_property PACKAGE_PIN E31 [get_ports {c2_ddr3_dq[1]}]
set_property PACKAGE_PIN C30 [get_ports {c2_ddr3_dq[2]}]
set_property PACKAGE_PIN C31 [get_ports {c2_ddr3_dq[3]}]
set_property PACKAGE_PIN A31 [get_ports {c2_ddr3_dq[4]}]
set_property PACKAGE_PIN A32 [get_ports {c2_ddr3_dq[5]}]
set_property PACKAGE_PIN B30 [get_ports {c2_ddr3_dq[6]}]
set_property PACKAGE_PIN A30 [get_ports {c2_ddr3_dq[7]}]
set_property PACKAGE_PIN K34 [get_ports {c2_ddr3_dq[8]}]
set_property PACKAGE_PIN K35 [get_ports {c2_ddr3_dq[9]}]
set_property PACKAGE_PIN K33 [get_ports {c2_ddr3_dq[10]}]
set_property PACKAGE_PIN J33 [get_ports {c2_ddr3_dq[11]}]
set_property PACKAGE_PIN G33 [get_ports {c2_ddr3_dq[12]}]
set_property PACKAGE_PIN G34 [get_ports {c2_ddr3_dq[13]}]
set_property PACKAGE_PIN G35 [get_ports {c2_ddr3_dq[14]}]
set_property PACKAGE_PIN F35 [get_ports {c2_ddr3_dq[15]}]
set_property PACKAGE_PIN D37 [get_ports {c2_ddr3_dq[16]}]
set_property PACKAGE_PIN D38 [get_ports {c2_ddr3_dq[17]}]
set_property PACKAGE_PIN E38 [get_ports {c2_ddr3_dq[18]}]
set_property PACKAGE_PIN E39 [get_ports {c2_ddr3_dq[19]}]
set_property PACKAGE_PIN B38 [get_ports {c2_ddr3_dq[20]}]
set_property PACKAGE_PIN A38 [get_ports {c2_ddr3_dq[21]}]
set_property PACKAGE_PIN B37 [get_ports {c2_ddr3_dq[22]}]
set_property PACKAGE_PIN A37 [get_ports {c2_ddr3_dq[23]}]
set_property PACKAGE_PIN G38 [get_ports {c2_ddr3_dq[24]}]
set_property PACKAGE_PIN F38 [get_ports {c2_ddr3_dq[25]}]
set_property PACKAGE_PIN L38 [get_ports {c2_ddr3_dq[26]}]
set_property PACKAGE_PIN K38 [get_ports {c2_ddr3_dq[27]}]
set_property PACKAGE_PIN H36 [get_ports {c2_ddr3_dq[28]}]
set_property PACKAGE_PIN G37 [get_ports {c2_ddr3_dq[29]}]
set_property PACKAGE_PIN F36 [get_ports {c2_ddr3_dq[30]}]
set_property PACKAGE_PIN F37 [get_ports {c2_ddr3_dq[31]}]

set_property PACKAGE_PIN C32 [get_ports {c2_ddr3_dqs_p[0]}]
set_property PACKAGE_PIN H34 [get_ports {c2_ddr3_dqs_p[1]}]
set_property PACKAGE_PIN C36 [get_ports {c2_ddr3_dqs_p[2]}]
set_property PACKAGE_PIN J36 [get_ports {c2_ddr3_dqs_p[3]}]

set_property PACKAGE_PIN B32 [get_ports {c2_ddr3_dqs_n[0]}]
set_property PACKAGE_PIN H35 [get_ports {c2_ddr3_dqs_n[1]}]
set_property PACKAGE_PIN C37 [get_ports {c2_ddr3_dqs_n[2]}]
set_property PACKAGE_PIN J37 [get_ports {c2_ddr3_dqs_n[3]}]

set_property PACKAGE_PIN D34 [get_ports {c2_ddr3_odt[0]}]
set_property PACKAGE_PIN E35 [get_ports c2_ddr3_reset_n]
set_property PACKAGE_PIN L33 [get_ports c2_ddr3_ras_n]
set_property PACKAGE_PIN D32 [get_ports c2_ddr3_cas_n]
set_property PACKAGE_PIN D33 [get_ports c2_ddr3_we_n]

set_property PACKAGE_PIN J31 [get_ports {ddrx_rtl_0_ck_p[0]}]
set_property PACKAGE_PIN J32 [get_ports {ddrx_rtl_0_ck_n[0]}]


set_property PACKAGE_PIN        H32    [get_ports {    c2_sys_clk_p         }]
set_property PACKAGE_PIN        G32    [get_ports {    c2_sys_clk_n         }]

set_property IOSTANDARD DIFF_SSTL135     [get_ports {    c2_sys_clk_p         }]
set_property IOSTANDARD DIFF_SSTL135     [get_ports {    c2_sys_clk_n         }]

create_clock -period 5.000 [get_ports c2_sys_clk_p]
