
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0__da1xguz/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_stitch_proj_1suyam_o/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_41n4rz7b/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_hhbk1nr2/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_4bk4sjx7/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_0_t1ai_8cp/project_StreamingDataflowPartition_1_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_l9foe8cr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_z_lng98z/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_bgalxhqz/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_0_58yzczm2/project_StreamingDataflowPartition_1_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DuplicateStreams_Batch_0_vinmockx/project_StreamingDataflowPartition_1_DuplicateStreams_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_qxmug126/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_u92k59ge/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_1_q6hhj1vs/project_StreamingDataflowPartition_1_FMPadding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DownSampler_0_1pvg69gf/project_StreamingDataflowPartition_1_DownSampler_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_1ffqmelb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_me00admu/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_bolu1tyk/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_x2hj4gub/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3_thkcezko/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_1_gfn7h4ir/project_StreamingDataflowPartition_1_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_2_91_2d6ya/project_StreamingDataflowPartition_1_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_e60ex7fd/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_2_97stx9fq/project_StreamingDataflowPartition_1_FMPadding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_1zu44tea/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_81sv901w/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zgvd69jx/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_3_aq88akbn/project_StreamingDataflowPartition_1_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_AddStreams_Batch_0_esdyy929/project_StreamingDataflowPartition_1_AddStreams_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_1_17q5x9tl/project_StreamingDataflowPartition_1_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DuplicateStreams_Batch_1_nw5u4d8s/project_StreamingDataflowPartition_1_DuplicateStreams_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_1aa34l9f/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9__a7l8pc9/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_3_7qisgpk9/project_StreamingDataflowPartition_1_FMPadding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DownSampler_1_ukcvk8uf/project_StreamingDataflowPartition_1_DownSampler_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_qq6h7iyk/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11_3vm_wetx/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_6p0i8tnt/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_y_aud7oz/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_h1vt56lf/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_4_twijtl6g/project_StreamingDataflowPartition_1_MatrixVectorActivation_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_5_m1wm0b4s/project_StreamingDataflowPartition_1_MatrixVectorActivation_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12_hxg1cllr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_4_ln7zfx_r/project_StreamingDataflowPartition_1_FMPadding_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_13_3xwot8ei/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_13/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_hnju22_q/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_7_b2gibl/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_6_5otmqxwq/project_StreamingDataflowPartition_1_MatrixVectorActivation_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_AddStreams_Batch_1_fi0z2vt3/project_StreamingDataflowPartition_1_AddStreams_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_2_4x11i4ml/project_StreamingDataflowPartition_1_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DuplicateStreams_Batch_2_o6lvxyfm/project_StreamingDataflowPartition_1_DuplicateStreams_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_14_c9hhbapp/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_14/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_15_y44hlg8u/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_15/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_5_y0ub8ryb/project_StreamingDataflowPartition_1_FMPadding_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_DownSampler_2_eawhew8d/project_StreamingDataflowPartition_1_DownSampler_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16_mkrjoq5x/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_17_pg5g38yx/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_17/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8__3a5976s/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_ndzoq7f9/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_9_gs31m3tp/project_StreamingDataflowPartition_1_StreamingFIFO_9/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_7_tzxue7rr/project_StreamingDataflowPartition_1_MatrixVectorActivation_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_8_gcsvvcfq/project_StreamingDataflowPartition_1_MatrixVectorActivation_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_18_zkaj67cb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_18/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_FMPadding_Batch_6_o17w3oog/project_StreamingDataflowPartition_1_FMPadding_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_19_xktsapas/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_19/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_6_wkrgfcjk/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_10_qroj_23c/project_StreamingDataflowPartition_1_StreamingFIFO_10/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_MatrixVectorActivation_9_3gqx377o/project_StreamingDataflowPartition_1_MatrixVectorActivation_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_AddStreams_Batch_2_yjsbwy13/project_StreamingDataflowPartition_1_AddStreams_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_3_mbkz810e/project_StreamingDataflowPartition_1_Thresholding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_11_osvh45vq/project_StreamingDataflowPartition_1_StreamingFIFO_11/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_stitch_proj_b_nwq6fe/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_yqdyd6xm/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_stitch_proj_rmj77hd_/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tool/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0.dcp' for cell 'top_i/StreamingDataflowPartition_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_idma0_0/top_idma0_0.dcp' for cell 'top_i/idma0'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/top_odma0_0.dcp' for cell 'top_i/odma0'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.dcp' for cell 'top_i/rst_zynq_ps_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.dcp' for cell 'top_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.dcp' for cell 'top_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0.dcp' for cell 'top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2938.211 ; gain = 0.000 ; free physical = 6969 ; free virtual = 39828
INFO: [Netlist 29-17] Analyzing 6132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Finished Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Finished Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Finished Parsing XDC File [/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
INFO: [Project 1-1714] 58 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.301 ; gain = 0.000 ; free physical = 6791 ; free virtual = 39650
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 172 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 380 instances

93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3130.301 ; gain = 192.094 ; free physical = 6791 ; free virtual = 39650
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3130.301 ; gain = 0.000 ; free physical = 6777 ; free virtual = 39636

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_100[3]_i_2 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_100[31]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_98[3]_i_2 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_98[31]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_5/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_102[3]_i_2 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_5/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/counter_internal_block_fu_138[31]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_6/inst/grp_ConvolutionInputGenerator_3u_64u_6u_6u_4u_2u_1u_ap_resource_lutram_s_fu_28/flow_control_loop_pipe_sequential_init_U/inp_fu_100[3]_i_2 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_6/inst/grp_ConvolutionInputGenerator_3u_64u_6u_6u_4u_2u_1u_ap_resource_lutram_s_fu_28/flow_control_loop_pipe_sequential_init_U/counter_internal_block_fu_128[31]_i_5, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_156/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_3930[0]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_156/flow_control_loop_pipe_sequential_init_U/sf_fu_246[31]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_81[16]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_81[16]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_11/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_13/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_13/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_17/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_17/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[191]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_19/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[383]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_19/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[383]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_1 into driver instance top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/inst/regslice_both_out_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[95]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 33 inverter(s) to 162 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129164d8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.039 ; gain = 524.738 ; free physical = 6196 ; free virtual = 39055
INFO: [Opt 31-389] Phase Retarget created 314 cells and removed 385 cells
INFO: [Opt 31-1021] In phase Retarget, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 28 load pin(s).
Phase 2 Constant propagation | Checksum: 1830af1da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.039 ; gain = 524.738 ; free physical = 6196 ; free virtual = 39055
INFO: [Opt 31-389] Phase Constant propagation created 317 cells and removed 3405 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d3fdd554

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.039 ; gain = 524.738 ; free physical = 6194 ; free virtual = 39053
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1309 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d3fdd554

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3687.055 ; gain = 556.754 ; free physical = 6193 ; free virtual = 39052
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d3fdd554

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3687.055 ; gain = 556.754 ; free physical = 6193 ; free virtual = 39052
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d3fdd554

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3687.055 ; gain = 556.754 ; free physical = 6191 ; free virtual = 39050
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             314  |             385  |                                             45  |
|  Constant propagation         |             317  |            3405  |                                             60  |
|  Sweep                        |               0  |            1309  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3687.055 ; gain = 0.000 ; free physical = 6191 ; free virtual = 39050
Ending Logic Optimization Task | Checksum: 11fb257de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3687.055 ; gain = 556.754 ; free physical = 6191 ; free virtual = 39050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3687.055 ; gain = 0.000 ; free physical = 6185 ; free virtual = 39045
Ending Netlist Obfuscation Task | Checksum: 11fb257de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3687.055 ; gain = 0.000 ; free physical = 6185 ; free virtual = 39045
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3687.055 ; gain = 556.754 ; free physical = 6185 ; free virtual = 39045
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3695.059 ; gain = 0.000 ; free physical = 6176 ; free virtual = 39037
INFO: [Common 17-1381] The checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3954.297 ; gain = 0.000 ; free physical = 5940 ; free virtual = 38816
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d85e3801

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3954.297 ; gain = 0.000 ; free physical = 5940 ; free virtual = 38816
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3954.297 ; gain = 0.000 ; free physical = 5940 ; free virtual = 38816

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e95faaab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3954.297 ; gain = 0.000 ; free physical = 5982 ; free virtual = 38858

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d4c22b99

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3981.980 ; gain = 27.684 ; free physical = 5913 ; free virtual = 38789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d4c22b99

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3981.980 ; gain = 27.684 ; free physical = 5913 ; free virtual = 38789
Phase 1 Placer Initialization | Checksum: d4c22b99

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3981.980 ; gain = 27.684 ; free physical = 5913 ; free virtual = 38789

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9f04cc9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4057.074 ; gain = 102.777 ; free physical = 5815 ; free virtual = 38690

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c0fa2f99

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4057.074 ; gain = 102.777 ; free physical = 5816 ; free virtual = 38691

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c0fa2f99

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4057.074 ; gain = 102.777 ; free physical = 5815 ; free virtual = 38691

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 41 LUTNM shape to break, 1369 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 37, two critical 4, total 41, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 643 nets or LUTs. Breaked 41 LUTs, combined 602 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4065.078 ; gain = 0.000 ; free physical = 5805 ; free virtual = 38681

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           41  |            602  |                   643  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           41  |            602  |                   643  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 101ba8bf4

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5783 ; free virtual = 38664
Phase 2.4 Global Placement Core | Checksum: 142f86865

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5778 ; free virtual = 38660
Phase 2 Global Placement | Checksum: 142f86865

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5804 ; free virtual = 38686

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10fe2d80e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:32 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5799 ; free virtual = 38680

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9dd5e1e5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5781 ; free virtual = 38662

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125e63f7c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:37 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5781 ; free virtual = 38662

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b562084

Time (s): cpu = 00:01:44 ; elapsed = 00:00:37 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5781 ; free virtual = 38662

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 71382475

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5787 ; free virtual = 38668

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: eaa4130a

Time (s): cpu = 00:02:07 ; elapsed = 00:00:50 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5718 ; free virtual = 38593

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 908fabea

Time (s): cpu = 00:02:08 ; elapsed = 00:00:52 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5717 ; free virtual = 38593

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1234e8ec1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:52 . Memory (MB): peak = 4065.078 ; gain = 110.781 ; free physical = 5717 ; free virtual = 38593

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bcc7c7fa

Time (s): cpu = 00:02:24 ; elapsed = 00:00:55 . Memory (MB): peak = 4095.098 ; gain = 140.801 ; free physical = 5703 ; free virtual = 38579
Phase 3 Detail Placement | Checksum: 1bcc7c7fa

Time (s): cpu = 00:02:24 ; elapsed = 00:00:56 . Memory (MB): peak = 4095.098 ; gain = 140.801 ; free physical = 5703 ; free virtual = 38579

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 234223d86

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-59.239 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b7cdf724

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4143.895 ; gain = 0.000 ; free physical = 5714 ; free virtual = 38590
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19e6827c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4143.895 ; gain = 0.000 ; free physical = 5714 ; free virtual = 38590
Phase 4.1.1.1 BUFG Insertion | Checksum: 234223d86

Time (s): cpu = 00:02:43 ; elapsed = 00:01:02 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5716 ; free virtual = 38591

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 143b9b176

Time (s): cpu = 00:03:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5685 ; free virtual = 38560

Time (s): cpu = 00:03:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5685 ; free virtual = 38560
Phase 4.1 Post Commit Optimization | Checksum: 143b9b176

Time (s): cpu = 00:03:03 ; elapsed = 00:01:22 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5685 ; free virtual = 38560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143b9b176

Time (s): cpu = 00:03:04 ; elapsed = 00:01:22 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5686 ; free virtual = 38561

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 143b9b176

Time (s): cpu = 00:03:04 ; elapsed = 00:01:22 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5687 ; free virtual = 38562
Phase 4.3 Placer Reporting | Checksum: 143b9b176

Time (s): cpu = 00:03:04 ; elapsed = 00:01:23 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5687 ; free virtual = 38562

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4143.895 ; gain = 0.000 ; free physical = 5687 ; free virtual = 38562

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5687 ; free virtual = 38562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1631c8467

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5687 ; free virtual = 38562
Ending Placer Task | Checksum: 14f890aa4

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5687 ; free virtual = 38562
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:24 . Memory (MB): peak = 4143.895 ; gain = 189.598 ; free physical = 5782 ; free virtual = 38657
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4159.902 ; gain = 8.004 ; free physical = 5633 ; free virtual = 38639
INFO: [Common 17-1381] The checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4167.906 ; gain = 24.012 ; free physical = 5738 ; free virtual = 38638
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4167.906 ; gain = 0.000 ; free physical = 5725 ; free virtual = 38627
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4167.906 ; gain = 0.000 ; free physical = 5728 ; free virtual = 38631
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4171.777 ; gain = 3.871 ; free physical = 5571 ; free virtual = 38601
INFO: [Common 17-1381] The checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4171.777 ; gain = 3.871 ; free physical = 5679 ; free virtual = 38604
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9cba960b ConstDB: 0 ShapeSum: b2ce7499 RouteDB: 0
Post Restoration Checksum: NetGraph: 21d98ca9 NumContArr: 70d4b514 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 92ae41bd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 4215.566 ; gain = 0.000 ; free physical = 5565 ; free virtual = 38490

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 92ae41bd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 4215.566 ; gain = 0.000 ; free physical = 5530 ; free virtual = 38455

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 92ae41bd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 4215.566 ; gain = 0.000 ; free physical = 5530 ; free virtual = 38455
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14e59da26

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 4276.711 ; gain = 61.145 ; free physical = 5501 ; free virtual = 38426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.623  | TNS=0.000  | WHS=-0.203 | THS=-479.678|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 69578
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 69578
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12882e592

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 4276.711 ; gain = 61.145 ; free physical = 5497 ; free virtual = 38422

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12882e592

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 4276.711 ; gain = 61.145 ; free physical = 5497 ; free virtual = 38422
Phase 3 Initial Routing | Checksum: 1a4bd061a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 4281.711 ; gain = 66.145 ; free physical = 5479 ; free virtual = 38404

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8806
 Number of Nodes with overlaps = 2055
 Number of Nodes with overlaps = 986
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.382 | TNS=-11.997| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e9f86d6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5480 ; free virtual = 38405

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 559
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.402 | TNS=-16.823| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 217eb2171

Time (s): cpu = 00:02:47 ; elapsed = 00:01:26 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5484 ; free virtual = 38409
Phase 4 Rip-up And Reroute | Checksum: 217eb2171

Time (s): cpu = 00:02:47 ; elapsed = 00:01:26 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5484 ; free virtual = 38409

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d347749

Time (s): cpu = 00:02:51 ; elapsed = 00:01:27 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5483 ; free virtual = 38408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.251 | TNS=-3.904 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e3b69a1b

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5480 ; free virtual = 38405

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e3b69a1b

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5480 ; free virtual = 38405
Phase 5 Delay and Skew Optimization | Checksum: 1e3b69a1b

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5480 ; free virtual = 38405

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152449e04

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5479 ; free virtual = 38404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-3.620 | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ddc4b2e

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5479 ; free virtual = 38404
Phase 6 Post Hold Fix | Checksum: 16ddc4b2e

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5479 ; free virtual = 38404

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 144c29e48

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5482 ; free virtual = 38407
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-3.620 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 144c29e48

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5482 ; free virtual = 38407

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.04 %
  Global Horizontal Routing Utilization  = 20.1612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y63 -> INT_L_X58Y63
   INT_L_X58Y61 -> INT_L_X58Y61
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 144c29e48

Time (s): cpu = 00:03:06 ; elapsed = 00:01:32 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5482 ; free virtual = 38407

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 144c29e48

Time (s): cpu = 00:03:06 ; elapsed = 00:01:32 . Memory (MB): peak = 4297.781 ; gain = 82.215 ; free physical = 5482 ; free virtual = 38407

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: fb59a91a

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 4313.789 ; gain = 98.223 ; free physical = 5469 ; free virtual = 38395

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4313.789 ; gain = 0.000 ; free physical = 5475 ; free virtual = 38400
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 15ec70a24

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4370.711 ; gain = 56.922 ; free physical = 5502 ; free virtual = 38429
Phase 11 Incr Placement Change | Checksum: fb59a91a

Time (s): cpu = 00:03:29 ; elapsed = 00:01:46 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5502 ; free virtual = 38429

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: f8044a88

Time (s): cpu = 00:03:43 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5460 ; free virtual = 38386

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: f8044a88

Time (s): cpu = 00:03:44 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5424 ; free virtual = 38351

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1a63b09ed

Time (s): cpu = 00:03:44 ; elapsed = 00:01:53 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5424 ; free virtual = 38351

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 1394b5e9e

Time (s): cpu = 00:04:05 ; elapsed = 00:02:01 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5365 ; free virtual = 38291
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.415  | TNS=0.000  | WHS=-0.203 | THS=-475.901|

Phase 13 Router Initialization | Checksum: 1abc39bb8

Time (s): cpu = 00:04:17 ; elapsed = 00:02:04 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5355 ; free virtual = 38280

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1abc39bb8

Time (s): cpu = 00:04:18 ; elapsed = 00:02:04 . Memory (MB): peak = 4370.711 ; gain = 155.145 ; free physical = 5355 ; free virtual = 38280
Phase 14 Initial Routing | Checksum: 11493e345

Time (s): cpu = 00:04:20 ; elapsed = 00:02:06 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5330 ; free virtual = 38256

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1ee6e0ac8

Time (s): cpu = 00:04:47 ; elapsed = 00:02:24 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5346 ; free virtual = 38271

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1c14e0035

Time (s): cpu = 00:04:57 ; elapsed = 00:02:32 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5348 ; free virtual = 38273
Phase 15 Rip-up And Reroute | Checksum: 1c14e0035

Time (s): cpu = 00:04:57 ; elapsed = 00:02:32 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5348 ; free virtual = 38273

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 1c14e0035

Time (s): cpu = 00:04:57 ; elapsed = 00:02:32 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5348 ; free virtual = 38273

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1c14e0035

Time (s): cpu = 00:04:58 ; elapsed = 00:02:32 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5348 ; free virtual = 38273
Phase 16 Delay and Skew Optimization | Checksum: 1c14e0035

Time (s): cpu = 00:04:58 ; elapsed = 00:02:32 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5348 ; free virtual = 38273

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1c5c6b24b

Time (s): cpu = 00:05:03 ; elapsed = 00:02:34 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5345 ; free virtual = 38270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1b3d5f8e6

Time (s): cpu = 00:05:03 ; elapsed = 00:02:34 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5345 ; free virtual = 38270
Phase 17 Post Hold Fix | Checksum: 1b3d5f8e6

Time (s): cpu = 00:05:03 ; elapsed = 00:02:34 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5345 ; free virtual = 38270

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1224a839c

Time (s): cpu = 00:05:10 ; elapsed = 00:02:36 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5344 ; free virtual = 38269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1224a839c

Time (s): cpu = 00:05:10 ; elapsed = 00:02:36 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5344 ; free virtual = 38269

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 1224a839c

Time (s): cpu = 00:05:11 ; elapsed = 00:02:36 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5344 ; free virtual = 38269

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 1224a839c

Time (s): cpu = 00:05:11 ; elapsed = 00:02:36 . Memory (MB): peak = 4374.012 ; gain = 158.445 ; free physical = 5340 ; free virtual = 38266

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 115cef272

Time (s): cpu = 00:05:14 ; elapsed = 00:02:38 . Memory (MB): peak = 4390.020 ; gain = 174.453 ; free physical = 5337 ; free virtual = 38262

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.067  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 190199902

Time (s): cpu = 00:05:30 ; elapsed = 00:02:43 . Memory (MB): peak = 4390.020 ; gain = 174.453 ; free physical = 5381 ; free virtual = 38307
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:30 ; elapsed = 00:02:43 . Memory (MB): peak = 4390.020 ; gain = 174.453 ; free physical = 5551 ; free virtual = 38477
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:46 ; elapsed = 00:02:47 . Memory (MB): peak = 4390.020 ; gain = 218.242 ; free physical = 5554 ; free virtual = 38480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4392.137 ; gain = 2.117 ; free physical = 5387 ; free virtual = 38462
INFO: [Common 17-1381] The checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4448.164 ; gain = 58.145 ; free physical = 5505 ; free virtual = 38468
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4456.168 ; gain = 8.004 ; free physical = 5502 ; free virtual = 38464
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
216 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4520.219 ; gain = 64.051 ; free physical = 5468 ; free virtual = 38441
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4520.219 ; gain = 0.000 ; free physical = 5259 ; free virtual = 38375
INFO: [Common 17-1381] The checkpoint '/home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.runs/impl_1/top_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4520.219 ; gain = 0.000 ; free physical = 5379 ; free virtual = 38383
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_wrapper_timing_summary_postroute_physopted.rpt -pb top_wrapper_timing_summary_postroute_physopted.pb -rpx top_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_postroute_physopted.rpt -pb top_wrapper_bus_skew_postroute_physopted.pb -rpx top_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 4699.180 ; gain = 178.961 ; free physical = 5349 ; free virtual = 38358
INFO: [Common 17-206] Exiting Vivado at Wed Dec 28 09:50:00 2022...
