/// Auto-generated register definitions for SCnSCB
/// Device: ATSAMV71N19
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71n19::scnscb {

// ============================================================================
// SCnSCB - System control not in SCB
// Base Address: 0xE000E000
// ============================================================================

/// SCnSCB Register Structure
struct SCnSCB_Registers {
    uint8_t RESERVED_0000[4]; ///< Reserved

    /// Interrupt Controller Type Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ICTR;

    /// Auxiliary Control Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t ACTLR;
};

static_assert(sizeof(SCnSCB_Registers) >= 12, "SCnSCB_Registers size mismatch");

/// SCnSCB peripheral instance
constexpr SCnSCB_Registers* SCnSCB = 
    reinterpret_cast<SCnSCB_Registers*>(0xE000E000);

}  // namespace alloy::hal::atmel::samv71::atsamv71n19::scnscb
