// Seed: 1710150738
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    input tri id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input wire id_16
);
  assign module_1.id_4 = 0;
  always_comb begin : LABEL_0
    id_6 = id_16;
  end
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri id_5,
    input uwire id_6,
    input tri0 id_7,
    id_17,
    output tri id_8,
    input supply0 id_9,
    input wire id_10,
    id_18,
    output tri0 id_11,
    input wor id_12,
    input wand id_13,
    output tri0 id_14,
    input supply1 id_15
);
  wire id_19;
  assign id_11 = id_9;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_9,
      id_1,
      id_8,
      id_11,
      id_9,
      id_2,
      id_3,
      id_9,
      id_8,
      id_13,
      id_6,
      id_4,
      id_10,
      id_4
  );
endmodule
