static void\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 . V_7 . V_4 ;\r\nconst T_1 V_8 = F_2 ( V_2 ) ;\r\nF_3 ( V_4 , 0x614280 + V_8 , 0x07070707 , 0x00000000 ) ;\r\n}\r\nint\r\nF_4 ( struct V_1 * V_2 , T_1 V_9 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 . V_7 . V_4 ;\r\nconst T_1 V_8 = F_2 ( V_2 ) ;\r\nV_2 -> V_10 -> V_11 ( V_2 , false , true , false , false , false ) ;\r\nF_5 ( V_4 , 0x61a00c + V_8 , 0x00100000 | V_9 ) ;\r\nF_6 ( 9 ) ;\r\nF_7 ( 500 ) ;\r\nV_9 = F_3 ( V_4 , 0x61a00c + V_8 , 0xffffffff , 0x00000000 ) ;\r\nV_2 -> V_10 -> V_11 ( V_2 , false , false , false , false , false ) ;\r\nif ( ! ( V_9 & 0x80000000 ) )\r\nreturn - V_12 ;\r\nreturn ( V_9 & 0x38000000 ) >> 27 ;\r\n}\r\nstatic void\r\nF_8 ( struct V_3 * V_4 , const T_1 V_8 )\r\n{\r\nF_9 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61a004 + doff) & 0x80000000))\r\nbreak;\r\n) ;\r\n}\r\nvoid\r\nF_10 ( struct V_1 * V_2 , bool V_13 , bool V_14 ,\r\nbool V_15 , bool V_16 , bool V_17 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 . V_7 . V_4 ;\r\nconst T_1 V_8 = F_2 ( V_2 ) ;\r\nconst T_1 V_18 = V_13 ? 0 : 16 ;\r\nconst T_1 V_19 = 0x80000000 | ( 0x00000040 * ! V_14 |\r\n0x00000010 * ! V_15 |\r\n0x00000004 * ! V_16 |\r\n0x00000001 * ! V_17 ) << V_18 ;\r\nconst T_1 V_20 = 0xc0000000 | ( 0x00000055 << V_18 ) ;\r\nF_8 ( V_4 , V_8 ) ;\r\nF_3 ( V_4 , 0x61a004 + V_8 , V_20 , V_19 ) ;\r\nF_8 ( V_4 , V_8 ) ;\r\n}\r\nstatic void\r\nF_11 ( struct V_1 * V_2 , struct V_21 * V_19 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 . V_7 . V_4 ;\r\nconst T_1 V_22 = V_2 -> V_23 * 8 + ( V_19 == & V_2 -> V_24 ) * 4 ;\r\nT_1 V_25 = F_12 ( V_4 , 0x610b58 + V_22 ) ;\r\nV_19 -> V_26 = ( V_25 & 0x00000f00 ) >> 8 ;\r\nswitch ( V_19 -> V_26 ) {\r\ncase 0 : V_19 -> V_27 = V_28 ; break;\r\ndefault:\r\nV_19 -> V_27 = V_29 ;\r\nbreak;\r\n}\r\nV_19 -> V_30 = V_25 & 0x00000003 ;\r\n}\r\nint\r\nF_13 ( struct V_31 * V_5 , int V_23 )\r\n{\r\nstruct V_3 * V_4 = V_5 -> V_6 . V_7 . V_4 ;\r\nif ( ! ( F_12 ( V_4 , 0x610184 ) & ( 0x00100000 << V_23 ) ) )\r\nreturn 0 ;\r\nreturn F_14 ( & V_32 , V_5 , V_33 , V_23 ) ;\r\n}
