# <h1 align="center">Hi there, I am Mahmoud Magdi 👋

  <!-- https://img.shields.io/badge/Linkedin-Parth Patel-blue&?style=social&logo=linkedin -->

[![Linkedin Badge](https://img.shields.io/badge/-MahmoudMagdi-blue?style=flat&logo=Linkedin&logoColor=white&link=https://www.linkedin.com/in/mahmoud-magdi-a8671a183/)](https://www.linkedin.com/in/mahmoud-magdi-a8671a183/) 
[![Gmail Badge](https://img.shields.io/badge/-eng.magdi99-c14438?style=flat&logo=Gmail&logoColor=white&link=mailto:eng.magdi99@gmail.com)](mailto:eng.magdi99@gmail.com)
<img align="right" alt="GIF" src="https://raw.githubusercontent.com/devSouvik/devSouvik/master/gif3.gif" width="500"/>


## <h3> 👨🏻‍💻 About Me </h3>

*I am a highly skilled and motivated Digital IC Design and Verification Engineer with 1 year of experience in the semiconductor industry. My expertise lies in designing and verifying complex digital integrated circuits, ensuring their functionality, performance, and reliability. I have a passion for staying abreast of the latest trends and advancements in the industry. Continuous learning is not just a goal; it's a mindset that I bring to every project. I am regularly trusted to deliver on the toughest designs because I enjoy finding new approaches and I do not give up!*



## <h4> 💡 Area of Interests </h4>

- Digital IC Front-End Design
- Digital Verification
- ASIC Digtial Implementation
- Elliptic Curve Zero-Knoweldge Proofs Hardware Acceleration research areas


## <h5> Skills </h5>

1. Digital IC Fornt-End Design:
    - RTL Design, Lint, and Simulation
    - CDC and RDC Checks
    - Logic Synthesis and Design Constraining
    - Static Timing Anaysis
    - DFT and Scan Insertion
    - Logic Equivalence
    - Gate-Level Simulation
      
2. Digial Verification:
    - SystemVerilog class-based testing
    - Functioal Coverage and Code Coverage
    - UVM  
   
5. ASIC Digital Implementation:
    - Floor-Planning, Power-Planning, Pin Placement
    - PnR "Placment, CTS, and Routing"
    - STA
    - LVS and Sign-off
      
▶️ If you have a project, I'm available to help and also I'm looking for a new opportunities, you can always contact me.


- 🔭 I’m currently working on the Digital Design and Verification of ECSM
- 💬 Ask me about: Digital-Front-End-Design, Verilog, SystemVerilog, and ASIC Digital Implementation   
- ⚡ Fun fact: Real Madrid is my source of happenes


![Magdi GitHub Stats](https://github-readme-stats.vercel.app/api?username=MahmouodMagdi&show_icons=true)
