INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:23:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.120ns period=6.240ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.120ns period=6.240ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.240ns  (clk rise@6.240ns - clk rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.377ns (22.641%)  route 4.705ns (77.359%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.723 - 6.240 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2670, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X68Y109        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_6_q_reg[2]/Q
                         net (fo=17, routed)          0.979     1.741    lsq1/handshake_lsq_lsq1_core/stq_addr_6_q[2]
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.043     1.784 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_519/O
                         net (fo=1, routed)           0.000     1.784    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_519_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.022 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_261/CO[3]
                         net (fo=8, routed)           0.823     2.845    lsq1/handshake_lsq_lsq1_core/p_7_in943_in
    SLICE_X53Y106        LUT5 (Prop_lut5_I2_O)        0.043     2.888 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[20]_i_19/O
                         net (fo=1, routed)           0.000     2.888    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[20]_i_19_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.145 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.145    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[20]_i_8_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.194 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.194    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_21_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.243 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.243    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[17]_i_12_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.396 f  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.545     3.941    lsq1/handshake_lsq_lsq1_core/TEMP_112_double_out1[21]
    SLICE_X56Y108        LUT6 (Prop_lut6_I1_O)        0.119     4.060 f  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_13/O
                         net (fo=33, routed)          0.411     4.471    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_13_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I2_O)        0.043     4.514 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_6/O
                         net (fo=1, routed)           0.565     5.080    lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_6_n_0
    SLICE_X60Y122        LUT6 (Prop_lut6_I4_O)        0.043     5.123 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_3/O
                         net (fo=1, routed)           0.147     5.269    lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_3_n_0
    SLICE_X60Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.312 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_2/O
                         net (fo=2, routed)           0.096     5.409    lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_2_n_0
    SLICE_X60Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.452 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_1/O
                         net (fo=33, routed)          1.138     6.590    lsq1/handshake_lsq_lsq1_core/p_55_in
    SLICE_X47Y157        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.240     6.240 r  
                                                      0.000     6.240 r  clk (IN)
                         net (fo=2670, unset)         0.483     6.723    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X47Y157        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[6]/C
                         clock pessimism              0.000     6.723    
                         clock uncertainty           -0.035     6.687    
    SLICE_X47Y157        FDRE (Setup_fdre_C_CE)      -0.194     6.493    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[6]
  -------------------------------------------------------------------
                         required time                          6.493    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 -0.097    




