// Seed: 3496359626
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5
    , id_7,
    output logic id_6
);
  logic id_8;
  type_15(
      (id_1 && 1 && id_5 ? 1 : id_3), id_1, id_4
  );
endmodule
