vendor_name = ModelSim
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/lab8part1.vhd
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/ram32x4.qip
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/ram32x4.vhd
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/Waveform.vwf
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/db/lab8part1.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/xKamaiL/Desktop/digitalcircuit-laboratoy/lab8/lab8part1/db/altsyncram_t6o1.tdf
design_name = lab8part1
instance = comp, \clk~input , clk~input, lab8part1, 1
instance = comp, \v[0]~output , v[0]~output, lab8part1, 1
instance = comp, \v[1]~output , v[1]~output, lab8part1, 1
instance = comp, \v[2]~output , v[2]~output, lab8part1, 1
instance = comp, \v[3]~output , v[3]~output, lab8part1, 1
instance = comp, \w~input , w~input, lab8part1, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, lab8part1, 1
instance = comp, \data[0]~input , data[0]~input, lab8part1, 1
instance = comp, \addr[0]~input , addr[0]~input, lab8part1, 1
instance = comp, \addr[1]~input , addr[1]~input, lab8part1, 1
instance = comp, \addr[2]~input , addr[2]~input, lab8part1, 1
instance = comp, \addr[3]~input , addr[3]~input, lab8part1, 1
instance = comp, \addr[4]~input , addr[4]~input, lab8part1, 1
instance = comp, \data[1]~input , data[1]~input, lab8part1, 1
instance = comp, \data[2]~input , data[2]~input, lab8part1, 1
instance = comp, \data[3]~input , data[3]~input, lab8part1, 1
instance = comp, \u0|altsyncram_component|auto_generated|ram_block1a0 , u0|altsyncram_component|auto_generated|ram_block1a0, lab8part1, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, lab8part1, 1
