// create the project
start_gui
create_project axi_gpio_vivado /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/axi_gpio/axi_gpio_vivado -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]


// create block design
create_bd_design "axi_gpio_block"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]


// add axi gpios and run automation
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_sw [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_leds [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_leds/GPIO]

apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_leds/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_leds/S_AXI]


apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_sw/GPIO]

apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_sw/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_sw/S_AXI]

endgroup
regenerate_bd_layout

validate_bd_design

// create HDL wrapper
make_wrapper -files [get_files /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/axi_gpio/axi_gpio_vivado/axi_gpio_vivado.srcs/sources_1/bd/axi_gpio_block/axi_gpio_block.bd] -top
add_files -norecurse /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/axi_gpio/axi_gpio_vivado/axi_gpio_vivado.gen/sources_1/bd/axi_gpio_block/hdl/axi_gpio_block_wrapper.v

// generate bitstream
launch_runs impl_1 -to_step write_bitstream -jobs 4

// export hardware
write_hw_platform -fixed -include_bit -force -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/axi_gpio/axi_gpio_vitis/axi_gpio_block_wrapper.xsa
