SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,SPI_SLAVE_0.spi_clk_reg,FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT,CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
2,SPI_SLAVE_0.last_bit_en,FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT,CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
3,SPI_SLAVE_0.shreg_busy,FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT,CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
4,SPI_SLAVE_0.bit_cnt[4:0],FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT,CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
5,data_receiver_0.data_left[15:0],SPI_SLAVE|DOUT_VLD_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,SPI_SLAVE_0.data_shreg[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
6,data_receiver_0.data_right[15:0],SPI_SLAVE|DOUT_VLD_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock,SPI_SLAVE_0.data_shreg[31:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
7,dac_1.DELTA_ADDER_0.data_out_1[16:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,SPI_SLAVE|DOUT_VLD_inferred_clock,data_receiver_0.data_right[15:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
8,dac_0.DELTA_ADDER_0.data_out_1[16:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,SPI_SLAVE|DOUT_VLD_inferred_clock,data_receiver_0.data_left[15:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.