<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano102_112 Series BSP: CLK Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano102_112 Series BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for  Nano102_112 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="group___n_a_n_o1_x2___device___driver.html">NANO102/112 Device Driver</a> &raquo; <a class="el" href="group___n_a_n_o1_x2___c_l_k___driver.html">CLK Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga36140d28e8333e89f0cb81eb48a77351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">FREQ_32MHZ</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="separator:ga36140d28e8333e89f0cb81eb48a77351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1de9b25d3029a09b97db8e557c7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadff1de9b25d3029a09b97db8e557c7d9">FREQ_16MHZ</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:gadff1de9b25d3029a09b97db8e557c7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193c6b1ecaaf9951282a54655eb0c6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193c6b1ecaaf9951282a54655eb0c6d5">CLK_PWRCTL_HXT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga193c6b1ecaaf9951282a54655eb0c6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75bc679141334227a494095eaf36bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac75bc679141334227a494095eaf36bc7">CLK_PWRCTL_LXT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac75bc679141334227a494095eaf36bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49b975fc3e950dd02a6c3e06da3573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f49b975fc3e950dd02a6c3e06da3573">CLK_PWRCTL_HIRC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6f49b975fc3e950dd02a6c3e06da3573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732443b087a6a682e84da94044de8395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga732443b087a6a682e84da94044de8395">CLK_PWRCTL_LIRC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga732443b087a6a682e84da94044de8395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b475aaba315994e908dbba884f449cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b475aaba315994e908dbba884f449cd">CLK_PWRCTL_DELY_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6b475aaba315994e908dbba884f449cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e2072b9561418e42f04bc7875e7b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91e2072b9561418e42f04bc7875e7b5b">CLK_PWRCTL_WAKEINT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga91e2072b9561418e42f04bc7875e7b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee31cd94822697e07816fa51b5ca3a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee31cd94822697e07816fa51b5ca3a0b">CLK_PWRCTL_PWRDOWN_EN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaee31cd94822697e07816fa51b5ca3a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cf5485d8a0f3a11f09c23be8225fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46cf5485d8a0f3a11f09c23be8225fbe">CLK_PWRCTL_HXT_SELXT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga46cf5485d8a0f3a11f09c23be8225fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55edd453ea6fcf146c786a48ab8487aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55edd453ea6fcf146c786a48ab8487aa">CLK_PWRCTL_HXT_GAIN_8M</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga55edd453ea6fcf146c786a48ab8487aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc27ac9450f89a877b2a837ca37b73f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc27ac9450f89a877b2a837ca37b73f4">CLK_PWRCTL_HXT_GAIN_8M_12M</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gacc27ac9450f89a877b2a837ca37b73f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9e68172e0ad1e9694e46605febacdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec9e68172e0ad1e9694e46605febacdc">CLK_PWRCTL_HXT_GAIN_12M_16M</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaec9e68172e0ad1e9694e46605febacdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb62a250de0df57ef10b3eb8d153f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bb62a250de0df57ef10b3eb8d153f25">CLK_PWRCTL_HXT_GAIN_16M</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga1bb62a250de0df57ef10b3eb8d153f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab547565a599bd632ef91326762ac98a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">CLK_AHBCLK_GPIO_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab547565a599bd632ef91326762ac98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76205366ed251f25107cf9d0c8a4d626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">CLK_AHBCLK_DMA_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga76205366ed251f25107cf9d0c8a4d626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">CLK_AHBCLK_ISP_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga48565dccc7fd76e3d61c45d1beaa3ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac984f0748aa107c519032c3b40292e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac984f0748aa107c519032c3b40292e51">CLK_AHBCLK_EBI_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac984f0748aa107c519032c3b40292e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a75839395ba5720740cf95d5de8a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">CLK_AHBCLK_SRAM_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac6a75839395ba5720740cf95d5de8a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">CLK_AHBCLK_TICK_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga53798f4e7ccbe96ab2b4a05284dd2f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">CLK_APBCLK_WDT_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1c7bfa98982784f6ffbd021d86951b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">CLK_APBCLK_RTC_EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac0f47a107761dd520a1170d5d82f8d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f922504070a653e115fe90998462c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">CLK_APBCLK_TMR0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab3f922504070a653e115fe90998462c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">CLK_APBCLK_TMR1_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6aba478d6e73ca1482d9b46d0b9714c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c22f94fc870ad134eae102a339cfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">CLK_APBCLK_TMR2_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga37c22f94fc870ad134eae102a339cfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">CLK_APBCLK_TMR3_EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacb2aac69d7c820c5f3d8ccd54f571a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e206ad23420ff2e9543f1f847997fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7e206ad23420ff2e9543f1f847997fa">CLK_APBCLK_FDIV_EN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab7e206ad23420ff2e9543f1f847997fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8625f5fd482c29e7dca964466d62437b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8625f5fd482c29e7dca964466d62437b">CLK_APBCLK_SC2_EN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga8625f5fd482c29e7dca964466d62437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">CLK_APBCLK_I2C0_EN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7384ef1cda5a921eb49dea43c4f91a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9796146061e1666e00a6c79a61214362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">CLK_APBCLK_I2C1_EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9796146061e1666e00a6c79a61214362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dc470659b5caa20d9a69effee95e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">CLK_APBCLK_SPI0_EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf2dc470659b5caa20d9a69effee95e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad087801330ec514a6a08ba49c0f8f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">CLK_APBCLK_SPI1_EN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaad087801330ec514a6a08ba49c0f8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">CLK_APBCLK_SPI2_EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab71c53b5be19015b9d85195f1d4a7fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12482f15d82164ee088b5e043ba40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">CLK_APBCLK_UART0_EN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga12482f15d82164ee088b5e043ba40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93064ca01354e420a5dc3cdaa47976de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">CLK_APBCLK_UART1_EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga93064ca01354e420a5dc3cdaa47976de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264793630f98e2fe12787ed18988d0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264793630f98e2fe12787ed18988d0cc">CLK_APBCLK_PWM0_CH01_EN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga264793630f98e2fe12787ed18988d0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597b1c6b50b5932fd0e03c1aca1d872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1597b1c6b50b5932fd0e03c1aca1d872">CLK_APBCLK_PWM0_CH23_EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga1597b1c6b50b5932fd0e03c1aca1d872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada303e8cb54d56247f48c62ef0e2a867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada303e8cb54d56247f48c62ef0e2a867">CLK_APBCLK_DAC_EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gada303e8cb54d56247f48c62ef0e2a867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73d50fee856eb55e9f29c7eea02d0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac73d50fee856eb55e9f29c7eea02d0ad">CLK_APBCLK_LCD_EN</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gac73d50fee856eb55e9f29c7eea02d0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257c3036ecc48733786635951552bcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga257c3036ecc48733786635951552bcc1">CLK_APBCLK_USBD_EN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga257c3036ecc48733786635951552bcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">CLK_APBCLK_ADC_EN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga9d85b0d6b91bfa9124a1db654f4e3fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651d34bb86255cf1d5309e98aef4fee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga651d34bb86255cf1d5309e98aef4fee9">CLK_APBCLK_I2S_EN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga651d34bb86255cf1d5309e98aef4fee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">CLK_APBCLK_SC0_EN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga7bbf81f0794c59e7bbf11d707cb59c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">CLK_APBCLK_SC1_EN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga55d14a8cf7347d05a7a20fc0c5d600ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">CLK_CLKSTATUS_HXT_STB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae6d48a5483bf8fa4e3fb4580344922c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">CLK_CLKSTATUS_LXT_STB</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga699538651c0ee33ae0f372d5c989cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">CLK_CLKSTATUS_PLL_STB</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac8dee9e78eb0ac84425cb01aa2bdcdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55adf4b619e4557aebd0e0f46151ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">CLK_CLKSTATUS_LIRC_STB</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad55adf4b619e4557aebd0e0f46151ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23412d96858cc0796764ff49ace7936a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23412d96858cc0796764ff49ace7936a">CLK_CLKSTATUS_HIRC_STB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga23412d96858cc0796764ff49ace7936a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596e15f54ce398f555d750be53e0d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">CLK_CLKSTATUS_CLK_SW_FAIL</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga596e15f54ce398f555d750be53e0d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c2de1d08b46cc9e870089791dfb248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9c2de1d08b46cc9e870089791dfb248">CLK_PLLCTL_PD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa9c2de1d08b46cc9e870089791dfb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">CLK_PLLCTL_PLL_SRC_HXT</a>&#160;&#160;&#160;((uint32_t)(0x00000000))</td></tr>
<tr class="separator:ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781435991b8a07e0951b23be1beadeea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a>&#160;&#160;&#160;((uint32_t)(0x00020000))</td></tr>
<tr class="separator:ga781435991b8a07e0951b23be1beadeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddda8b5d5b00df93fc155bb76b2e266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(x)&#160;&#160;&#160;(((x)-1)&lt;&lt;8)</td></tr>
<tr class="separator:ga4ddda8b5d5b00df93fc155bb76b2e266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a31600de185d4f3273dfbad26bff8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(x)&#160;&#160;&#160;((x)&lt;&lt;0)</td></tr>
<tr class="separator:ga6a31600de185d4f3273dfbad26bff8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2040f3cf4e7e0acfa1f3ac2777b17e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2040f3cf4e7e0acfa1f3ac2777b17e74">CLK_PLLCTL_32MHz_HIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td></tr>
<tr class="separator:ga2040f3cf4e7e0acfa1f3ac2777b17e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1f1f8f8caf3842e009602761bc4dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2b1f1f8f8caf3842e009602761bc4dda">CLK_PLLCTL_28MHz_HIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td></tr>
<tr class="separator:ga2b1f1f8f8caf3842e009602761bc4dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed60c15fe3b90184dc35faa4eb5e3256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed60c15fe3b90184dc35faa4eb5e3256">CLK_PLLCTL_24MHz_HIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td></tr>
<tr class="separator:gaed60c15fe3b90184dc35faa4eb5e3256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2623528d6775ed10c2c5b963de9bf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad2623528d6775ed10c2c5b963de9bf60">CLK_PLLCTL_22MHz_HIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td></tr>
<tr class="separator:gad2623528d6775ed10c2c5b963de9bf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc3dd0e98ecfca3a0f9826fe904fe1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1cc3dd0e98ecfca3a0f9826fe904fe1d">CLK_PLLCTL_16MHz_HIRC</a>&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td></tr>
<tr class="separator:ga1cc3dd0e98ecfca3a0f9826fe904fe1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8960bacee034e54d5885fe0b1106c4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8960bacee034e54d5885fe0b1106c4ec">CLK_CLKSEL0_HCLK_S_HXT</a>&#160;&#160;&#160;(0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:ga8960bacee034e54d5885fe0b1106c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2d4325fe63925bc8d2a962a91bc962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b2d4325fe63925bc8d2a962a91bc962">CLK_CLKSEL0_HCLK_S_LXT</a>&#160;&#160;&#160;(1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:ga4b2d4325fe63925bc8d2a962a91bc962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3399b4fa416b9e84a25040adf4b3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">CLK_CLKSEL0_HCLK_S_PLL</a>&#160;&#160;&#160;(2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gab3399b4fa416b9e84a25040adf4b3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbbe76abb6aba125cdee4bc334de5df3">CLK_CLKSEL0_HCLK_S_LIRC</a>&#160;&#160;&#160;(3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a>&#160;&#160;&#160;(7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td></tr>
<tr class="separator:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aefb44f5382a0e3a6b4f002e217d501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7aefb44f5382a0e3a6b4f002e217d501">CLK_CLKSEL1_ADC_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga7aefb44f5382a0e3a6b4f002e217d501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0312953310aea7eb372e8032f070e462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0312953310aea7eb372e8032f070e462">CLK_CLKSEL1_ADC_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga0312953310aea7eb372e8032f070e462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1929cf27149b28add2c5544493bf35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1929cf27149b28add2c5544493bf35c">CLK_CLKSEL1_ADC_S_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:gaa1929cf27149b28add2c5544493bf35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f350585f3146aba766df2e08beaacee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f350585f3146aba766df2e08beaacee">CLK_CLKSEL1_ADC_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga3f350585f3146aba766df2e08beaacee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b8de58e34a2fa8b91066c40eac5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e5b8de58e34a2fa8b91066c40eac5af">CLK_CLKSEL1_ADC_S_HCLK</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td></tr>
<tr class="separator:ga9e5b8de58e34a2fa8b91066c40eac5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2408361efa3ad75098df7d0cf1c4a617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2408361efa3ad75098df7d0cf1c4a617">CLK_CLKSEL1_LCD_S_LXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_LCD_S_Pos)</td></tr>
<tr class="separator:ga2408361efa3ad75098df7d0cf1c4a617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b57c2277d211f34c22b368b6c123edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b57c2277d211f34c22b368b6c123edd">CLK_CLKSEL1_TMR1_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga6b57c2277d211f34c22b368b6c123edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24383c90ecdfe4dd4c5e5b8129aa417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae24383c90ecdfe4dd4c5e5b8129aa417">CLK_CLKSEL1_TMR1_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:gae24383c90ecdfe4dd4c5e5b8129aa417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4716fba4deebbaa1bd1ccc0d9156229d">CLK_CLKSEL1_TMR1_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1446cbaa99e05d774ff9a0ee4b901f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1446cbaa99e05d774ff9a0ee4b901f9">CLK_CLKSEL1_TMR1_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:gaa1446cbaa99e05d774ff9a0ee4b901f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga89f322b1f8c95cb5cbddc27a262d217a">CLK_CLKSEL1_TMR1_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038ff7eca716915f89d8c51a45bf4451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga038ff7eca716915f89d8c51a45bf4451">CLK_CLKSEL1_TMR1_S_HCLK</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td></tr>
<tr class="separator:ga038ff7eca716915f89d8c51a45bf4451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2d3aceefc073681958ce8d8617a78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd2d3aceefc073681958ce8d8617a78b">CLK_CLKSEL1_TMR0_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gadd2d3aceefc073681958ce8d8617a78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f72b176611700156304e337b7046c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12f72b176611700156304e337b7046c8">CLK_CLKSEL1_TMR0_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:ga12f72b176611700156304e337b7046c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc4f9786f0f902314b852a1b0460c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaacc4f9786f0f902314b852a1b0460c10">CLK_CLKSEL1_TMR0_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gaacc4f9786f0f902314b852a1b0460c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4ddaaedc1e98e246e4408838b5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf1bf4ddaaedc1e98e246e4408838b5c7">CLK_CLKSEL1_TMR0_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:gaf1bf4ddaaedc1e98e246e4408838b5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58dcc6ddbec0c8f862a866e7f8d4a57c">CLK_CLKSEL1_TMR0_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f7e1378034b248a114209721dd94d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22f7e1378034b248a114209721dd94d6">CLK_CLKSEL1_TMR0_S_HCLK</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td></tr>
<tr class="separator:ga22f7e1378034b248a114209721dd94d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9aa06a3fc2a2f9c1b528387f48ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe9aa06a3fc2a2f9c1b528387f48ce21">CLK_CLKSEL1_PWM0_CH01_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:gabe9aa06a3fc2a2f9c1b528387f48ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51aa0eef247312c2ffdc81bd2c10916d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga51aa0eef247312c2ffdc81bd2c10916d">CLK_CLKSEL1_PWM0_CH01_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:ga51aa0eef247312c2ffdc81bd2c10916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf146b3a9dec09cc487d822a0a11b7216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf146b3a9dec09cc487d822a0a11b7216">CLK_CLKSEL1_PWM0_CH01_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:gaf146b3a9dec09cc487d822a0a11b7216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598bbd49e026d7419ebcf27aeaddb78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga598bbd49e026d7419ebcf27aeaddb78d">CLK_CLKSEL1_PWM0_CH01_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td></tr>
<tr class="separator:ga598bbd49e026d7419ebcf27aeaddb78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37eb57a86333b1b1f8d3bf74d818d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad37eb57a86333b1b1f8d3bf74d818d80">CLK_CLKSEL1_PWM0_CH23_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:gad37eb57a86333b1b1f8d3bf74d818d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3f9a987d47adf5a3a265c22877dc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3f9a987d47adf5a3a265c22877dc6b">CLK_CLKSEL1_PWM0_CH23_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga4f3f9a987d47adf5a3a265c22877dc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f358861811ed7be1ee74e2058d2b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga87f358861811ed7be1ee74e2058d2b17">CLK_CLKSEL1_PWM0_CH23_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga87f358861811ed7be1ee74e2058d2b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cd39b40c1b127a0943306d6a385425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86cd39b40c1b127a0943306d6a385425">CLK_CLKSEL1_PWM0_CH23_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td></tr>
<tr class="separator:ga86cd39b40c1b127a0943306d6a385425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0023441a063fc52befee33fef7c36dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0023441a063fc52befee33fef7c36dc">CLK_CLKSEL1_UART_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:gaf0023441a063fc52befee33fef7c36dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefed935fe3bb6a4d446f9913d29b1fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefed935fe3bb6a4d446f9913d29b1fb8">CLK_CLKSEL1_UART_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:gaefed935fe3bb6a4d446f9913d29b1fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098a17542861689c7a0c0ab559f2b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga098a17542861689c7a0c0ab559f2b65f">CLK_CLKSEL1_UART_S_PLL</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:ga098a17542861689c7a0c0ab559f2b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b01a15bf8697ddc419240988ca968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga206b01a15bf8697ddc419240988ca968">CLK_CLKSEL1_UART_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td></tr>
<tr class="separator:ga206b01a15bf8697ddc419240988ca968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b4756c56b653644fe6310738902e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b4756c56b653644fe6310738902e29">CLK_CLKSEL2_SPI1_S_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)</td></tr>
<tr class="separator:gac3b4756c56b653644fe6310738902e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab435fa967f10af0997d3d51b95fc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">CLK_CLKSEL2_SPI1_S_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)</td></tr>
<tr class="separator:ga3ab435fa967f10af0997d3d51b95fc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b9a6d24e23bce0ce3ed1512d4e7e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae2b9a6d24e23bce0ce3ed1512d4e7e07">CLK_CLKSEL2_SPI0_S_PLL</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)</td></tr>
<tr class="separator:gae2b9a6d24e23bce0ce3ed1512d4e7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e079ad947a57568ac97d664878e23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">CLK_CLKSEL2_SPI0_S_HCLK</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)</td></tr>
<tr class="separator:ga66e079ad947a57568ac97d664878e23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8232ca6e94d55c338a2c123cae4606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8232ca6e94d55c338a2c123cae4606">CLK_CLKSEL2_SC_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:gabd8232ca6e94d55c338a2c123cae4606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86245cfcfc8f11ffd6a52dad1b4079c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86245cfcfc8f11ffd6a52dad1b4079c7">CLK_CLKSEL2_SC_S_PLL</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:ga86245cfcfc8f11ffd6a52dad1b4079c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45cd1655ab612ac0746edbc533b48a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad45cd1655ab612ac0746edbc533b48a4">CLK_CLKSEL2_SC_S_HIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:gad45cd1655ab612ac0746edbc533b48a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da151a5c5c62e6d821fa4cc2be6ddae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9da151a5c5c62e6d821fa4cc2be6ddae">CLK_CLKSEL2_SC_S_HCLK</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td></tr>
<tr class="separator:ga9da151a5c5c62e6d821fa4cc2be6ddae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5353449e3078a5cd3e2e01ecdad88274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5353449e3078a5cd3e2e01ecdad88274">CLK_CLKSEL2_TMR2_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga5353449e3078a5cd3e2e01ecdad88274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c7c52c3cefd37e8928b3b85dd46de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9c7c52c3cefd37e8928b3b85dd46de4">CLK_CLKSEL2_TMR2_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:gaf9c7c52c3cefd37e8928b3b85dd46de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04520ce1584892b255f889d970d58e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04520ce1584892b255f889d970d58e2e">CLK_CLKSEL2_TMR2_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga04520ce1584892b255f889d970d58e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472ba16681c8f31cc4b3401067437578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga472ba16681c8f31cc4b3401067437578">CLK_CLKSEL2_TMR2_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga472ba16681c8f31cc4b3401067437578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ccb6108180f1fe14372c7e4806ec9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga60ccb6108180f1fe14372c7e4806ec9a">CLK_CLKSEL2_TMR2_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:ga60ccb6108180f1fe14372c7e4806ec9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad876333562f9ea87528436cc5bac219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad876333562f9ea87528436cc5bac219c">CLK_CLKSEL2_TMR2_S_HCLK</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td></tr>
<tr class="separator:gad876333562f9ea87528436cc5bac219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f46d860270950115d46a1dea6a4e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37f46d860270950115d46a1dea6a4e2b">CLK_CLKSEL2_TMR3_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga37f46d860270950115d46a1dea6a4e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3084bb665c85e6398c8ebb1d6774808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3084bb665c85e6398c8ebb1d6774808f">CLK_CLKSEL2_TMR3_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga3084bb665c85e6398c8ebb1d6774808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cc604c412dbbae0008cef2821a4437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23cc604c412dbbae0008cef2821a4437">CLK_CLKSEL2_TMR3_S_LIRC</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga23cc604c412dbbae0008cef2821a4437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e8c44d1fb5e5ab32bbae7b4970e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62e8c44d1fb5e5ab32bbae7b4970e808">CLK_CLKSEL2_TMR3_S_EXT</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:ga62e8c44d1fb5e5ab32bbae7b4970e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb9f0a9e62bee53a9b61190c00a075e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafb9f0a9e62bee53a9b61190c00a075e">CLK_CLKSEL2_TMR3_S_HIRC</a>&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:gaafb9f0a9e62bee53a9b61190c00a075e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76306f968b12849c8ac950b5a888640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf76306f968b12849c8ac950b5a888640">CLK_CLKSEL2_TMR3_S_HCLK</a>&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td></tr>
<tr class="separator:gaf76306f968b12849c8ac950b5a888640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c53e53810caa353251d7bbcacd7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga02c53e53810caa353251d7bbcacd7ec9">CLK_CLKSEL2_FRQDIV0_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td></tr>
<tr class="separator:ga02c53e53810caa353251d7bbcacd7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab635d75c321d37d3524c6bf1ed923561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab635d75c321d37d3524c6bf1ed923561">CLK_CLKSEL2_FRQDIV0_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td></tr>
<tr class="separator:gab635d75c321d37d3524c6bf1ed923561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cfb64b9575ac19233fa2da35e439bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac7cfb64b9575ac19233fa2da35e439bd">CLK_CLKSEL2_FRQDIV0_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td></tr>
<tr class="separator:gac7cfb64b9575ac19233fa2da35e439bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e320da9e7600e812ff15f557af25763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7e320da9e7600e812ff15f557af25763">CLK_CLKSEL2_FRQDIV0_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td></tr>
<tr class="separator:ga7e320da9e7600e812ff15f557af25763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7b629572cc9980fdd57f41b63c4856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f7b629572cc9980fdd57f41b63c4856">CLK_CLKSEL2_FRQDIV_S_HXT</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga02c53e53810caa353251d7bbcacd7ec9">CLK_CLKSEL2_FRQDIV0_S_HXT</a></td></tr>
<tr class="separator:ga5f7b629572cc9980fdd57f41b63c4856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5185bc160d2abd9d5f975bedb13b8300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5185bc160d2abd9d5f975bedb13b8300">CLK_CLKSEL2_FRQDIV_S_LXT</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab635d75c321d37d3524c6bf1ed923561">CLK_CLKSEL2_FRQDIV0_S_LXT</a></td></tr>
<tr class="separator:ga5185bc160d2abd9d5f975bedb13b8300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92323b24a0cbd1758806707455bb66bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga92323b24a0cbd1758806707455bb66bf">CLK_CLKSEL2_FRQDIV_S_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac7cfb64b9575ac19233fa2da35e439bd">CLK_CLKSEL2_FRQDIV0_S_HCLK</a></td></tr>
<tr class="separator:ga92323b24a0cbd1758806707455bb66bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da69bfa8ce4349bce69fd1b42a80ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5da69bfa8ce4349bce69fd1b42a80ed6">CLK_CLKSEL2_FRQDIV_S_HIRC</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7e320da9e7600e812ff15f557af25763">CLK_CLKSEL2_FRQDIV0_S_HIRC</a></td></tr>
<tr class="separator:ga5da69bfa8ce4349bce69fd1b42a80ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9ba067ec21b51d6054325312697013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b9ba067ec21b51d6054325312697013">CLK_CLKSEL2_FRQDIV1_S_HXT</a>&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td></tr>
<tr class="separator:ga6b9ba067ec21b51d6054325312697013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf97525948c2d8156358d7df58235fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf97525948c2d8156358d7df58235fce">CLK_CLKSEL2_FRQDIV1_S_LXT</a>&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td></tr>
<tr class="separator:gadf97525948c2d8156358d7df58235fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baad10df8c82ddd10fedd912e153c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8baad10df8c82ddd10fedd912e153c69">CLK_CLKSEL2_FRQDIV1_S_HCLK</a>&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td></tr>
<tr class="separator:ga8baad10df8c82ddd10fedd912e153c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984cfdb2a69bd9154442c2221a508285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga984cfdb2a69bd9154442c2221a508285">CLK_CLKSEL2_FRQDIV1_S_HIRC</a>&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td></tr>
<tr class="separator:ga984cfdb2a69bd9154442c2221a508285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2203c161439a832e436d08e783b952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#aaf47152c541c2431e4a81513ac23155b">CLK_CLKDIV0_HCLK_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#abc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a>)</td></tr>
<tr class="separator:gaaa2203c161439a832e436d08e783b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f2cae87030608576a7f1e10e1578a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63f2cae87030608576a7f1e10e1578a9">CLK_UART_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a2349b11cd473bc1943e99043683632e6">CLK_CLKDIV0_UART_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a5c811ef7ddb544f308cd868032d6f286">CLK_CLKDIV0_UART_N_Msk</a>)</td></tr>
<tr class="separator:ga63f2cae87030608576a7f1e10e1578a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ac94619889e42c223046ccadc0666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">CLK_ADC_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#aab2d0a08c3aa6f20fe9f589c61b1d3a5">CLK_CLKDIV0_ADC_N_Pos</a>)  &amp; <a class="el" href="_nano1_x2_series_8h.html#a72578fe84f0d3554244fe7199e24d933">CLK_CLKDIV0_ADC_N_Msk</a>)</td></tr>
<tr class="separator:ga64ac94619889e42c223046ccadc0666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">CLK_SC0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a3b6f575ecbb77b8133370700fd794a9e">CLK_CLKDIV0_SC0_N_Pos</a>)  &amp; <a class="el" href="_nano1_x2_series_8h.html#a4a516bd550d590ea173cce02dad4ef5c">CLK_CLKDIV0_SC0_N_Msk</a>)</td></tr>
<tr class="separator:ga9070f5cdb0aece5cd6b4174fbd10b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286ed715914961985c6a352ef4e63733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">CLK_SC1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a4cb3e1fe826c7ec332d41df835ddad71">CLK_CLKDIV1_SC1_N_Pos</a> ) &amp; <a class="el" href="_nano1_x2_series_8h.html#aafab8162025518e09322a6a7a47210e8">CLK_CLKDIV1_SC1_N_Msk</a>)</td></tr>
<tr class="separator:ga286ed715914961985c6a352ef4e63733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05486feac41332744ee65cced5dd643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05486feac41332744ee65cced5dd643e">CLK_TMR3_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a660d4e334ce55937d578dd00e6710ca4">CLK_CLKDIV1_TMR3_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#af7e17748e92034d8547e952c3ccc063a">CLK_CLKDIV1_TMR3_N_Msk</a>)</td></tr>
<tr class="separator:ga05486feac41332744ee65cced5dd643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d272fecfac8742a2e05b7316a3df85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d272fecfac8742a2e05b7316a3df85b">CLK_TMR2_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a7744354d75109a3b0c3cdeed8cd61638">CLK_CLKDIV1_TMR2_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a95259ed050f03ba2789cba990c3f447b">CLK_CLKDIV1_TMR2_N_Msk</a>)</td></tr>
<tr class="separator:ga8d272fecfac8742a2e05b7316a3df85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a4e31969798c675a9ca99cb1c1cc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46a4e31969798c675a9ca99cb1c1cc6b">CLK_TMR1_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a923ba443c32e7c1d38d3de4e4b1743aa">CLK_CLKDIV1_TMR1_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a056707f5bb6e089f03c8ec52baf20529">CLK_CLKDIV1_TMR1_N_Msk</a>)</td></tr>
<tr class="separator:ga46a4e31969798c675a9ca99cb1c1cc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2878687df277ad3539d0b4645b989fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2878687df277ad3539d0b4645b989fbd">CLK_TMR0_CLK_DIVIDER</a>(x)&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a22fd63fe42d1d27a98e3c243df693b4a">CLK_CLKDIV1_TMR0_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#ab296fd2db2b5a9528b9b758038243a73">CLK_CLKDIV1_TMR0_N_Msk</a>)</td></tr>
<tr class="separator:ga2878687df277ad3539d0b4645b989fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b43f9775b946d78d652472a03f0d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga05b43f9775b946d78d652472a03f0d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:gaaa8e4b29dfc7af52a5edfddb04dbc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2613a18e59cd0707c4f667184b1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacbd2613a18e59cd0707c4f667184b1af">CLK_FRQDIV_EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gacbd2613a18e59cd0707c4f667184b1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaed301d413410909b7358444d34a358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaed301d413410909b7358444d34a358">CLK_WK_INTSTS_IS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafaed301d413410909b7358444d34a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4e3786dc409eeb1739cdb0450b86ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd4e3786dc409eeb1739cdb0450b86ec">TICK_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     )</td></tr>
<tr class="separator:gacd4e3786dc409eeb1739cdb0450b86ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">SRAM_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     )</td></tr>
<tr class="separator:gaad992df4b54bf7d932a30025bf8b3f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">EBI_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      )</td></tr>
<tr class="separator:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      )</td></tr>
<tr class="separator:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b47f90b9629c5c05deb34027791d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08b47f90b9629c5c05deb34027791d78">DMA_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      )</td></tr>
<tr class="separator:ga08b47f90b9629c5c05deb34027791d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97cb797227115422567265f24f66b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">GPIO_MODULE</a>&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     )</td></tr>
<tr class="separator:ga9a97cb797227115422567265f24f66b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64da455968e6741c3b5be6aa65be0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">SC1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      )</td></tr>
<tr class="separator:gad64da455968e6741c3b5be6aa65be0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      )</td></tr>
<tr class="separator:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(19&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      )</td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844c4c5e373a3f27bd3cd98bd785fef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga844c4c5e373a3f27bd3cd98bd785fef6">LCD_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(1&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_LCD_EN_Pos      )</td></tr>
<tr class="separator:ga844c4c5e373a3f27bd3cd98bd785fef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ddb2c9f88d9e1c753dfd581fc6e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa88ddb2c9f88d9e1c753dfd581fc6e29">PWM0_CH23_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos)</td></tr>
<tr class="separator:gaa88ddb2c9f88d9e1c753dfd581fc6e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c9dd651965de3afa635059e507439f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf8c9dd651965de3afa635059e507439f">PWM0_CH01_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos)</td></tr>
<tr class="separator:gaf8c9dd651965de3afa635059e507439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558446e460cc69dfb2ac567e961ab262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    )</td></tr>
<tr class="separator:ga558446e460cc69dfb2ac567e961ab262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    )</td></tr>
<tr class="separator:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     )</td></tr>
<tr class="separator:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596830ce09a1794429c50f4351919d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     )</td></tr>
<tr class="separator:ga596830ce09a1794429c50f4351919d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_ACMP_EN_Pos     )</td></tr>
<tr class="separator:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6281d1cecdad4bc845c1062e177c9049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     )</td></tr>
<tr class="separator:ga6281d1cecdad4bc845c1062e177c9049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b22702b1673f42d13e2a26d7d18502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     )</td></tr>
<tr class="separator:ga31b22702b1673f42d13e2a26d7d18502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58465ede25162727234f2db43d10b7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58465ede25162727234f2db43d10b7f1">FDIV1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV1_EN_Pos    )</td></tr>
<tr class="separator:ga58465ede25162727234f2db43d10b7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17c7846895428d12f598d349cac8f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae17c7846895428d12f598d349cac8f8d">FDIV0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV0_EN_Pos     )</td></tr>
<tr class="separator:gae17c7846895428d12f598d349cac8f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     )</td></tr>
<tr class="separator:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a6b20c5710598bd2980a833c52c324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     )</td></tr>
<tr class="separator:ga41a6b20c5710598bd2980a833c52c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     )</td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     )</td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      )</td></tr>
<tr class="separator:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      )</td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04f68ef136af432770da8d6b4eabe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">FDIV_MODULE</a>&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae17c7846895428d12f598d349cac8f8d">FDIV0_MODULE</a></td></tr>
<tr class="separator:gaf04f68ef136af432770da8d6b4eabe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga98d02399c4cf4d6a6a88dbfa3d007613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d02399c4cf4d6a6a88dbfa3d007613">&#9670;&nbsp;</a></span>ACMP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_ACMP_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00273">273</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(19&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00265">265</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga64ac94619889e42c223046ccadc0666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ac94619889e42c223046ccadc0666e">&#9670;&nbsp;</a></span>CLK_ADC_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_ADC_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#aab2d0a08c3aa6f20fe9f589c61b1d3a5">CLK_CLKDIV0_ADC_N_Pos</a>)  &amp; <a class="el" href="_nano1_x2_series_8h.html#a72578fe84f0d3554244fe7199e24d933">CLK_CLKDIV0_ADC_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for ADC clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00210">210</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76205366ed251f25107cf9d0c8a4d626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76205366ed251f25107cf9d0c8a4d626">&#9670;&nbsp;</a></span>CLK_AHBCLK_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_DMA_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00055">55</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac984f0748aa107c519032c3b40292e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac984f0748aa107c519032c3b40292e51">&#9670;&nbsp;</a></span>CLK_AHBCLK_EBI_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_EBI_EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00057">57</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab547565a599bd632ef91326762ac98a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab547565a599bd632ef91326762ac98a6">&#9670;&nbsp;</a></span>CLK_AHBCLK_GPIO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_GPIO_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00054">54</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga48565dccc7fd76e3d61c45d1beaa3ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48565dccc7fd76e3d61c45d1beaa3ec7">&#9670;&nbsp;</a></span>CLK_AHBCLK_ISP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_ISP_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ISP controller clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00056">56</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6a75839395ba5720740cf95d5de8a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a75839395ba5720740cf95d5de8a4c">&#9670;&nbsp;</a></span>CLK_AHBCLK_SRAM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_SRAM_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Controller Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00058">58</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53798f4e7ccbe96ab2b4a05284dd2f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53798f4e7ccbe96ab2b4a05284dd2f4d">&#9670;&nbsp;</a></span>CLK_AHBCLK_TICK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AHBCLK_TICK_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Tick Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00059">59</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9d85b0d6b91bfa9124a1db654f4e3fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d85b0d6b91bfa9124a1db654f4e3fd5">&#9670;&nbsp;</a></span>CLK_APBCLK_ADC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_ADC_EN&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00082">82</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gada303e8cb54d56247f48c62ef0e2a867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada303e8cb54d56247f48c62ef0e2a867">&#9670;&nbsp;</a></span>CLK_APBCLK_DAC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_DAC_EN&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00079">79</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab7e206ad23420ff2e9543f1f847997fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e206ad23420ff2e9543f1f847997fa">&#9670;&nbsp;</a></span>CLK_APBCLK_FDIV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_FDIV_EN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00068">68</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7384ef1cda5a921eb49dea43c4f91a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7384ef1cda5a921eb49dea43c4f91a23">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C0_EN&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00070">70</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9796146061e1666e00a6c79a61214362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9796146061e1666e00a6c79a61214362">&#9670;&nbsp;</a></span>CLK_APBCLK_I2C1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2C1_EN&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00071">71</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga651d34bb86255cf1d5309e98aef4fee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651d34bb86255cf1d5309e98aef4fee9">&#9670;&nbsp;</a></span>CLK_APBCLK_I2S_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_I2S_EN&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00083">83</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac73d50fee856eb55e9f29c7eea02d0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac73d50fee856eb55e9f29c7eea02d0ad">&#9670;&nbsp;</a></span>CLK_APBCLK_LCD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_LCD_EN&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD controller Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00080">80</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga264793630f98e2fe12787ed18988d0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264793630f98e2fe12787ed18988d0cc">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM0_CH01_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM0_CH01_EN&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel 0 and Channel 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00077">77</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1597b1c6b50b5932fd0e03c1aca1d872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1597b1c6b50b5932fd0e03c1aca1d872">&#9670;&nbsp;</a></span>CLK_APBCLK_PWM0_CH23_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_PWM0_CH23_EN&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel 2 and Channel 3 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00078">78</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac0f47a107761dd520a1170d5d82f8d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f47a107761dd520a1170d5d82f8d7d">&#9670;&nbsp;</a></span>CLK_APBCLK_RTC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_RTC_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00063">63</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7bbf81f0794c59e7bbf11d707cb59c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbf81f0794c59e7bbf11d707cb59c70">&#9670;&nbsp;</a></span>CLK_APBCLK_SC0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC0_EN&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 0 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00084">84</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga55d14a8cf7347d05a7a20fc0c5d600ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d14a8cf7347d05a7a20fc0c5d600ba">&#9670;&nbsp;</a></span>CLK_APBCLK_SC1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC1_EN&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 1 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00085">85</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8625f5fd482c29e7dca964466d62437b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8625f5fd482c29e7dca964466d62437b">&#9670;&nbsp;</a></span>CLK_APBCLK_SC2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SC2_EN&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard 2 Clock Enable Control </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00069">69</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf2dc470659b5caa20d9a69effee95e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2dc470659b5caa20d9a69effee95e53">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI0_EN&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00072">72</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad087801330ec514a6a08ba49c0f8f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad087801330ec514a6a08ba49c0f8f72">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI1_EN&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00073">73</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab71c53b5be19015b9d85195f1d4a7fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71c53b5be19015b9d85195f1d4a7fff">&#9670;&nbsp;</a></span>CLK_APBCLK_SPI2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_SPI2_EN&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00074">74</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3f922504070a653e115fe90998462c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f922504070a653e115fe90998462c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR0_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00064">64</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6aba478d6e73ca1482d9b46d0b9714c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aba478d6e73ca1482d9b46d0b9714c5">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR1_EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00065">65</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37c22f94fc870ad134eae102a339cfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c22f94fc870ad134eae102a339cfd4">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR2_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00066">66</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacb2aac69d7c820c5f3d8ccd54f571a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2aac69d7c820c5f3d8ccd54f571a42">&#9670;&nbsp;</a></span>CLK_APBCLK_TMR3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_TMR3_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00067">67</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12482f15d82164ee088b5e043ba40bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12482f15d82164ee088b5e043ba40bd2">&#9670;&nbsp;</a></span>CLK_APBCLK_UART0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART0_EN&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 0 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00075">75</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga93064ca01354e420a5dc3cdaa47976de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93064ca01354e420a5dc3cdaa47976de">&#9670;&nbsp;</a></span>CLK_APBCLK_UART1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_UART1_EN&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 1 clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00076">76</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga257c3036ecc48733786635951552bcc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257c3036ecc48733786635951552bcc1">&#9670;&nbsp;</a></span>CLK_APBCLK_USBD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_USBD_EN&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB device clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00081">81</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1c7bfa98982784f6ffbd021d86951b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7bfa98982784f6ffbd021d86951b11">&#9670;&nbsp;</a></span>CLK_APBCLK_WDT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_APBCLK_WDT_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog clock enable </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00062">62</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafa76a76292a6fbe63388a660f4f6d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa76a76292a6fbe63388a660f4f6d0f4">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_HIRC&#160;&#160;&#160;(7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00125">125</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8960bacee034e54d5885fe0b1106c4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8960bacee034e54d5885fe0b1106c4ec">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_HXT&#160;&#160;&#160;(0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00121">121</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbbe76abb6aba125cdee4bc334de5df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbbe76abb6aba125cdee4bc334de5df3">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_LIRC&#160;&#160;&#160;(3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00124">124</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4b2d4325fe63925bc8d2a962a91bc962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2d4325fe63925bc8d2a962a91bc962">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_LXT&#160;&#160;&#160;(1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00122">122</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab3399b4fa416b9e84a25040adf4b3a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3399b4fa416b9e84a25040adf4b3a8c">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_PLL&#160;&#160;&#160;(2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select HCLK clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00123">123</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05b43f9775b946d78d652472a03f0d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b43f9775b946d78d652472a03f0d50">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00221">221</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa8e4b29dfc7af52a5edfddb04dbc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8e4b29dfc7af52a5edfddb04dbc48d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting systick clock source as external HCLK/8 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00222">222</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9e5b8de58e34a2fa8b91066c40eac5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5b8de58e34a2fa8b91066c40eac5af">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HCLK&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00132">132</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f350585f3146aba766df2e08beaacee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f350585f3146aba766df2e08beaacee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00131">131</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7aefb44f5382a0e3a6b4f002e217d501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aefb44f5382a0e3a6b4f002e217d501">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00128">128</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0312953310aea7eb372e8032f070e462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0312953310aea7eb372e8032f070e462">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00129">129</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa1929cf27149b28add2c5544493bf35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1929cf27149b28add2c5544493bf35c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select ADC clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00130">130</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2408361efa3ad75098df7d0cf1c4a617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2408361efa3ad75098df7d0cf1c4a617">&#9670;&nbsp;</a></span>CLK_CLKSEL1_LCD_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_LCD_S_LXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_LCD_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select LCD clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00134">134</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf146b3a9dec09cc487d822a0a11b7216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf146b3a9dec09cc487d822a0a11b7216">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00152">152</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga598bbd49e026d7419ebcf27aeaddb78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598bbd49e026d7419ebcf27aeaddb78d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00153">153</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabe9aa06a3fc2a2f9c1b528387f48ce21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9aa06a3fc2a2f9c1b528387f48ce21">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00150">150</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga51aa0eef247312c2ffdc81bd2c10916d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51aa0eef247312c2ffdc81bd2c10916d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH01_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH01_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH01 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00151">151</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga87f358861811ed7be1ee74e2058d2b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f358861811ed7be1ee74e2058d2b17">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00157">157</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86cd39b40c1b127a0943306d6a385425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86cd39b40c1b127a0943306d6a385425">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00158">158</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad37eb57a86333b1b1f8d3bf74d818d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad37eb57a86333b1b1f8d3bf74d818d80">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00155">155</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3f9a987d47adf5a3a265c22877dc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3f9a987d47adf5a3a265c22877dc6b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM0_CH23_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM0_CH23_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select PWM0_CH23 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00156">156</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf1bf4ddaaedc1e98e246e4408838b5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1bf4ddaaedc1e98e246e4408838b5c7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00146">146</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga22f7e1378034b248a114209721dd94d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f7e1378034b248a114209721dd94d6">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HCLK&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00148">148</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga58dcc6ddbec0c8f862a866e7f8d4a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58dcc6ddbec0c8f862a866e7f8d4a57c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00147">147</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadd2d3aceefc073681958ce8d8617a78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2d3aceefc073681958ce8d8617a78b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00143">143</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaacc4f9786f0f902314b852a1b0460c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc4f9786f0f902314b852a1b0460c10">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00145">145</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12f72b176611700156304e337b7046c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f72b176611700156304e337b7046c8">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00144">144</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa1446cbaa99e05d774ff9a0ee4b901f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1446cbaa99e05d774ff9a0ee4b901f9">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00139">139</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga038ff7eca716915f89d8c51a45bf4451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038ff7eca716915f89d8c51a45bf4451">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HCLK&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00141">141</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga89f322b1f8c95cb5cbddc27a262d217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f322b1f8c95cb5cbddc27a262d217a">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00140">140</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b57c2277d211f34c22b368b6c123edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b57c2277d211f34c22b368b6c123edd">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00136">136</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4716fba4deebbaa1bd1ccc0d9156229d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4716fba4deebbaa1bd1ccc0d9156229d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00138">138</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae24383c90ecdfe4dd4c5e5b8129aa417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24383c90ecdfe4dd4c5e5b8129aa417">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR1 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00137">137</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga206b01a15bf8697ddc419240988ca968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206b01a15bf8697ddc419240988ca968">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00163">163</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf0023441a063fc52befee33fef7c36dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0023441a063fc52befee33fef7c36dc">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00160">160</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefed935fe3bb6a4d446f9913d29b1fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefed935fe3bb6a4d446f9913d29b1fb8">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00161">161</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga098a17542861689c7a0c0ab559f2b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098a17542861689c7a0c0ab559f2b65f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_PLL&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select UART clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00162">162</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac7cfb64b9575ac19233fa2da35e439bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7cfb64b9575ac19233fa2da35e439bd">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV0_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV0_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00194">194</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7e320da9e7600e812ff15f557af25763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e320da9e7600e812ff15f557af25763">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV0_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV0_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00195">195</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga02c53e53810caa353251d7bbcacd7ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c53e53810caa353251d7bbcacd7ec9">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV0_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV0_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00192">192</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab635d75c321d37d3524c6bf1ed923561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab635d75c321d37d3524c6bf1ed923561">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV0_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV0_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00193">193</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8baad10df8c82ddd10fedd912e153c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8baad10df8c82ddd10fedd912e153c69">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV1_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV1_S_HCLK&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00204">204</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga984cfdb2a69bd9154442c2221a508285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984cfdb2a69bd9154442c2221a508285">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV1_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV1_S_HIRC&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV1 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00205">205</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b9ba067ec21b51d6054325312697013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b9ba067ec21b51d6054325312697013">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV1_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV1_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV1 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00202">202</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadf97525948c2d8156358d7df58235fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf97525948c2d8156358d7df58235fce">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV1_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV1_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV1 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00203">203</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga92323b24a0cbd1758806707455bb66bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92323b24a0cbd1758806707455bb66bf">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HCLK&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac7cfb64b9575ac19233fa2da35e439bd">CLK_CLKSEL2_FRQDIV0_S_HCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00199">199</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5da69bfa8ce4349bce69fd1b42a80ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da69bfa8ce4349bce69fd1b42a80ed6">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HIRC&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7e320da9e7600e812ff15f557af25763">CLK_CLKSEL2_FRQDIV0_S_HIRC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00200">200</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5f7b629572cc9980fdd57f41b63c4856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7b629572cc9980fdd57f41b63c4856">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_HXT&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga02c53e53810caa353251d7bbcacd7ec9">CLK_CLKSEL2_FRQDIV0_S_HXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00197">197</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5185bc160d2abd9d5f975bedb13b8300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5185bc160d2abd9d5f975bedb13b8300">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_S_LXT&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab635d75c321d37d3524c6bf1ed923561">CLK_CLKSEL2_FRQDIV0_S_LXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select FRQDIV0 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00198">198</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9da151a5c5c62e6d821fa4cc2be6ddae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da151a5c5c62e6d821fa4cc2be6ddae">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_HCLK&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00175">175</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad45cd1655ab612ac0746edbc533b48a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad45cd1655ab612ac0746edbc533b48a4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_HIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00174">174</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8232ca6e94d55c338a2c123cae4606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8232ca6e94d55c338a2c123cae4606">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00172">172</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86245cfcfc8f11ffd6a52dad1b4079c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86245cfcfc8f11ffd6a52dad1b4079c7">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SC_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SC_S_PLL&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SC clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00173">173</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga66e079ad947a57568ac97d664878e23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e079ad947a57568ac97d664878e23e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI0_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI0_S_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI 0 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00170">170</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae2b9a6d24e23bce0ce3ed1512d4e7e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b9a6d24e23bce0ce3ed1512d4e7e07">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI0_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI0_S_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI 0 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00169">169</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3ab435fa967f10af0997d3d51b95fc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ab435fa967f10af0997d3d51b95fc7f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1_S_HCLK&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI 1 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00167">167</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac3b4756c56b653644fe6310738902e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3b4756c56b653644fe6310738902e29">&#9670;&nbsp;</a></span>CLK_CLKSEL2_SPI1_S_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_SPI1_S_PLL&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select SPI 1 clock source from PLL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00166">166</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga472ba16681c8f31cc4b3401067437578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472ba16681c8f31cc4b3401067437578">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00180">180</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad876333562f9ea87528436cc5bac219c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad876333562f9ea87528436cc5bac219c">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_HCLK&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00182">182</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga60ccb6108180f1fe14372c7e4806ec9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ccb6108180f1fe14372c7e4806ec9a">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00181">181</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5353449e3078a5cd3e2e01ecdad88274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5353449e3078a5cd3e2e01ecdad88274">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00177">177</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga04520ce1584892b255f889d970d58e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04520ce1584892b255f889d970d58e2e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00179">179</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf9c7c52c3cefd37e8928b3b85dd46de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c7c52c3cefd37e8928b3b85dd46de4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR2_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR2_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR2 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00178">178</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga62e8c44d1fb5e5ab32bbae7b4970e808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e8c44d1fb5e5ab32bbae7b4970e808">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_EXT&#160;&#160;&#160;(0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from external trigger </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00187">187</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf76306f968b12849c8ac950b5a888640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76306f968b12849c8ac950b5a888640">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_HCLK&#160;&#160;&#160;(0x5UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00189">189</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaafb9f0a9e62bee53a9b61190c00a075e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb9f0a9e62bee53a9b61190c00a075e">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_HIRC&#160;&#160;&#160;(0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00188">188</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37f46d860270950115d46a1dea6a4e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f46d860270950115d46a1dea6a4e2b">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_HXT&#160;&#160;&#160;(0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00184">184</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga23cc604c412dbbae0008cef2821a4437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23cc604c412dbbae0008cef2821a4437">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_LIRC&#160;&#160;&#160;(0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00186">186</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3084bb665c85e6398c8ebb1d6774808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3084bb665c85e6398c8ebb1d6774808f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_TMR3_S_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_TMR3_S_LXT&#160;&#160;&#160;(0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select TMR3 clock source from low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00185">185</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596e15f54ce398f555d750be53e0d7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596e15f54ce398f555d750be53e0d7b3">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_CLK_SW_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_CLK_SW_FAIL&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock switch fail flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00093">93</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga23412d96858cc0796764ff49ace7936a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23412d96858cc0796764ff49ace7936a">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HIRC_STB&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal high speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00092">92</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae6d48a5483bf8fa4e3fb4580344922c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d48a5483bf8fa4e3fb4580344922c9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_HXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_HXT_STB&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External high speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00088">88</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad55adf4b619e4557aebd0e0f46151ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55adf4b619e4557aebd0e0f46151ead">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LIRC_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LIRC_STB&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal low speed oscillator clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00091">91</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga699538651c0ee33ae0f372d5c989cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699538651c0ee33ae0f372d5c989cdf8">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_LXT_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_LXT_STB&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External low speed crystal clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00089">89</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac8dee9e78eb0ac84425cb01aa2bdcdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8dee9e78eb0ac84425cb01aa2bdcdb9">&#9670;&nbsp;</a></span>CLK_CLKSTATUS_PLL_STB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSTATUS_PLL_STB&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal PLL clock source stable flag </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00090">90</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacbd2613a18e59cd0707c4f667184b1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd2613a18e59cd0707c4f667184b1af">&#9670;&nbsp;</a></span>CLK_FRQDIV_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FRQDIV_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency divider enable bit </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00225">225</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa2203c161439a832e436d08e783b952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2203c161439a832e436d08e783b952">&#9670;&nbsp;</a></span>CLK_HCLK_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_HCLK_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#aaf47152c541c2431e4a81513ac23155b">CLK_CLKDIV0_HCLK_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#abc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00208">208</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6a31600de185d4f3273dfbad26bff8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a31600de185d4f3273dfbad26bff8cb">&#9670;&nbsp;</a></span>CLK_PLL_MLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLL_MLP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Multiple </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00101">101</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4ddda8b5d5b00df93fc155bb76b2e266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ddda8b5d5b00df93fc155bb76b2e266">&#9670;&nbsp;</a></span>CLK_PLL_SRC_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLL_SRC_N</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1)&lt;&lt;8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Input Source Divider </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00100">100</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1cc3dd0e98ecfca3a0f9826fe904fe1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc3dd0e98ecfca3a0f9826fe904fe1d">&#9670;&nbsp;</a></span>CLK_PLLCTL_16MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_16MHz_HIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 16MHz PLL output with 12MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00115">115</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad2623528d6775ed10c2c5b963de9bf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2623528d6775ed10c2c5b963de9bf60">&#9670;&nbsp;</a></span>CLK_PLLCTL_22MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_22MHz_HIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 22MHz PLL output with 12MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00114">114</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaed60c15fe3b90184dc35faa4eb5e3256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed60c15fe3b90184dc35faa4eb5e3256">&#9670;&nbsp;</a></span>CLK_PLLCTL_24MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_24MHz_HIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 24MHz PLL output with 12MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00113">113</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2b1f1f8f8caf3842e009602761bc4dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1f1f8f8caf3842e009602761bc4dda">&#9670;&nbsp;</a></span>CLK_PLLCTL_28MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_28MHz_HIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(28))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 28MHz PLL output with 12MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00112">112</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2040f3cf4e7e0acfa1f3ac2777b17e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2040f3cf4e7e0acfa1f3ac2777b17e74">&#9670;&nbsp;</a></span>CLK_PLLCTL_32MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_32MHz_HIRC&#160;&#160;&#160;(<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a> | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">CLK_PLL_SRC_N</a>(12) | <a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">CLK_PLL_MLP</a>(32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Predefined PLLCTL setting for 32MHz PLL output with 12MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00111">111</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa9c2de1d08b46cc9e870089791dfb248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9c2de1d08b46cc9e870089791dfb248">&#9670;&nbsp;</a></span>CLK_PLLCTL_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PD&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL Power down mode </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00096">96</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga781435991b8a07e0951b23be1beadeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781435991b8a07e0951b23be1beadeea">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HIRC&#160;&#160;&#160;((uint32_t)(0x00020000))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For PLL clock source is HIRC </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00098">98</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLL_SRC_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLL_SRC_HXT&#160;&#160;&#160;((uint32_t)(0x00000000))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For PLL clock source is HXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00097">97</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b475aaba315994e908dbba884f449cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b475aaba315994e908dbba884f449cd">&#9670;&nbsp;</a></span>CLK_PWRCTL_DELY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_DELY_EN&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the wake-up delay counter </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00041">41</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6f49b975fc3e950dd02a6c3e06da3573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f49b975fc3e950dd02a6c3e06da3573">&#9670;&nbsp;</a></span>CLK_PWRCTL_HIRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HIRC_EN&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal high speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00039">39</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga193c6b1ecaaf9951282a54655eb0c6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193c6b1ecaaf9951282a54655eb0c6d5">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_EN&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable high speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00037">37</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaec9e68172e0ad1e9694e46605febacdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9e68172e0ad1e9694e46605febacdc">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_12M_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_12M_16M&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 12 MHz to 16 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00048">48</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1bb62a250de0df57ef10b3eb8d153f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb62a250de0df57ef10b3eb8d153f25">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_16M&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is higher than 16 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00049">49</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga55edd453ea6fcf146c786a48ab8487aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55edd453ea6fcf146c786a48ab8487aa">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_8M&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is lower than from 8 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00046">46</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacc27ac9450f89a877b2a837ca37b73f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc27ac9450f89a877b2a837ca37b73f4">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_GAIN_8M_12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_GAIN_8M_12M&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal Gain control is from 8 MHz to 12 MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00047">47</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga46cf5485d8a0f3a11f09c23be8225fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46cf5485d8a0f3a11f09c23be8225fbe">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT_SELXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT_SELXT&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High frequency crystal loop back path Enabled </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00044">44</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga732443b087a6a682e84da94044de8395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732443b087a6a682e84da94044de8395">&#9670;&nbsp;</a></span>CLK_PWRCTL_LIRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_LIRC_EN&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal low speed oscillator </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00040">40</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac75bc679141334227a494095eaf36bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75bc679141334227a494095eaf36bc7">&#9670;&nbsp;</a></span>CLK_PWRCTL_LXT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_LXT_EN&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable low speed crystal </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00038">38</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaee31cd94822697e07816fa51b5ca3a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee31cd94822697e07816fa51b5ca3a0b">&#9670;&nbsp;</a></span>CLK_PWRCTL_PWRDOWN_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_PWRDOWN_EN&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down enable bit </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00043">43</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga91e2072b9561418e42f04bc7875e7b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91e2072b9561418e42f04bc7875e7b5b">&#9670;&nbsp;</a></span>CLK_PWRCTL_WAKEINT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_WAKEINT_EN&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the wake-up interrupt </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00042">42</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9070f5cdb0aece5cd6b4174fbd10b647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9070f5cdb0aece5cd6b4174fbd10b647">&#9670;&nbsp;</a></span>CLK_SC0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a3b6f575ecbb77b8133370700fd794a9e">CLK_CLKDIV0_SC0_N_Pos</a>)  &amp; <a class="el" href="_nano1_x2_series_8h.html#a4a516bd550d590ea173cce02dad4ef5c">CLK_CLKDIV0_SC0_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for SmartCard0 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00211">211</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga286ed715914961985c6a352ef4e63733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286ed715914961985c6a352ef4e63733">&#9670;&nbsp;</a></span>CLK_SC1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SC1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a4cb3e1fe826c7ec332d41df835ddad71">CLK_CLKDIV1_SC1_N_Pos</a> ) &amp; <a class="el" href="_nano1_x2_series_8h.html#aafab8162025518e09322a6a7a47210e8">CLK_CLKDIV1_SC1_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for SmartCard1 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00214">214</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2878687df277ad3539d0b4645b989fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2878687df277ad3539d0b4645b989fbd">&#9670;&nbsp;</a></span>CLK_TMR0_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR0_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a22fd63fe42d1d27a98e3c243df693b4a">CLK_CLKDIV1_TMR0_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#ab296fd2db2b5a9528b9b758038243a73">CLK_CLKDIV1_TMR0_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for Timer0 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00218">218</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga46a4e31969798c675a9ca99cb1c1cc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a4e31969798c675a9ca99cb1c1cc6b">&#9670;&nbsp;</a></span>CLK_TMR1_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR1_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a923ba443c32e7c1d38d3de4e4b1743aa">CLK_CLKDIV1_TMR1_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a056707f5bb6e089f03c8ec52baf20529">CLK_CLKDIV1_TMR1_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for Timer1 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00217">217</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8d272fecfac8742a2e05b7316a3df85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d272fecfac8742a2e05b7316a3df85b">&#9670;&nbsp;</a></span>CLK_TMR2_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR2_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a7744354d75109a3b0c3cdeed8cd61638">CLK_CLKDIV1_TMR2_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a95259ed050f03ba2789cba990c3f447b">CLK_CLKDIV1_TMR2_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for Timer2 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00216">216</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05486feac41332744ee65cced5dd643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05486feac41332744ee65cced5dd643e">&#9670;&nbsp;</a></span>CLK_TMR3_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TMR3_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a660d4e334ce55937d578dd00e6710ca4">CLK_CLKDIV1_TMR3_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#af7e17748e92034d8547e952c3ccc063a">CLK_CLKDIV1_TMR3_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV1 Setting for Timer3 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00215">215</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga63f2cae87030608576a7f1e10e1578a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f2cae87030608576a7f1e10e1578a9">&#9670;&nbsp;</a></span>CLK_UART_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_UART_CLK_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x-1)&lt;&lt; <a class="el" href="_nano1_x2_series_8h.html#a2349b11cd473bc1943e99043683632e6">CLK_CLKDIV0_UART_N_Pos</a>) &amp; <a class="el" href="_nano1_x2_series_8h.html#a5c811ef7ddb544f308cd868032d6f286">CLK_CLKDIV0_UART_N_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV0 Setting for UART clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00209">209</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafaed301d413410909b7358444d34a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaed301d413410909b7358444d34a358">&#9670;&nbsp;</a></span>CLK_WK_INTSTS_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_WK_INTSTS_IS&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake-up Interrupt Status in chip Power-down Mode </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00228">228</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga08b47f90b9629c5c05deb34027791d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b47f90b9629c5c05deb34027791d78">&#9670;&nbsp;</a></span>DMA_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00260">260</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafe4187a4e267e7edace715cb53ca2f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4187a4e267e7edace715cb53ca2f4b">&#9670;&nbsp;</a></span>EBI_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00258">258</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae17c7846895428d12f598d349cac8f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17c7846895428d12f598d349cac8f8d">&#9670;&nbsp;</a></span>FDIV0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider0 Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00277">277</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga58465ede25162727234f2db43d10b7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58465ede25162727234f2db43d10b7f1">&#9670;&nbsp;</a></span>FDIV1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV1_EN_Pos    )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider1 Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00276">276</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf04f68ef136af432770da8d6b4eabe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04f68ef136af432770da8d6b4eabe32">&#9670;&nbsp;</a></span>FDIV_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV_MODULE&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae17c7846895428d12f598d349cac8f8d">FDIV0_MODULE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00285">285</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadff1de9b25d3029a09b97db8e557c7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff1de9b25d3029a09b97db8e557c7d9">&#9670;&nbsp;</a></span>FREQ_16MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_16MHZ&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00034">34</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga36140d28e8333e89f0cb81eb48a77351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36140d28e8333e89f0cb81eb48a77351">&#9670;&nbsp;</a></span>FREQ_32MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_32MHZ&#160;&#160;&#160;32000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00033">33</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a97cb797227115422567265f24f66b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a97cb797227115422567265f24f66b6">&#9670;&nbsp;</a></span>GPIO_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00261">261</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga31b22702b1673f42d13e2a26d7d18502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b22702b1673f42d13e2a26d7d18502">&#9670;&nbsp;</a></span>I2C0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00275">275</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6281d1cecdad4bc845c1062e177c9049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6281d1cecdad4bc845c1062e177c9049">&#9670;&nbsp;</a></span>I2C1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00274">274</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b2830e9edec3742c92ebd5269dbf9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2830e9edec3742c92ebd5269dbf9bc">&#9670;&nbsp;</a></span>ISP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00259">259</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga844c4c5e373a3f27bd3cd98bd785fef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844c4c5e373a3f27bd3cd98bd785fef6">&#9670;&nbsp;</a></span>LCD_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(1&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_LCD_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCD Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00266">266</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00234">234</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODULE index, 0x0:AHBCLK, 0x1:APBCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00245">245</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00238">238</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK CLKDIV on MODULE index, 0x0:CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00249">249</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00239">239</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00250">250</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00240">240</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00251">251</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00235">235</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1 0x3 CLKSEL2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00246">246</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00236">236</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00247">247</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00237">237</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00248">248</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00241">241</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00252">252</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00242">242</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA&#160;&#160;&#160;<a class="el" href="group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Available </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00243">243</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf8c9dd651965de3afa635059e507439f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c9dd651965de3afa635059e507439f">&#9670;&nbsp;</a></span>PWM0_CH01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_CH01_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel0 and Channel1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00268">268</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa88ddb2c9f88d9e1c753dfd581fc6e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88ddb2c9f88d9e1c753dfd581fc6e29">&#9670;&nbsp;</a></span>PWM0_CH23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_CH23_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 Channel2 and Channel3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00267">267</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab8d32cdc45f0f40f63a3275249f1a270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d32cdc45f0f40f63a3275249f1a270">&#9670;&nbsp;</a></span>RTC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Real-Time-Clock Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00282">282</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga588a58b8cbf42cb3953de47d45ce4332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588a58b8cbf42cb3953de47d45ce4332">&#9670;&nbsp;</a></span>SC0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00264">264</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad64da455968e6741c3b5be6aa65be0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64da455968e6741c3b5be6aa65be0aa">&#9670;&nbsp;</a></span>SC1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00263">263</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596830ce09a1794429c50f4351919d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596830ce09a1794429c50f4351919d2d">&#9670;&nbsp;</a></span>SPI0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00272">272</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga90108a6efaa99717d1666be2fc2bdabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90108a6efaa99717d1666be2fc2bdabb">&#9670;&nbsp;</a></span>SPI1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00271">271</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad992df4b54bf7d932a30025bf8b3f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad992df4b54bf7d932a30025bf8b3f29">&#9670;&nbsp;</a></span>SRAM_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00257">257</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacd4e3786dc409eeb1739cdb0450b86ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4e3786dc409eeb1739cdb0450b86ec">&#9670;&nbsp;</a></span>TICK_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TICK_MODULE&#160;&#160;&#160;((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TICK Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00256">256</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00281">281</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00280">280</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41a6b20c5710598bd2980a833c52c324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a6b20c5710598bd2980a833c52c324">&#9670;&nbsp;</a></span>TMR2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR2_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer2 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00279">279</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a5e7dd49028df1d6ca7236c78fb579d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5e7dd49028df1d6ca7236c78fb579d">&#9670;&nbsp;</a></span>TMR3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR3_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00278">278</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28e1e43abf54cf8f715fead42010e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e1e43abf54cf8f715fead42010e7e9">&#9670;&nbsp;</a></span>UART0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00270">270</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga558446e460cc69dfb2ac567e961ab262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558446e460cc69dfb2ac567e961ab262">&#9670;&nbsp;</a></span>UART1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00269">269</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE&#160;&#160;&#160;((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00283">283</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 08:54:02 for Nano102_112 Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
