$date
	Fri Sep  5 21:39:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab1_vlg_vec_tst $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module i1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#100000
