library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alu is 

	port(B, Bus1	: in std_logic_vector(7 downto 0);
			ALU_se1 	: in std_logic_vector(2 downto 0);
			ALU_Result	: out std_logic_vector(7 downto 0);
			NZVC		: out std_logic_vector(3 downto 0));

end entity;

architecture alu_arch of alu is 

	begin 
	
	alu_PROCESS	: process (B, Bus1, ALU_se1)
		
		variable Sum_uns : unsigned(8 downto 0);
		variable Res_uns : unsigned(8 downto 0);
		begin 
			if(ALU_Se1 = "000") then 
			
				--Calcular la suma
				Sum_uns := unsigned('0' & B) + unsigned('0' & Bus1);
				ALU_Result <= std_logic_vector(Suma_uns(7 downto 0));
			
				--Bandera negativa(N)
				NZVC(3) <= Suma_uns(7);
				
				--Bandera Cero(Z)
				if(Suma_uns(7 downto 0) = x"00")then
					NZVC(2) <= '1';
				else 
					NZVC(2) <= '0';
				end if;
				
				--Overflow flag(V)		
				if((B(7)='0' and Bus1(7)='0' and Suma_uns(7)='1' or (B(7)='1' and Bus1(7)='1' and Suma_uns(7)='0')))				
					NZVC(1) <= '1';					
				else					
					NZVC(1) <= '0';					
				end if;
				
				--Carry Flag (C)				
				NZVC(0) <= Suma_uns(7);		
				
			end if;
								
	end process;

end architecture;