{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638909610166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638909610176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 14:40:10 2021 " "Processing started: Tue Dec 07 14:40:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638909610176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909610176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909610176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638909610541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638909610541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecodedecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file morsecodedecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MorseCodeDecoder " "Found entity 1: MorseCodeDecoder" {  } { { "MorseCodeDecoder.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dashnextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file dashnextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dashNextState " "Found entity 1: dashNextState" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotnextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file dotnextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotNextState " "Found entity 1: dotNextState" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstatecircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nextstatecircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nextStateCircuit " "Found entity 1: nextStateCircuit" {  } { { "nextStateCircuit.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charfinitestatemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file charfinitestatemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CharFiniteStateMachine " "Found entity 1: CharFiniteStateMachine" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6BitRegister " "Found entity 1: 6BitRegister" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615560 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ModifiedUpCounter.v " "Can't analyze file -- file ModifiedUpCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638909615560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedupcountercircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file modifiedupcountercircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedUpCounterCircuit " "Found entity 1: ModifiedUpCounterCircuit" {  } { { "ModifiedUpCounterCircuit.v" "" { Text "U:/Documents/CPRE281/final_project/ModifiedUpCounterCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedupcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modifiedupcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedUpCounter " "Found entity 1: ModifiedUpCounter" {  } { { "ModifiedUpCounter.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/ModifiedUpCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "U:/Documents/CPRE281/final_project/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regshiftand7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regshiftand7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegShiftAnd7Seg " "Found entity 1: RegShiftAnd7Seg" {  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux41.v 1 1 " "Found 1 design units, including 1 entities, in source file mymux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 myMux41 " "Found entity 1: myMux41" {  } { { "myMux41.v" "" { Text "U:/Documents/CPRE281/final_project/myMux41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615937 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testing.bdf " "Can't analyze file -- file testing.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638909615940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SixUpCounter.v " "Can't analyze file -- file SixUpCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638909615941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SixUpCounterFSM.bdf " "Can't analyze file -- file SixUpCounterFSM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638909615944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testingStates.bdf " "Can't analyze file -- file testingStates.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638909615945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909615982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909615982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MorseCodeDecoder " "Elaborating entity \"MorseCodeDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638909616341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharFiniteStateMachine CharFiniteStateMachine:inst6 " "Elaborating entity \"CharFiniteStateMachine\" for hierarchy \"CharFiniteStateMachine:inst6\"" {  } { { "MorseCodeDecoder.bdf" "inst6" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { -368 1040 1152 -208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextStateCircuit CharFiniteStateMachine:inst6\|nextStateCircuit:inst " "Elaborating entity \"nextStateCircuit\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\"" {  } { { "CharFiniteStateMachine.bdf" "inst" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 216 456 552 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux41 CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|myMux41:state5 " "Elaborating entity \"myMux41\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|myMux41:state5\"" {  } { { "nextStateCircuit.bdf" "state5" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { -184 688 808 -40 "state5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dashNextState CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2 " "Elaborating entity \"dashNextState\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\"" {  } { { "nextStateCircuit.bdf" "inst2" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { 96 344 464 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616718 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dashNextState.v(9) " "Verilog HDL Case Statement warning at dashNextState.v(9): incomplete case statement has no default case item" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H dashNextState.v(7) " "Verilog HDL Always Construct warning at dashNextState.v(7): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] dashNextState.v(7) " "Inferred latch for \"H\[0\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] dashNextState.v(7) " "Inferred latch for \"H\[1\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] dashNextState.v(7) " "Inferred latch for \"H\[2\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] dashNextState.v(7) " "Inferred latch for \"H\[3\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] dashNextState.v(7) " "Inferred latch for \"H\[4\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] dashNextState.v(7) " "Inferred latch for \"H\[5\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616738 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotNextState CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3 " "Elaborating entity \"dotNextState\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\"" {  } { { "nextStateCircuit.bdf" "inst3" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { 304 344 464 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616754 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dotNextState.v(9) " "Verilog HDL Case Statement warning at dotNextState.v(9): incomplete case statement has no default case item" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H dotNextState.v(7) " "Verilog HDL Always Construct warning at dotNextState.v(7): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] dotNextState.v(7) " "Inferred latch for \"H\[0\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] dotNextState.v(7) " "Inferred latch for \"H\[1\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] dotNextState.v(7) " "Inferred latch for \"H\[2\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] dotNextState.v(7) " "Inferred latch for \"H\[3\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] dotNextState.v(7) " "Inferred latch for \"H\[4\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] dotNextState.v(7) " "Inferred latch for \"H\[5\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909616774 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst1\"" {  } { { "MorseCodeDecoder.bdf" "inst1" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { -328 -360 -224 -232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909616793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909617143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638909617143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst1\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst1\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { { 272 496 648 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst4\"" {  } { { "MorseCodeDecoder.bdf" "inst4" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 696 240 360 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModifiedUpCounter ModifiedUpCounter:inst5 " "Elaborating entity \"ModifiedUpCounter\" for hierarchy \"ModifiedUpCounter:inst5\"" {  } { { "MorseCodeDecoder.bdf" "inst5" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 696 -32 96 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModifiedUpCounterCircuit ModifiedUpCounter:inst5\|ModifiedUpCounterCircuit:inst3 " "Elaborating entity \"ModifiedUpCounterCircuit\" for hierarchy \"ModifiedUpCounter:inst5\|ModifiedUpCounterCircuit:inst3\"" {  } { { "ModifiedUpCounter.bdf" "inst3" { Schematic "U:/Documents/CPRE281/final_project/ModifiedUpCounter.bdf" { { 208 280 408 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegShiftAnd7Seg RegShiftAnd7Seg:hex7 " "Elaborating entity \"RegShiftAnd7Seg\" for hierarchy \"RegShiftAnd7Seg:hex7\"" {  } { { "MorseCodeDecoder.bdf" "hex7" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 0 616 896 160 "hex7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6BitRegister RegShiftAnd7Seg:hex7\|6BitRegister:reg " "Elaborating entity \"6BitRegister\" for hierarchy \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\"" {  } { { "RegShiftAnd7Seg.bdf" "reg" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 672 432 664 872 "reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11 " "Elaborating entity \"21mux\" for hierarchy \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11\"" {  } { { "6BitRegister.bdf" "inst11" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { -40 1176 1296 40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11\"" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { -40 1176 1296 40 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "RegShiftAnd7Seg.bdf" "inst9" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Instantiated megafunction \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638909617506 ""}  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638909617506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000 RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "U:/Documents/CPRE281/final_project/db/mux_crc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638909617631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\"" {  } { { "RegShiftAnd7Seg.bdf" "hex" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 624 1008 1168 704 "hex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909617683 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegDecoder.v(11) " "Verilog HDL Case Statement warning at sevenSegDecoder.v(11): incomplete case statement has no default case item" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H sevenSegDecoder.v(9) " "Verilog HDL Always Construct warning at sevenSegDecoder.v(9): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[0\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[1\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[2\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[3\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[4\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[5\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617701 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[6\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[6\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909617702 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618545 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618545 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618545 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618545 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618546 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618546 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618547 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618547 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618547 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618548 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618548 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618548 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618548 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618548 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[4\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[4\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[3\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[3\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d0 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d0" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 648 888 952 728 "d0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[2\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[2\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[1\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[1\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[5\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[5\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[0\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[0\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638909618549 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638909618549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638909618649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638909620807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638909620807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "613 " "Implemented 613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638909621311 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638909621311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638909621311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638909621311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638909621432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 14:40:21 2021 " "Processing ended: Tue Dec 07 14:40:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638909621432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638909621432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638909621432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638909621432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638909623051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638909623055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 14:40:22 2021 " "Processing started: Tue Dec 07 14:40:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638909623055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638909623055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638909623055 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638909623106 ""}
{ "Info" "0" "" "Project  = MorseCodeDecoder" {  } {  } 0 0 "Project  = MorseCodeDecoder" 0 0 "Fitter" 0 0 1638909623107 ""}
{ "Info" "0" "" "Revision = MorseCodeDecoder" {  } {  } 0 0 "Revision = MorseCodeDecoder" 0 0 "Fitter" 0 0 1638909623107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638909623308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638909623312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MorseCodeDecoder EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MorseCodeDecoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638909623368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638909623399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638909623399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638909623617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638909623716 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638909623716 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638909623717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638909623717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638909623717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638909623717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638909623717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638909623717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638909623720 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 82 " "No exact pin location assignment(s) for 6 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638909624100 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638909624333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MorseCodeDecoder.sdc " "Synopsys Design Constraints File file not found: 'MorseCodeDecoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638909624334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638909624336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638909624340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638909624341 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638909624341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node 50Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624369 ""}  } { { "MorseCodeDecoder.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 760 -1224 -1056 776 "50Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|Mux6~1  " "Automatically promoted node CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|Mux6~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624369 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst10\|clock_divider_1024:inst\|inst10  " "Automatically promoted node debouncer:inst10\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst10\|clock_divider_1024:inst\|inst10~0 " "Destination node debouncer:inst10\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624369 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638909624369 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst1\|clock_divider_1024:inst\|inst10  " "Automatically promoted node debouncer:inst1\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst1\|clock_divider_1024:inst\|inst10~0 " "Destination node debouncer:inst1\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638909624370 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst9\|clock_divider_1024:inst\|inst10  " "Automatically promoted node debouncer:inst9\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst9\|clock_divider_1024:inst\|inst10~0 " "Destination node debouncer:inst9\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638909624371 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst9\|inst2  " "Automatically promoted node debouncer:inst9\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst5 " "Destination node RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst5" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 152 1304 1368 232 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst4 " "Destination node RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst4" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 1088 1152 240 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3 " "Destination node RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst2 " "Destination node RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst2" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 696 760 240 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Destination node RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Destination node RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst2 " "Destination node RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst2" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 696 760 240 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3 " "Destination node RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst4 " "Destination node RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst4" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 1088 1152 240 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst5 " "Destination node RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst5" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 152 1304 1368 232 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638909624372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638909624372 ""}  } { { "debouncer.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { { 256 800 864 336 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624373 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624373 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624375 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624375 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624375 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624375 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624375 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|Mux1~1  " "Automatically promoted node RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624377 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst10\|inst2  " "Automatically promoted node debouncer:inst10\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638909624377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "andReset~0 " "Destination node andReset~0" {  } { { "MorseCodeDecoder.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { -264 688 752 -216 "andReset" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638909624377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638909624377 ""}  } { { "debouncer.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { { 256 800 864 336 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638909624377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638909624680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638909624680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638909624680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638909624681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638909624682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638909624682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638909624682 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638909624683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638909624705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638909624705 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638909624705 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638909624714 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638909624714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638909624714 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 37 34 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 58 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638909624714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638909624714 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638909624714 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638909624798 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638909624836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638909626083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638909626212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638909626234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638909629270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638909629270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638909629577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "U:/Documents/CPRE281/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638909631624 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638909631624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638909635662 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638909635662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638909635662 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638909635854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638909635860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638909636055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638909636056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638909636231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638909636480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Documents/CPRE281/final_project/output_files/MorseCodeDecoder.fit.smsg " "Generated suppressed messages file U:/Documents/CPRE281/final_project/output_files/MorseCodeDecoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638909636848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6081 " "Peak virtual memory: 6081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638909637905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 14:40:37 2021 " "Processing ended: Tue Dec 07 14:40:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638909637905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638909637905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638909637905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638909637905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638909640557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638909640557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 14:40:40 2021 " "Processing started: Tue Dec 07 14:40:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638909640557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638909640557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638909640557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638909640916 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638909642303 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638909642386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638909643335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 14:40:43 2021 " "Processing ended: Tue Dec 07 14:40:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638909643335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638909643335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638909643335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638909643335 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638909644102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638909644514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638909644514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 14:40:44 2021 " "Processing started: Tue Dec 07 14:40:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638909644514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638909644514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MorseCodeDecoder -c MorseCodeDecoder " "Command: quartus_sta MorseCodeDecoder -c MorseCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638909644514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638909644574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638909644808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638909644808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909644835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909644835 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638909645119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MorseCodeDecoder.sdc " "Synopsys Design Constraints File file not found: 'MorseCodeDecoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638909645290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|inst2 debouncer:inst1\|inst2 " "create_clock -period 1.000 -name debouncer:inst1\|inst2 debouncer:inst1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CharFiniteStateMachine:inst6\|d0 CharFiniteStateMachine:inst6\|d0 " "create_clock -period 1.000 -name CharFiniteStateMachine:inst6\|d0 CharFiniteStateMachine:inst6\|d0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst10\|clock_divider_1024:inst1\|inst10 debouncer:inst10\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name debouncer:inst10\|clock_divider_1024:inst1\|inst10 debouncer:inst10\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst10\|clock_divider_1024:inst\|inst10 debouncer:inst10\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name debouncer:inst10\|clock_divider_1024:inst\|inst10 debouncer:inst10\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 50Clock 50Clock " "create_clock -period 1.000 -name 50Clock 50Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst1\|inst10 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst1\|inst10 debouncer:inst1\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst\|inst10 debouncer:inst1\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name debouncer:inst1\|clock_divider_1024:inst\|inst10 debouncer:inst1\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst10\|inst2 debouncer:inst10\|inst2 " "create_clock -period 1.000 -name debouncer:inst10\|inst2 debouncer:inst10\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|inst2 debouncer:inst9\|inst2 " "create_clock -period 1.000 -name debouncer:inst9\|inst2 debouncer:inst9\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|clock_divider_1024:inst1\|inst10 debouncer:inst9\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name debouncer:inst9\|clock_divider_1024:inst1\|inst10 debouncer:inst9\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|clock_divider_1024:inst\|inst10 debouncer:inst9\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name debouncer:inst9\|clock_divider_1024:inst\|inst10 debouncer:inst9\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " "create_clock -period 1.000 -name RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638909645292 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638909645292 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638909645298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638909645300 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638909645301 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638909645402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638909645483 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638909645483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.320 " "Worst-case setup slack is -6.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.320            -271.686 debouncer:inst9\|inst2  " "   -6.320            -271.686 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851             -25.991 debouncer:inst1\|inst2  " "   -4.851             -25.991 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.017             -34.267 CharFiniteStateMachine:inst6\|d0  " "   -3.017             -34.267 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992             -19.143 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "   -2.992             -19.143 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.939             -19.110 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "   -2.939             -19.110 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.936             -20.075 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "   -2.936             -20.075 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853             -19.121 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "   -2.853             -19.121 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.715             -17.419 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "   -2.715             -17.419 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691             -17.944 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "   -2.691             -17.944 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667             -17.445 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "   -2.667             -17.445 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.626             -17.440 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "   -2.626             -17.440 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477             -11.454 50Clock  " "   -2.477             -11.454 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434              -7.648 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -2.434              -7.648 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378              -6.835 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -2.378              -6.835 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272              -6.515 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -2.272              -6.515 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -1.817 debouncer:inst10\|inst2  " "   -0.653              -1.817 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 50Clock  " "    0.402               0.000 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debouncer:inst10\|inst2  " "    0.403               0.000 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.404               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.404               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 debouncer:inst9\|inst2  " "    0.574               0.000 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 debouncer:inst1\|inst2  " "    0.851               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    0.958               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    0.965               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    1.029               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    1.109               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    1.148               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    1.250               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 CharFiniteStateMachine:inst6\|d0  " "    1.270               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    1.409               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    1.424               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.455 " "Worst-case recovery slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -2.458 debouncer:inst1\|inst2  " "   -0.455              -2.458 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 debouncer:inst1\|inst2  " "    0.427               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.420 50Clock  " "   -3.000             -18.420 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -61.680 debouncer:inst9\|inst2  " "   -1.285             -61.680 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 debouncer:inst1\|inst2  " "   -1.285              -7.710 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 debouncer:inst10\|inst2  " "   -1.285              -5.140 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    0.414               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    0.415               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    0.416               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    0.427               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    0.446               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    0.446               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 CharFiniteStateMachine:inst6\|d0  " "    0.456               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    0.462               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    0.474               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909645642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909645642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638909646774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638909646786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638909646988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638909647112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638909647152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638909647152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.702 " "Worst-case setup slack is -5.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.702            -243.744 debouncer:inst9\|inst2  " "   -5.702            -243.744 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282             -22.554 debouncer:inst1\|inst2  " "   -4.282             -22.554 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922             -31.797 CharFiniteStateMachine:inst6\|d0  " "   -2.922             -31.797 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.900             -18.346 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "   -2.900             -18.346 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838             -18.315 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "   -2.838             -18.315 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816             -19.018 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "   -2.816             -19.018 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -18.077 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "   -2.684             -18.077 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576             -16.582 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "   -2.576             -16.582 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.569             -17.082 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "   -2.569             -17.082 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550             -16.837 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "   -2.550             -16.837 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535             -16.722 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "   -2.535             -16.722 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184              -9.308 50Clock  " "   -2.184              -9.308 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125              -5.999 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -2.125              -5.999 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088              -5.384 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -2.088              -5.384 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997              -5.053 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.997              -5.053 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486              -1.198 debouncer:inst10\|inst2  " "   -0.486              -1.198 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909647186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 50Clock  " "    0.354               0.000 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 debouncer:inst10\|inst2  " "    0.355               0.000 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.355               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "    0.355               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 debouncer:inst9\|inst2  " "    0.531               0.000 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 debouncer:inst1\|inst2  " "    0.781               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    1.002               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    1.003               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    1.065               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    1.121               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.199               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    1.199               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 CharFiniteStateMachine:inst6\|d0  " "    1.249               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    1.258               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    1.397               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    1.426               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909647221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.345 " "Worst-case recovery slack is -0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -1.838 debouncer:inst1\|inst2  " "   -0.345              -1.838 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909647252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.343 " "Worst-case removal slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 debouncer:inst1\|inst2  " "    0.343               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909647284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.420 50Clock  " "   -3.000             -18.420 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -61.680 debouncer:inst9\|inst2  " "   -1.285             -61.680 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 debouncer:inst1\|inst2  " "   -1.285              -7.710 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 debouncer:inst10\|inst2  " "   -1.285              -5.140 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    0.339               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    0.377               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CharFiniteStateMachine:inst6\|d0  " "    0.383               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    0.388               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    0.416               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    0.424               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    0.427               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    0.444               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    0.461               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909647319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909647319 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638909648596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638909648739 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638909648739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638909648739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.878 " "Worst-case setup slack is -2.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.878            -119.642 debouncer:inst9\|inst2  " "   -2.878            -119.642 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114             -11.061 debouncer:inst1\|inst2  " "   -2.114             -11.061 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.406             -14.297 CharFiniteStateMachine:inst6\|d0  " "   -1.406             -14.297 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357              -8.855 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "   -1.357              -8.855 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294              -8.209 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "   -1.294              -8.209 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -7.691 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "   -1.237              -7.691 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -7.327 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "   -1.216              -7.327 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -7.416 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "   -1.176              -7.416 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -7.098 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "   -1.066              -7.098 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050              -6.730 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "   -1.050              -6.730 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037              -6.860 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "   -1.037              -6.860 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -1.323 50Clock  " "   -0.727              -1.323 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712              -0.712 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -0.712              -0.712 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -0.768 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -0.706              -0.768 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -0.606 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -0.606              -0.606 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 debouncer:inst10\|inst2  " "    0.183               0.000 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909648788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 50Clock  " "    0.181               0.000 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 debouncer:inst10\|inst2  " "    0.181               0.000 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    0.185               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    0.193               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    0.257               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 debouncer:inst9\|inst2  " "    0.265               0.000 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    0.307               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    0.347               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    0.369               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 debouncer:inst1\|inst2  " "    0.377               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    0.379               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 CharFiniteStateMachine:inst6\|d0  " "    0.429               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    0.474               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909648828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.014 " "Worst-case recovery slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 debouncer:inst1\|inst2  " "    0.014               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909648865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 debouncer:inst1\|inst2  " "    0.237               0.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909648890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.744 50Clock  " "   -3.000             -15.744 50Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 debouncer:inst9\|inst2  " "   -1.000             -48.000 debouncer:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst1\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 debouncer:inst1\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst9\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 debouncer:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 debouncer:inst1\|inst2  " "   -1.000              -6.000 debouncer:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 debouncer:inst10\|inst2  " "   -1.000              -4.000 debouncer:inst10\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 debouncer:inst1\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 debouncer:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst  " "    0.299               0.000 RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst  " "    0.305               0.000 RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst  " "    0.318               0.000 RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst  " "    0.320               0.000 RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst  " "    0.328               0.000 RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst  " "    0.332               0.000 RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst  " "    0.349               0.000 RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 CharFiniteStateMachine:inst6\|d0  " "    0.398               0.000 CharFiniteStateMachine:inst6\|d0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst  " "    0.402               0.000 RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638909648922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638909648922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638909651339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638909651340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638909651968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 14:40:51 2021 " "Processing ended: Tue Dec 07 14:40:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638909651968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638909651968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638909651968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638909651968 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Quartus Prime Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638909659034 ""}
