$date
	Fri Aug 24 17:56:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hatb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # abit $end
$var reg 1 $ bbit $end
$scope module obj $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#80
1!
1$
#100
0!
1"
1#
#120
1!
0"
0$
#160
0!
1"
1$
#200
