##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 33.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 33.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 3.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 62.80 MHz  | Target: 33.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 33.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 33.00 MHz   | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyBUS_CLK      30303            14379       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase       
-------------  ------------  ---------------------  
Count0(0)_PAD  23311         CyBUS_CLK:R            
Count1(0)_PAD  24252         CyBUS_CLK:R            
Count2(0)_PAD  24071         CyBUS_CLK:R            
Count3(0)_PAD  23917         CyBUS_CLK:R            
EOCpin(0)_PAD  21008         \ADC:DSM\/dec_clock:R  
SOCpin(0)_PAD  33407         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.80 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 14379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_0  macrocell8    3559  12414  14379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 14379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_0  macrocell8    3559  12414  14379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 14379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_0  macrocell8    3559  12414  14379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_5/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_5/clock_0
Path slack     : 14379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/main_0  macrocell13   3559  12414  14379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/clock_0                       macrocell13         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_9/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_9/clock_0
Path slack     : 14381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/main_0  macrocell17   3557  12412  14381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/clock_0                       macrocell17         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_1/clock_0
Path slack     : 14401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/main_0  macrocell9    3537  12392  14401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/clock_0                       macrocell9          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_6/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_6/clock_0
Path slack     : 14401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/main_0  macrocell14   3537  12392  14401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/clock_0                       macrocell14         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_7/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_7/clock_0
Path slack     : 14401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12392
-------------------------------------   ----- 
End-of-path arrival time (ps)           12392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/main_0  macrocell15   3537  12392  14401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/clock_0                       macrocell15         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_4/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_4/clock_0
Path slack     : 14547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/main_0  macrocell12   3391  12246  14547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/clock_0                       macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_10/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_10/clock_0
Path slack     : 14547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/main_0  macrocell18   3391  12246  14547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/clock_0                      macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_15/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_15/clock_0
Path slack     : 14547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/main_0  macrocell23   3391  12246  14547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/clock_0                      macrocell23         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_2/clock_0
Path slack     : 14556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/main_0  macrocell10   3382  12237  14556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/clock_0                       macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_3/clock_0
Path slack     : 14556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/main_0  macrocell11   3382  12237  14556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/clock_0                       macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_8/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_8/clock_0
Path slack     : 14556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                             macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1  macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q       macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/main_0  macrocell16   3382  12237  14556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/clock_0                       macrocell16         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_12/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_12/clock_0
Path slack     : 14556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/main_0  macrocell20   3382  12237  14556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/clock_0                      macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_11/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_11/clock_0
Path slack     : 14740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/main_0  macrocell19   3198  12053  14740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/clock_0                      macrocell19         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_13/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_13/clock_0
Path slack     : 14740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/main_0  macrocell21   3198  12053  14740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/clock_0                      macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_14/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_14/clock_0
Path slack     : 14740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                              macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/main_1   macrocell1    4255   5505  14379  RISE       1
AMuxHw_ADCP_Decoder_is_active/q        macrocell1    3350   8855  14379  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/main_0  macrocell22   3198  12053  14740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/clock_0                      macrocell22         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Delay_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Delay_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 18463p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     29803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  18463  RISE       1
\Delay_PWM:PWMUDB:status_2\/main_1          macrocell2      3382   5672  18463  RISE       1
\Delay_PWM:PWMUDB:status_2\/q               macrocell2      3350   9022  18463  RISE       1
\Delay_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  11340  18463  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:runmode_enable\/q
Path End       : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     24243

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:runmode_enable\/q        macrocell29     1250   1250  19277  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3716   4966  19277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     24243

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  18463  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2286   4576  19667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Start_Reg:Sync:ctrl_reg\/control_0
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 20574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Start_Reg:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Start_Reg:Sync:ctrl_reg\/control_0       controlcell1   2050   2050  20574  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_0  macrocell29    4169   6219  20574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Delay_PWM:PWMUDB:status_0\/main_2
Capture Clock  : \Delay_PWM:PWMUDB:status_0\/clock_0
Path slack     : 20751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  20751  RISE       1
\Delay_PWM:PWMUDB:status_0\/main_2        macrocell31     3532   6042  20751  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Delay_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Delay_PWM:PWMUDB:status_0\/clock_0
Path slack     : 20941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   2300   2300  20941  RISE       1
\Delay_PWM:PWMUDB:status_0\/main_1        macrocell31     3552   5852  20941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_5
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 21112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell1   2290   2290  18463  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_5  macrocell29     3391   5681  21112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_4/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_4/clock_0
Path slack     : 21371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/main_1  macrocell12   4172   5422  21371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/clock_0                       macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_10/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_10/clock_0
Path slack     : 21371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/main_1  macrocell18   4172   5422  21371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/clock_0                      macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_15/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_15/clock_0
Path slack     : 21371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/main_1  macrocell23   4172   5422  21371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/clock_0                      macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_11/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_11/clock_0
Path slack     : 21381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/main_1  macrocell19   4162   5412  21381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/clock_0                      macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_13/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_13/clock_0
Path slack     : 21381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/main_1  macrocell21   4162   5412  21381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/clock_0                      macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_14/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_14/clock_0
Path slack     : 21381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/main_1  macrocell22   4162   5412  21381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/clock_0                      macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_2/clock_0
Path slack     : 21386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/main_1  macrocell10   4157   5407  21386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/clock_0                       macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_3/clock_0
Path slack     : 21386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/main_1  macrocell11   4157   5407  21386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/clock_0                       macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_8/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_8/clock_0
Path slack     : 21386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/main_1  macrocell16   4157   5407  21386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/clock_0                       macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_12/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_12/clock_0
Path slack     : 21386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q         macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/main_1  macrocell20   4157   5407  21386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/clock_0                      macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_0/q
Path End       : AMuxHw_ADCP_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_old_id_0/clock_0
Path slack     : 21428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_0/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Count_0/q                            macrocell27   1250   1250  14540  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/main_0  macrocell7    4115   5365  21428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_0/q
Path End       : Count_3/main_2
Capture Clock  : Count_3/clock_0
Path slack     : 21430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_0/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_0/q       macrocell27   1250   1250  14540  RISE       1
Count_3/main_2  macrocell24   4113   5363  21430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_0/q
Path End       : Count_2/main_1
Capture Clock  : Count_2/clock_0
Path slack     : 21430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_0/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_0/q       macrocell27   1250   1250  14540  RISE       1
Count_2/main_1  macrocell25   4113   5363  21430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_2/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_0/q
Path End       : Count_1/main_0
Capture Clock  : Count_1/clock_0
Path slack     : 21430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_0/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_0/q       macrocell27   1250   1250  14540  RISE       1
Count_1/main_0  macrocell26   4113   5363  21430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_1/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_4/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_4/clock_0
Path slack     : 21485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/main_2  macrocell12   4058   5308  21485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/clock_0                       macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_10/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_10/clock_0
Path slack     : 21485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/main_2  macrocell18   4058   5308  21485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/clock_0                      macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_15/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_15/clock_0
Path slack     : 21485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/main_2  macrocell23   4058   5308  21485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/clock_0                      macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_11/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_11/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/main_2  macrocell19   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/clock_0                      macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_13/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_13/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/main_2  macrocell21   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/clock_0                      macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_14/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_14/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/main_2  macrocell22   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/clock_0                      macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_2/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/main_2  macrocell10   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/clock_0                       macrocell10         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_3/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/main_2  macrocell11   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/clock_0                       macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_8/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_8/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/main_2  macrocell16   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/clock_0                       macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_12/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_12/clock_0
Path slack     : 21492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q         macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/main_2  macrocell20   4051   5301  21492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/clock_0                      macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_9/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_9/clock_0
Path slack     : 21504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/main_2  macrocell17   4039   5289  21504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/clock_0                       macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_1/clock_0
Path slack     : 21523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/main_2  macrocell9    4020   5270  21523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/clock_0                       macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_6/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_6/clock_0
Path slack     : 21523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/main_2  macrocell14   4020   5270  21523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/clock_0                       macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_7/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_7/clock_0
Path slack     : 21523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/main_2  macrocell15   4020   5270  21523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/clock_0                       macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Delay_PWM:PWMUDB:prevCompare1\/main_1
Capture Clock  : \Delay_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 21677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  20751  RISE       1
\Delay_PWM:PWMUDB:prevCompare1\/main_1    macrocell30     2606   5116  21677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_938/main_2
Capture Clock  : Net_938/clock_0
Path slack     : 21686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  20751  RISE       1
Net_938/main_2                            macrocell32     2597   5107  21686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_938/clock_0                                             macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_9/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_9/clock_0
Path slack     : 21706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/main_1  macrocell17   3837   5087  21706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/clock_0                       macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 21795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_2  macrocell8    3748   4998  21795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_2/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_5/main_2
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_5/clock_0
Path slack     : 21795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_2/q        macrocell5    1250   1250  15678  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/main_2  macrocell13   3748   4998  21795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/clock_0                       macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_9/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_9/clock_0
Path slack     : 21798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/main_3  macrocell17   3745   4995  21798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/clock_0                       macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 21803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_3  macrocell8    3740   4990  21803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_5/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_5/clock_0
Path slack     : 21803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/main_3  macrocell13   3740   4990  21803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/clock_0                       macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 21809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_1  macrocell8    3734   4984  21809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_5/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_5/clock_0
Path slack     : 21809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/main_1  macrocell13   3734   4984  21809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/clock_0                       macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_4/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_4/clock_0
Path slack     : 21819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/main_3  macrocell12   3724   4974  21819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/clock_0                       macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_10/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_10/clock_0
Path slack     : 21819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/main_3  macrocell18   3724   4974  21819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/clock_0                      macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_15/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_15/clock_0
Path slack     : 21819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/main_3  macrocell23   3724   4974  21819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/clock_0                      macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_938/main_0
Capture Clock  : Net_938/clock_0
Path slack     : 21820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  19277  RISE       1
Net_938/main_0                       macrocell32   3723   4973  21820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_938/clock_0                                             macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_2/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/main_3  macrocell10   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/clock_0                       macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_3/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/main_3  macrocell11   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/clock_0                       macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_8/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_8/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/main_3  macrocell16   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/clock_0                       macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_12/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_12/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/main_3  macrocell20   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/clock_0                      macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_1/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/main_1  macrocell9    3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/clock_0                       macrocell9          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_6/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_6/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/main_1  macrocell14   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/clock_0                       macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_3/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_7/main_1
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_7/clock_0
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_3/q        macrocell4    1250   1250  15704  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/main_1  macrocell15   3714   4964  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/clock_0                       macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_11/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_11/clock_0
Path slack     : 21832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/main_3  macrocell19   3711   4961  21832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/clock_0                      macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_13/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_13/clock_0
Path slack     : 21832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/main_3  macrocell21   3711   4961  21832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/clock_0                      macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_14/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_14/clock_0
Path slack     : 21832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q         macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/main_3  macrocell22   3711   4961  21832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/clock_0                      macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_1/clock_0
Path slack     : 21836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/main_3  macrocell9    3707   4957  21836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/clock_0                       macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_6/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_6/clock_0
Path slack     : 21836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/main_3  macrocell14   3707   4957  21836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/clock_0                       macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_1/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_7/main_3
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_7/clock_0
Path slack     : 21836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_1/q        macrocell6    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/main_3  macrocell15   3707   4957  21836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/clock_0                       macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \Delay_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Delay_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 21870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   2300   2300  20941  RISE       1
\Delay_PWM:PWMUDB:prevCompare1\/main_0    macrocell30     2623   4923  21870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_938/main_1
Capture Clock  : Net_938/clock_0
Path slack     : 21881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   2300   2300  20941  RISE       1
Net_938/main_1                            macrocell32     2612   4912  21881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_938/clock_0                                             macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_3/q
Path End       : AMuxHw_ADCP_Decoder_old_id_3/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_old_id_3/clock_0
Path slack     : 21944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Count_3/q                            macrocell24   1250   1250  14379  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/main_0  macrocell4    3599   4849  21944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_3/clock_0                        macrocell4          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_0/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_0/clock_0
Path slack     : 21982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/main_4  macrocell8    3561   4811  21982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_0/clock_0                       macrocell8          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_5/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_5/clock_0
Path slack     : 21982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/main_4  macrocell13   3561   4811  21982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_5/clock_0                       macrocell13         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_4/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_4/clock_0
Path slack     : 21997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/main_4  macrocell12   3546   4796  21997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_4/clock_0                       macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_10/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_10/clock_0
Path slack     : 21997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/main_4  macrocell18   3546   4796  21997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_10/clock_0                      macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_15/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_15/clock_0
Path slack     : 21997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/main_4  macrocell23   3546   4796  21997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_15/clock_0                      macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_1/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_1/clock_0
Path slack     : 21999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/main_4  macrocell9    3544   4794  21999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_1/clock_0                       macrocell9          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_6/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_6/clock_0
Path slack     : 21999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/main_4  macrocell14   3544   4794  21999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_6/clock_0                       macrocell14         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_7/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_7/clock_0
Path slack     : 21999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/main_4  macrocell15   3544   4794  21999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_7/clock_0                       macrocell15         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_11/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_11/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/main_4  macrocell19   3536   4786  22007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_11/clock_0                      macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_13/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_13/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/main_4  macrocell21   3536   4786  22007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_13/clock_0                      macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_14/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_14/clock_0
Path slack     : 22007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/main_4  macrocell22   3536   4786  22007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_14/clock_0                      macrocell22         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_9/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_9/clock_0
Path slack     : 22023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/main_4  macrocell17   3520   4770  22023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_9/clock_0                       macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Start_Reg:Sync:ctrl_reg\/control_0
Path End       : \Delay_PWM:PWMUDB:trig_last\/main_0
Capture Clock  : \Delay_PWM:PWMUDB:trig_last\/clock_0
Path slack     : 22038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Start_Reg:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Start_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  20574  RISE       1
\Delay_PWM:PWMUDB:trig_last\/main_0  macrocell28    2705   4755  22038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:trig_last\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_2/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_2/clock_0
Path slack     : 22053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/main_4  macrocell10   3490   4740  22053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_2/clock_0                       macrocell10         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_3/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_3/clock_0
Path slack     : 22053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/main_4  macrocell11   3490   4740  22053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_3/clock_0                       macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_8/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_8/clock_0
Path slack     : 22053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q        macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/main_4  macrocell16   3490   4740  22053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_8/clock_0                       macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_ADCP_Decoder_old_id_0/q
Path End       : AMuxHw_ADCP_Decoder_one_hot_12/main_4
Capture Clock  : AMuxHw_ADCP_Decoder_one_hot_12/clock_0
Path slack     : 22053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_0/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_ADCP_Decoder_old_id_0/q         macrocell7    1250   1250  16024  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/main_4  macrocell20   3490   4740  22053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_one_hot_12/clock_0                      macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Start_Reg:Sync:ctrl_reg\/control_0
Path End       : \EdgeDetect:last\/main_0
Capture Clock  : \EdgeDetect:last\/clock_0
Path slack     : 22060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Start_Reg:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\Start_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  20574  RISE       1
\EdgeDetect:last\/main_0             macrocell33    2683   4733  22060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect:last\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect:last\/q
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_6
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 22394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect:last\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect:last\/q                       macrocell33   1250   1250  22394  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_6  macrocell29   3149   4399  22394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_1/q
Path End       : Count_3/main_1
Capture Clock  : Count_3/clock_0
Path slack     : 22433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_1/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_1/q       macrocell26   1250   1250  15663  RISE       1
Count_3/main_1  macrocell24   3110   4360  22433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_1/q
Path End       : Count_2/main_0
Capture Clock  : Count_2/clock_0
Path slack     : 22433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_1/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_1/q       macrocell26   1250   1250  15663  RISE       1
Count_2/main_0  macrocell25   3110   4360  22433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_2/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_1/q
Path End       : AMuxHw_ADCP_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_old_id_1/clock_0
Path slack     : 22435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_1/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Count_1/q                            macrocell26   1250   1250  15663  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/main_0  macrocell6    3108   4358  22435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_1/clock_0                        macrocell6          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_1
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 22496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out              synccell      1020   1020  22496  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_1  macrocell29   3277   4297  22496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:prevCompare1\/q
Path End       : \Delay_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Delay_PWM:PWMUDB:status_0\/clock_0
Path slack     : 22613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  22613  RISE       1
\Delay_PWM:PWMUDB:status_0\/main_0  macrocell31   2930   4180  22613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_2/q
Path End       : Count_3/main_0
Capture Clock  : Count_3/clock_0
Path slack     : 22626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_2/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Count_2/q       macrocell25   1250   1250  15721  RISE       1
Count_3/main_0  macrocell24   2917   4167  22626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Count_2/q
Path End       : AMuxHw_ADCP_Decoder_old_id_2/main_0
Capture Clock  : AMuxHw_ADCP_Decoder_old_id_2/clock_0
Path slack     : 22629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_2/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Count_2/q                            macrocell25   1250   1250  15721  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/main_0  macrocell5    2914   4164  22629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_ADCP_Decoder_old_id_2/clock_0                        macrocell5          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:trig_last\/q
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_3
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 22706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:trig_last\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:trig_last\/q            macrocell28   1250   1250  22706  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_3  macrocell29   2837   4087  22706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:runmode_enable\/q
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_4
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 22749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:runmode_enable\/q       macrocell29   1250   1250  19277  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_4  macrocell29   2794   4044  22749  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \Delay_PWM:PWMUDB:trig_last\/main_1
Capture Clock  : \Delay_PWM:PWMUDB:trig_last\/clock_0
Path slack     : 23240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out         synccell      1020   1020  22496  RISE       1
\Delay_PWM:PWMUDB:trig_last\/main_1  macrocell28   2533   3553  23240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:trig_last\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Delay_PWM:PWMUDB:runmode_enable\/main_2
Capture Clock  : \Delay_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 23243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:genblk1:ctrlreg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  23243  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/main_2      macrocell29    2340   3550  23243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect:last\/q
Path End       : \Delay_PWM:PWMUDB:trig_last\/main_2
Capture Clock  : \Delay_PWM:PWMUDB:trig_last\/clock_0
Path slack     : 23295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect:last\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect:last\/q                  macrocell33   1250   1250  22394  RISE       1
\Delay_PWM:PWMUDB:trig_last\/main_2  macrocell28   2248   3498  23295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:trig_last\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Count_0/clk_en
Capture Clock  : Count_0/clock_0
Path slack     : 23559p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell      1020   1020  22496  RISE       1
Count_0/clk_en                macrocell27   3624   4644  23559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_0/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Count_3/clk_en
Capture Clock  : Count_3/clock_0
Path slack     : 23564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell      1020   1020  22496  RISE       1
Count_3/clk_en                macrocell24   3620   4640  23564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_3/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Count_2/clk_en
Capture Clock  : Count_2/clock_0
Path slack     : 23564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell      1020   1020  22496  RISE       1
Count_2/clk_en                macrocell25   3620   4640  23564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_2/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : Count_1/clk_en
Capture Clock  : Count_1/clock_0
Path slack     : 23564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     28203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out  synccell      1020   1020  22496  RISE       1
Count_1/clk_en                macrocell26   3620   4640  23564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Count_1/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Delay_PWM:PWMUDB:status_0\/q
Path End       : \Delay_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Delay_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   30303
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     29803

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Delay_PWM:PWMUDB:status_0\/q               macrocell31    1250   1250  26226  RISE       1
\Delay_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2327   3577  26226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Delay_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

