<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1518</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1518-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1518.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-238&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:417px;left:68px;white-space:nowrap" class="ft02">35.14.2 &#160;&#160;Additional MSRs Supported in Intel® Xeon®</p>
<p style="position:absolute;top:414px;left:488px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:417px;left:493px;white-space:nowrap" class="ft02">Processors E5 v4 and E7 v4 Families</p>
<p style="position:absolute;top:448px;left:68px;white-space:nowrap" class="ft04">The&#160;MSRs<a href="o_fe12b1e2a880e0ce-1516.html">&#160;listed in&#160;Table 35-35&#160;are&#160;</a>available to&#160;Intel</p>
<p style="position:absolute;top:445px;left:418px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:448px;left:429px;white-space:nowrap" class="ft04">&#160;Xeon</p>
<p style="position:absolute;top:445px;left:466px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:448px;left:477px;white-space:nowrap" class="ft04">&#160;Processor E5&#160;v4 and&#160;E7 v4&#160;Families (CPUID&#160;</p>
<p style="position:absolute;top:464px;left:68px;white-space:nowrap" class="ft04">DisplayFamily_DisplayModel = 06_4FH). The Intel</p>
<p style="position:absolute;top:461px;left:403px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:464px;left:413px;white-space:nowrap" class="ft04">&#160;Xeon</p>
<p style="position:absolute;top:461px;left:451px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:464px;left:461px;white-space:nowrap" class="ft04">&#160;processor E5&#160;v4 family&#160;is based&#160;on the&#160;Broadwell micro-</p>
<p style="position:absolute;top:481px;left:68px;white-space:nowrap" class="ft07">architecture&#160;and supports the&#160;MSR&#160;interfaces&#160;<a href="o_fe12b1e2a880e0ce-1423.html">listed in Table&#160;35-18,</a><a href="o_fe12b1e2a880e0ce-1442.html">&#160;Table&#160;35-19,</a><a href="o_fe12b1e2a880e0ce-1468.html">&#160;Table&#160;35-27,</a><a href="o_fe12b1e2a880e0ce-1503.html">&#160;Table&#160;35-32,</a><a href="o_fe12b1e2a880e0ce-1507.html">&#160;Table&#160;<br/>35-34</a>,&#160;and<a href="o_fe12b1e2a880e0ce-1518.html">&#160;Table&#160;35-36.</a>&#160;</p>
<p style="position:absolute;top:189px;left:80px;white-space:nowrap" class="ft04">44CH</p>
<p style="position:absolute;top:189px;left:135px;white-space:nowrap" class="ft04">1100</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft04">IA32_MC19_CTL</p>
<p style="position:absolute;top:189px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:189px;left:449px;white-space:nowrap" class="ft04">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:205px;left:449px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Bank&#160;MC19&#160;reports&#160;MC&#160;error from&#160;the following pair of&#160;CBo/L3&#160;</p>
<p style="position:absolute;top:243px;left:449px;white-space:nowrap" class="ft04">Slices&#160;(if the pair&#160;is&#160;present): CBo2, CBo5, CBo8, CBo11,&#160;CBo14,&#160;</p>
<p style="position:absolute;top:259px;left:449px;white-space:nowrap" class="ft04">CBo17.</p>
<p style="position:absolute;top:213px;left:79px;white-space:nowrap" class="ft04">44DH</p>
<p style="position:absolute;top:213px;left:135px;white-space:nowrap" class="ft04">1101</p>
<p style="position:absolute;top:213px;left:185px;white-space:nowrap" class="ft04">IA32_MC19_STATUS</p>
<p style="position:absolute;top:213px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:236px;left:80px;white-space:nowrap" class="ft04">44EH</p>
<p style="position:absolute;top:236px;left:135px;white-space:nowrap" class="ft04">1102</p>
<p style="position:absolute;top:236px;left:185px;white-space:nowrap" class="ft04">IA32_MC19_ADDR</p>
<p style="position:absolute;top:236px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:261px;left:80px;white-space:nowrap" class="ft04">44FH</p>
<p style="position:absolute;top:261px;left:135px;white-space:nowrap" class="ft04">1103</p>
<p style="position:absolute;top:261px;left:185px;white-space:nowrap" class="ft04">IA32_MC19_MISC</p>
<p style="position:absolute;top:261px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:285px;left:74px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1423.html">&#160;Table&#160;35-18,&#160;</a><a href="o_fe12b1e2a880e0ce-1468.html">Table&#160;35-27</a>,<a href="o_fe12b1e2a880e0ce-1503.html">&#160;Table 35-32,&#160;</a>and<a href="o_fe12b1e2a880e0ce-1507.html">&#160;Table&#160;35-34&#160;f</a>or&#160;other&#160;MSR definitions applicable to&#160;processors with&#160;CPUID signature&#160;</p>
<p style="position:absolute;top:301px;left:74px;white-space:nowrap" class="ft04">06_56H.&#160;</p>
<p style="position:absolute;top:328px;left:69px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:347px;left:68px;white-space:nowrap" class="ft04">1.&#160;An&#160;override&#160;configuration lower&#160;than&#160;the&#160;factory-set configuration is&#160;always&#160;supported.&#160;An&#160;override&#160;configuration&#160;higher&#160;than the fac-</p>
<p style="position:absolute;top:363px;left:82px;white-space:nowrap" class="ft04">tory-set&#160;configuration is&#160;dependent on&#160;features specific to the&#160;processor and&#160;the platform.</p>
<p style="position:absolute;top:538px;left:80px;white-space:nowrap" class="ft06">Table 35-36. &#160;Additional MSRs&#160;Supported by&#160;Intel®&#160;Xeon® Processors&#160;with DisplayFamily_DisplayModel 06_4FH</p>
<p style="position:absolute;top:563px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:579px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:579px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:563px;left:379px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:579px;left:595px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:603px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:603px;left:140px;white-space:nowrap" class="ft04">Dec</p>
<p style="position:absolute;top:627px;left:80px;white-space:nowrap" class="ft04">1ACH</p>
<p style="position:absolute;top:627px;left:139px;white-space:nowrap" class="ft04">428</p>
<p style="position:absolute;top:627px;left:185px;white-space:nowrap" class="ft04">MSR_TURBO_RATIO_LIMIT3&#160;Package</p>
<p style="position:absolute;top:627px;left:449px;white-space:nowrap" class="ft09">Config&#160;Ratio&#160;Limit of&#160;Turbo Mode<br/>RO&#160;if&#160;MSR_PLATFORM_INFO.[28]&#160;= 0,<br/>RW&#160;if MSR_PLATFORM_INFO.[28] = 1</p>
<p style="position:absolute;top:693px;left:185px;white-space:nowrap" class="ft04">62:0</p>
<p style="position:absolute;top:693px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:693px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:717px;left:185px;white-space:nowrap" class="ft04">63</p>
<p style="position:absolute;top:717px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:717px;left:449px;white-space:nowrap" class="ft08">Semaphore for Turbo Ratio Limit&#160;Configuration<br/>If&#160;1, the processor&#160;uses&#160;override&#160;configuration</p>
<p style="position:absolute;top:736px;left:711px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:738px;left:718px;white-space:nowrap" class="ft04">&#160;specified&#160;in&#160;</p>
<p style="position:absolute;top:755px;left:449px;white-space:nowrap" class="ft04">MSR_TURBO_RATIO_LIMIT,&#160;MSR_TURBO_RATIO_LIMIT1 and&#160;</p>
<p style="position:absolute;top:771px;left:449px;white-space:nowrap" class="ft08">MSR_TURBO_RATIO_LIMIT2.<br/>If&#160;0, the processor&#160;uses&#160;factory-set configuration (Default).</p>
<p style="position:absolute;top:816px;left:79px;white-space:nowrap" class="ft04">285H</p>
<p style="position:absolute;top:816px;left:139px;white-space:nowrap" class="ft04">645</p>
<p style="position:absolute;top:816px;left:185px;white-space:nowrap" class="ft04">IA32_MC5_CTL2</p>
<p style="position:absolute;top:816px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:816px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:840px;left:79px;white-space:nowrap" class="ft04">286H</p>
<p style="position:absolute;top:840px;left:139px;white-space:nowrap" class="ft04">646</p>
<p style="position:absolute;top:840px;left:185px;white-space:nowrap" class="ft04">IA32_MC6_CTL2</p>
<p style="position:absolute;top:840px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:840px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:864px;left:79px;white-space:nowrap" class="ft04">287H</p>
<p style="position:absolute;top:864px;left:139px;white-space:nowrap" class="ft04">647</p>
<p style="position:absolute;top:864px;left:185px;white-space:nowrap" class="ft04">IA32_MC7_CTL2</p>
<p style="position:absolute;top:864px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:864px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:888px;left:79px;white-space:nowrap" class="ft04">288H</p>
<p style="position:absolute;top:888px;left:139px;white-space:nowrap" class="ft04">648</p>
<p style="position:absolute;top:888px;left:185px;white-space:nowrap" class="ft04">IA32_MC8_CTL2</p>
<p style="position:absolute;top:888px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:888px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:912px;left:79px;white-space:nowrap" class="ft04">289H</p>
<p style="position:absolute;top:912px;left:139px;white-space:nowrap" class="ft04">649</p>
<p style="position:absolute;top:912px;left:185px;white-space:nowrap" class="ft04">IA32_MC9_CTL2</p>
<p style="position:absolute;top:912px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:912px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:936px;left:79px;white-space:nowrap" class="ft04">28AH</p>
<p style="position:absolute;top:936px;left:139px;white-space:nowrap" class="ft04">650</p>
<p style="position:absolute;top:936px;left:185px;white-space:nowrap" class="ft04">IA32_MC10_CTL2</p>
<p style="position:absolute;top:936px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:936px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:960px;left:79px;white-space:nowrap" class="ft04">28BH</p>
<p style="position:absolute;top:960px;left:139px;white-space:nowrap" class="ft04">651</p>
<p style="position:absolute;top:960px;left:185px;white-space:nowrap" class="ft04">IA32_MC11_CTL2</p>
<p style="position:absolute;top:960px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:960px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:984px;left:80px;white-space:nowrap" class="ft04">28CH</p>
<p style="position:absolute;top:984px;left:139px;white-space:nowrap" class="ft04">652</p>
<p style="position:absolute;top:984px;left:185px;white-space:nowrap" class="ft04">IA32_MC12_CTL2</p>
<p style="position:absolute;top:984px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:984px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:1008px;left:79px;white-space:nowrap" class="ft04">28DH</p>
<p style="position:absolute;top:1008px;left:139px;white-space:nowrap" class="ft04">653</p>
<p style="position:absolute;top:1008px;left:185px;white-space:nowrap" class="ft04">IA32_MC13_CTL2</p>
<p style="position:absolute;top:1008px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:1008px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:1032px;left:80px;white-space:nowrap" class="ft04">28EH</p>
<p style="position:absolute;top:1032px;left:139px;white-space:nowrap" class="ft04">654</p>
<p style="position:absolute;top:1032px;left:185px;white-space:nowrap" class="ft04">IA32_MC14_CTL2</p>
<p style="position:absolute;top:1032px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:1032px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:1056px;left:80px;white-space:nowrap" class="ft04">28FH</p>
<p style="position:absolute;top:1056px;left:139px;white-space:nowrap" class="ft04">655</p>
<p style="position:absolute;top:1056px;left:185px;white-space:nowrap" class="ft04">IA32_MC15_CTL2</p>
<p style="position:absolute;top:1056px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:1056px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:100px;left:77px;white-space:nowrap" class="ft06">Table 35-35. &#160;Additional MSRs&#160;Supported by&#160;Intel®&#160;Xeon® Processor D&#160;with DisplayFamily_DisplayModel&#160;06_56H</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:124px;left:379px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:141px;left:595px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft04">Dec</p>
</div>
</body>
</html>
