Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\WROK_U\U9M\OUTPUT\12GSDI\test_one\U_OUT_1GRJ45x20_AX048_PCB3.0_V1.34_250226\src\ip\fifo_195bit_2048\fifo_195bit_2048.ip --block-symbol-file --output-directory=E:\WROK_U\U9M\OUTPUT\12GSDI\test_one\U_OUT_1GRJ45x20_AX048_PCB3.0_V1.34_250226\src\ip\fifo_195bit_2048\fifo_195bit_2048 --family="Arria 10" --part=10AX048H3F34E2SG
: fifo_195bit_2048.fifo_0: Targeting device family: Arria 10.
: fifo_195bit_2048.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_195bit_2048.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_195bit_2048.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_195bit_2048.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\WROK_U\U9M\OUTPUT\12GSDI\test_one\U_OUT_1GRJ45x20_AX048_PCB3.0_V1.34_250226\src\ip\fifo_195bit_2048\fifo_195bit_2048.ip --synthesis=VERILOG --output-directory=E:\WROK_U\U9M\OUTPUT\12GSDI\test_one\U_OUT_1GRJ45x20_AX048_PCB3.0_V1.34_250226\src\ip\fifo_195bit_2048\fifo_195bit_2048 --family="Arria 10" --part=10AX048H3F34E2SG
: fifo_195bit_2048.fifo_0: Targeting device family: Arria 10.
: fifo_195bit_2048.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_195bit_2048.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_195bit_2048.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_195bit_2048.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo_195bit_2048: "Transforming system: fifo_195bit_2048"
Info: fifo_195bit_2048: "Naming system components in system: fifo_195bit_2048"
Info: fifo_195bit_2048: "Processing generation queue"
Info: fifo_195bit_2048: "Generating: fifo_195bit_2048"
Info: fifo_195bit_2048: "Generating: fifo_195bit_2048_fifo_1910_5dgandi"
Info: fifo_195bit_2048: Done "fifo_195bit_2048" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo_195bit_2048. No files generated.
Info: Finished: Generate IP Core Documentation
