<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="Application-specific integrated circuit,Articles with unsourced statements since June 2008,Articles with unsourced statements since February 2007,CPU technologies,128-bit,2003,32-bit,4000 series,64-bit,7400 series,8-bit" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>Application-specific integrated circuit - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "Application-specific_integrated_circuit";
		var wgTitle = "Application-specific integrated circuit";
		var wgAction = "view";
		var wgArticleId = "147845";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 276572371;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-Application-specific_integrated_circuit skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">Application-specific integrated circuit</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<div class="dablink">"ASIC" redirects here. For other uses, see <a href="/wiki/ASIC_(disambiguation)" title="ASIC (disambiguation)">ASIC (disambiguation)</a>.</div>
<p>An <b>application-specific integrated circuit</b> (ASIC) is an <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC) customized for a particular use, rather than intended for general-purpose use. For example, a chip designed solely to run a <a href="/wiki/Cell_phone" title="Cell phone" class="mw-redirect">cell phone</a> is an ASIC. Intermediate between ASICs and industry standard integrated circuits, like the <a href="/wiki/7400_series" title="7400 series">7400</a> or the <a href="/wiki/4000_series" title="4000 series">4000 series</a>, are <a href="/wiki/Application_specific_standard_product" title="Application specific standard product">application specific standard products</a> (ASSPs).</p>
<p>As feature sizes have shrunk and design tools improved over the years, the maximum complexity (and hence functionality) possible in an ASIC has grown from 5,000 <a href="/wiki/Logic_gate" title="Logic gate">gates</a> to over 100 million. Modern ASICs often include entire 32-bit <a href="/wiki/Central_processing_unit" title="Central processing unit">processors</a>, <a href="/wiki/Memory" title="Memory">memory</a> blocks including <a href="/wiki/Read-only_memory" title="Read-only memory">ROM</a>, <a href="/wiki/RAM" title="RAM" class="mw-redirect">RAM</a>, <a href="/wiki/EEPROM" title="EEPROM">EEPROM</a>, <a href="/wiki/Flash_memory" title="Flash memory">Flash</a> and other large building blocks. Such an ASIC is often termed a SoC (<a href="/wiki/System-on-a-chip" title="System-on-a-chip">System-on-a-chip</a>). Designers of digital ASICs use a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL), such as <a href="/wiki/Verilog" title="Verilog">Verilog</a> or <a href="/wiki/VHDL" title="VHDL">VHDL</a>, to describe the functionality of ASICs.</p>
<p><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">Field-programmable gate arrays</a> (FPGA) are the modern-day technology for building a <a href="/wiki/Breadboard" title="Breadboard">breadboard</a> or prototype from standard parts; programmable logic blocks and programmable interconnects allow the same FPGA to be used in many different applications. For smaller designs and/or lower production volumes, FPGAs may be more cost effective than an ASIC design even in production. The <a href="/wiki/Non-recurring_engineering" title="Non-recurring engineering">non-recurring engineering</a> cost of an ASIC can run into the millions of dollars.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a href="#Standard_cell_design"><span class="tocnumber">2</span> <span class="toctext">Standard cell design</span></a></li>
<li class="toclevel-1"><a href="#Gate_array_design"><span class="tocnumber">3</span> <span class="toctext">Gate array design</span></a></li>
<li class="toclevel-1"><a href="#Full-custom_design"><span class="tocnumber">4</span> <span class="toctext">Full-custom design</span></a></li>
<li class="toclevel-1"><a href="#Structured.2Fplatform_design"><span class="tocnumber">5</span> <span class="toctext">Structured/platform design</span></a></li>
<li class="toclevel-1"><a href="#Cell_libraries.2C_IP-based_design.2C_hard_and_soft_macros"><span class="tocnumber">6</span> <span class="toctext">Cell libraries, IP-based design, hard and soft macros</span></a></li>
<li class="toclevel-1"><a href="#Multi-project_wafers"><span class="tocnumber">7</span> <span class="toctext">Multi-project wafers</span></a></li>
<li class="toclevel-1"><a href="#ASIC_suppliers"><span class="tocnumber">8</span> <span class="toctext">ASIC suppliers</span></a>
<ul>
<li class="toclevel-2"><a href="#IDM_ASIC_suppliers"><span class="tocnumber">8.1</span> <span class="toctext">IDM ASIC suppliers</span></a></li>
<li class="toclevel-2"><a href="#Fabless_ASIC_suppliers"><span class="tocnumber">8.2</span> <span class="toctext">Fabless ASIC suppliers</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#ASIC_service_providers"><span class="tocnumber">9</span> <span class="toctext">ASIC service providers</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">10</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">11</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#Further_reading"><span class="tocnumber">12</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">13</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="History" id="History"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=1" title="Edit section: History">edit</a>]</span> <span class="mw-headline">History</span></h2>
<p>The initial ASICs used gate array technology. <a href="/wiki/Ferranti" title="Ferranti">Ferranti</a> produced perhaps the first gate-array, the ULA (<a href="/wiki/Uncommitted_Logic_Array" title="Uncommitted Logic Array" class="mw-redirect">Uncommitted Logic Array</a>), around 1980. An early successful commercial application was the ULA circuitry found in the 8-bit ZX81 and ZX Spectrum low-end personal computers, introduced in 1981 and 1982. These were used by <a href="/wiki/Sinclair_Research" title="Sinclair Research">Sinclair Research</a> (UK) essentially as a low-cost I/O solution aimed at handling the computer's graphics. Some versions of <a href="/wiki/ZX81" title="ZX81" class="mw-redirect">ZX81</a>/<a href="/wiki/Timex_Sinclair_1000" title="Timex Sinclair 1000">Timex Sinclair 1000</a> used just four chips (ULA, 2Kx8 <a href="/wiki/RAM" title="RAM" class="mw-redirect">RAM</a>, 8Kx8 <a href="/wiki/ROM" title="ROM" class="mw-redirect">ROM</a>, <a href="/wiki/Z80" title="Z80" class="mw-redirect">Z80A CPU</a>) to implement an entire mass-market personal computer with built-in BASIC interpreter.</p>
<p>Customization occurred by varying the metal interconnect mask. ULAs had complexities of up to a few thousand gates. Later versions became more generalized, with different <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">base dies</a> customised by both metal and polysilicon layers. Some base dies include RAM elements.</p>
<p><a name="Standard_cell_design" id="Standard_cell_design"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=2" title="Edit section: Standard cell design">edit</a>]</span> <span class="mw-headline">Standard cell design</span></h2>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/Standard_cell" title="Standard cell">standard cell</a></div>
<p>In the mid 1980s a designer would choose an ASIC manufacturer and implement their design using the design tools available from the manufacturer. While third party design tools were available, there was not an effective link from the third party design tools to the layout and actual semiconductor process performance characteristics of the various ASIC manufacturers. Most designers ended up using factory specific tools to complete the implementation of their designs. A solution to this problem that also yielded a much higher density device was the implementation of <a href="/wiki/Standard_cell" title="Standard cell">Standard Cells</a>. Every ASIC manufacturer could create functional blocks with known electrical characteristics, such as propagation delay, capacitance and inductance, that could also be represented in third party tools. Standard Cell design is the utilization of these functional blocks to achieve very high gate density and good electrical performance. Standard cell design fits between Gate Array and Full Custom design in terms of both its NRE (Non-Recurring Engineering) and recurring component cost.</p>
<p>By the late 1990s, <a href="/wiki/Logic_synthesis" title="Logic synthesis">logic synthesis</a> tools became available. Such tools could compile HDL descriptions into a gate-level <a href="/wiki/Netlist" title="Netlist">netlist</a>. This enabled a style of design called standard-cell design. Standard-cell <a href="/wiki/Integrated_Circuit" title="Integrated Circuit" class="mw-redirect">Integrated Circuits</a> (ICs) are designed in the following conceptual stages, although these stages overlap significantly in practice.</p>
<p>These steps, implemented with a level of skill common in the industry, almost always produce a final device that correctly implements the original design, unless flaws are later introduced by the physical fabrication process.</p>
<ol>
<li>A team of design engineers starts with a non-formal understanding of the required functions for a new ASIC, usually derived from <a href="/wiki/Requirements_analysis" title="Requirements analysis">Requirements analysis</a>.</li>
<li>The design team constructs a description of an ASIC to achieve these goals using an HDL. This process is analogous to writing a computer program in a high-level language. This is usually called the RTL (<a href="/wiki/Register_transfer_level" title="Register transfer level">Register transfer level</a>) design.</li>
<li>Suitability for purpose is verified by <a href="/wiki/Functional_verification" title="Functional verification">functional verification</a>. This may include such techniques as <a href="/wiki/Logic_simulation" title="Logic simulation">logic simulation</a>, <a href="/wiki/Formal_verification" title="Formal verification">formal verification</a>, <a href="/wiki/Hardware_emulation" title="Hardware emulation">emulation</a>, or creating an equivalent pure software model (see <a href="/wiki/Simics" title="Simics">Simics</a>, for example). Each technique has advantages and disadvantages, and often several methods are used.</li>
<li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a> transforms the RTL design into a large collection of lower-level constructs called standard cells. These constructs are taken from a standard-cell library consisting of pre-characterized collections of gates (such as 2 input nor, 2 input nand, inverters, etc.). The standard cells are typically specific to the planned manufacturer of the ASIC. The resulting collection of standard cells, plus the needed electrical connections between them, is called a gate-level <a href="/wiki/Netlist" title="Netlist">netlist</a>.</li>
<li>The gate-level netlist is next processed by a <a href="/wiki/Placement_(EDA)" title="Placement (EDA)">placement</a> tool which places the standard cells onto a region representing the final ASIC. It attempts to find a placement of the standard cells, subject to a variety of specified constraints.</li>
<li>The <a href="/wiki/Routing_(EDA)" title="Routing (EDA)" class="mw-redirect">routing</a> tool takes the physical placement of the standard cells and uses the netlist to create the electrical connections between them. Since the search space is large, this process will produce a “sufficient” rather than “globally-optimal” solution. The output is a file which can be used to create a set of <a href="/wiki/Photomask" title="Photomask">photomasks</a> enabling a <a href="/wiki/Fabrication_(semiconductor)" title="Fabrication (semiconductor)" class="mw-redirect">semiconductor fabrication facility</a> (commonly called a 'fab') to produce physical ICs.</li>
<li>Given the final layout, circuit extraction computes the parasitic resistances and capacitances. In the case of a digital circuit, this will then be further mapped into delay information, from which the circuit performance can be estimated, usually by <a href="/wiki/Static_timing_analysis" title="Static timing analysis">static timing analysis</a>. This, and other final tests such as <a href="/wiki/Design_rule_checking" title="Design rule checking">design rule checking</a> and power analysis (collectively called signoff) are intended to ensure that the device will function correctly over all extremes of the process, voltage and temperature. When this testing is complete the <a href="/wiki/Photomask" title="Photomask">photomask</a> information is released for chip fabrication.</li>
</ol>
<p>These design steps (or flow) are also common to standard product design. The significant difference is that Standard Cell design uses the manufacturer's cell libraries that have been used in potentially hundreds of other design implementations and therefore are of much lower risk than full custom design. Standard Cells produce a design density that is cost effective, and they can also integrate IP cores and SRAM (Static Random Access Memory) effectively, unlike Gate Arrays.</p>
<p><a name="Gate_array_design" id="Gate_array_design"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=3" title="Edit section: Gate array design">edit</a>]</span> <span class="mw-headline">Gate array design</span></h2>
<p><a href="/wiki/Gate_array" title="Gate array">Gate array</a> design is a manufacturing method in which the diffused layers, i.e. transistors and other active devices, are predefined and wafers containing such devices are held in stock prior to metallization, in other words, unconnected. The physical design process then defines the interconnections of the final device. For most ASIC manufacturers, this consists of from two to as many as five metal layers, each metal layer running parallel to the one below it. Non-recurring engineering costs are much lower as photo-lithographic masks are required only for the metal layers, and production cycles are much shorter as metallization is a comparatively quick process.</p>
<p>Gate array ASICs are always a compromise as mapping a given design onto what a manufacturer held as a stock wafer never gives 100% utilization. Often difficulties in routing the interconnect require migration onto a larger array device with consequent increase in the piece part price. These difficulties are often a result of the layout software used to develop the interconnect.</p>
<p>Pure, logic-only gate array design is rarely implemented by circuit designers today, replaced almost entirely by field-programmable devices, such as <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate arrays</a> (FPGAs), which can be programmed by the user and thus offer minimal tooling charges (<a href="/wiki/Non-recurring_engineering" title="Non-recurring engineering">non-recurring engineering</a> (NRE)), marginally increased piece part cost and comparable performance. Today gate arrays are evolving into <a href="/wiki/Structured_ASIC" title="Structured ASIC" class="mw-redirect">structured ASICs</a> that consist of a large <a href="/wiki/IP_core" title="IP core" class="mw-redirect">IP core</a> like a <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a>, <a href="/wiki/Digital_signal_processor" title="Digital signal processor">DSP</a> unit, <a href="/wiki/Peripheral" title="Peripheral">peripherals</a>, standard <a href="/wiki/Computer_bus" title="Computer bus" class="mw-redirect">interfaces</a>, integrated memories <a href="/wiki/Static_random_access_memory" title="Static random access memory">SRAM</a>, and a block of reconfigurable uncommited logic. This shift is largely because ASIC devices are capable of integrating such large blocks of system functionality and "system on a chip" requires far more than just logic blocks.</p>
<p>In their frequent usages in the field, the terms "gate array" and "semi-custom" are synonymous. Process engineer more commonly use the term "semi-custom" while "gate-array" is more commonly used by logic (or gate-level) designers.</p>
<p><a name="Full-custom_design" id="Full-custom_design"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=4" title="Edit section: Full-custom design">edit</a>]</span> <span class="mw-headline">Full-custom design</span></h2>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/Full_custom" title="Full custom">Full custom</a></div>
<p>By contrast, full-custom ASIC design defines all the photo lithographic layers of the device. Full-custom design is used for both ASIC design and for standard product design.</p>
<p>The benefits of full-custom design usually include reduced area (and therefore recurring component cost), performance improvements, and also the ability to integrate analog components and other pre-designed (and thus fully verified) components such as microprocessor cores that form a system-on-chip.</p>
<p>The disadvantages of full-custom design can include increased manufacturing and design time, increased non-recurring engineering costs, more complexity in the computer-aided design (CAD) system and a much higher skill requirement on the part of the design team.</p>
<p>However for digital-only designs, "standard-cell" cell libraries together with modern CAD systems can offer considerable performance/cost benefits with low risk. Automated layout tools are quick and easy to use and also offer the possibility to "hand-tweak" or manually optimise any performance-limiting aspect of the design.</p>
<p><a name="Structured.2Fplatform_design" id="Structured.2Fplatform_design"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=5" title="Edit section: Structured/platform design">edit</a>]</span> <span class="mw-headline">Structured/platform design</span></h2>
<p>Structured ASIC design (also referred to as platform ASIC design) has different meanings in different contexts. This is a relatively new term in the industry, which is why there is some variation in its definition. However, the basic premise of a structured/platform ASIC is that both manufacturing cycle time and design cycle time are reduced compared to cell-based ASIC by virtue of there being pre-defined metal layers (thus reducing manufacturing time) and pre-characterization of what is on the silicon (thus reducing design cycle time). One definition states that</p>
<dl>
<dd>In a "structured ASIC" design, the logic mask-layers of a device are predefined by the ASIC vendor (or in some cases by a third party). Design differentiation and customization is achieved by creating custom metal layers that create custom connections between predefined lower-layer logic elements. "Structured ASIC" technology is seen as bridging the gap between field-programmable gate arrays and "standard-cell" ASIC designs. Because only a small number of chip layers must be custom-produced, "structured ASIC" designs have much smaller non-recurring expenditures (NRE) than "standard-cell" or "full-custom" chips, which require that a full mask set be produced for every design.<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since June 2008" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup></dd>
</dl>
<p>This is effectively the same definition as a gate array.</p>
<p>What makes a structured/platform ASIC different from a gate array is that in a gate array the predefined metal layers serve to make manufacturing turnaround faster. In a structured/platform ASIC the predefined metallization is primarily to reduce cost of the mask sets and is also used to make the design cycle time significantly shorter as well. For example, in a cell-based or gate-array design the user often must design power, clock, and test structures themselves; these are predefined in most Structured/Platform ASICs and therefore can save time and expense for the designer compared to gate-array. Likewise, the design tools used for structured/Platform ASIC can be substantially lower cost and easier (faster) to use than cell-based tools, because the tools do not have to perform all the functions that cell-based tools do. In some cases, the structured/platform ASIC vendor requires that customized tools for their device (for example, custom physical synthesis) be used, also allowing for the design to be brought into manufacturing more quickly. <a href="http://www.chipx.com" class="external text" title="http://www.chipx.com" rel="nofollow">ChipX</a>, Inc. eAsic, and <a href="http://www.triadsemi.com" class="external text" title="http://www.triadsemi.com" rel="nofollow">Triad</a> Semiconductor are examples of vendors offering this kind of structured ASIC.</p>
<p>One other important aspect about structured/platform ASIC is that it allows IP that is common to certain applications or industry segments to be "built in", rather than "designed in". By building the IP directly into the architecture the designer can again save both time and money compared to designing IP into a cell-based ASIC.</p>
<p>The <a href="/wiki/Altera" title="Altera">Altera</a> technique of producing a structured cell ASIC where the cells are the same design as the FPGA, but the programmable routing is replaced with fixed wire interconnect is called HardCopy.<sup id="cite_ref-EW_0-0" class="reference"><a href="#cite_note-EW-0" title=""><span>[</span>1<span>]</span></a></sup> These devices then do not need re-programming and cannot be re-programmed as an FPGA.<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since February 2007" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup></p>
<p>The <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> technique of producing a customer specific FPGA, that is 30% - 70% less expensive than a standard FPGA and where the cells are the same as the FPGA but the programmable capability is removed,<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since February 2007" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup> is called EasyPath.<sup id="cite_ref-EW_0-1" class="reference"><a href="#cite_note-EW-0" title=""><span>[</span>1<span>]</span></a></sup></p>
<p><a name="Cell_libraries.2C_IP-based_design.2C_hard_and_soft_macros" id="Cell_libraries.2C_IP-based_design.2C_hard_and_soft_macros"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=6" title="Edit section: Cell libraries, IP-based design, hard and soft macros">edit</a>]</span> <span class="mw-headline">Cell libraries, IP-based design, hard and soft macros</span></h2>
<p><a href="/wiki/Library_(electronics)" title="Library (electronics)">Cell libraries</a> of logical primitives are usually provided by the device manufacturer as part of the service. Although they will incur no additional cost, their release will be covered by the terms of a <a href="/wiki/Non-disclosure_agreement" title="Non-disclosure agreement">non-disclosure agreement</a> (NDA) and they will be regarded as intellectual property by the manufacturer. Usually their physical design will be pre-defined so they could be termed "hard macros".</p>
<p>What most engineers understand as "<a href="/wiki/Intellectual_property" title="Intellectual property">intellectual property</a>" are <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP cores</a>, designs purchased from a third party as sub-components of a larger ASIC. They may be provided as an HDL description (often termed a "soft macro"), or as a fully routed design that could be printed directly onto an ASIC's mask (often termed a hard macro). Many organizations now sell such pre-designed IP, and larger organizations may have an entire department or division to produce such IP for the rest of the organization. For example, one can purchase CPUs, ethernet, USB or telephone interfaces. Indeed, the wide range of functions now available is a significant factor in the phenomenal increase in electronics in the late 1990s and early 2000s; as intellectual property takes a lot of time and investment to create, its re-use and further development cuts product cycle times dramatically and creates better products.</p>
<p>Soft macros are often process-independent, i.e., they can be fabricated on a wide range of manufacturing processes and different manufacturers.</p>
<p>Hard macros are process-limited and usually further design effort must be invested to migrate (port) to a different process or manufacturer.</p>
<p><a name="Multi-project_wafers" id="Multi-project_wafers"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=7" title="Edit section: Multi-project wafers">edit</a>]</span> <span class="mw-headline">Multi-project wafers</span></h2>
<p>Some manufacturers offer Multi-Project Wafers (MPW) as a method of obtaining low cost prototypes. Often called shuttles, these MPW, containing several designs, run at regular, scheduled intervals on a "cut and go" basis, usually with very little liability on the part of the manufacturer. The contract involves the assembly and packaging of a handful of devices. The service usually involves the supply of a physical design data base i.e. masking information or Pattern Generation (PG) tape. The manufacturer is often referred to as a "silicon foundry" due to the low involvement it has in the process. See also <a href="/wiki/Multi_Project_Chip" title="Multi Project Chip" class="mw-redirect">Multi Project Chip</a>.</p>
<p><a name="ASIC_suppliers" id="ASIC_suppliers"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=8" title="Edit section: ASIC suppliers">edit</a>]</span> <span class="mw-headline">ASIC suppliers</span></h2>
<p>There are two different types of ASIC suppliers, <a href="/wiki/Integrated_device_manufacturer" title="Integrated device manufacturer">IDM</a> and <a href="/wiki/Fabless" title="Fabless" class="mw-redirect">fabless</a>. An IDM supplier's ASIC product is based in large part on proprietary technology such as design tools, IP, packaging, and usually although not necessarily the process technology. Fabless ASIC suppliers rely almost exclusively on outside suppliers for their technology. The classfication can be confusing since several IDM's are also fabless semiconductor companies.</p>
<p><a name="IDM_ASIC_suppliers" id="IDM_ASIC_suppliers"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=9" title="Edit section: IDM ASIC suppliers">edit</a>]</span> <span class="mw-headline">IDM ASIC suppliers</span></h3>
<ul>
<li><a href="/wiki/Avago_Technologies" title="Avago Technologies">Avago Technologies</a><sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup></li>
<li><a href="/wiki/Elmos_Semiconductor" title="Elmos Semiconductor">Elmos Semiconductor</a></li>
<li><a href="/wiki/Cavium_Networks" title="Cavium Networks">Cavium Networks</a></li>
<li><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a></li>
<li><a href="/wiki/Freescale" title="Freescale" class="mw-redirect">Freescale</a></li>
<li><a href="/wiki/HITACHI" title="HITACHI" class="mw-redirect">HITACHI</a></li>
<li><a href="/wiki/IBM" title="IBM">IBM</a></li>
<li><a href="/wiki/Infineon_Technologies" title="Infineon Technologies">Infineon Technologies</a></li>
<li><a href="/wiki/LSI_Corporation" title="LSI Corporation">LSI Corporation</a></li>
<li><a href="/wiki/NEC" title="NEC">NEC</a></li>
<li><a href="/wiki/ON_Semiconductor" title="ON Semiconductor">ON Semiconductor</a></li>
<li><a href="/wiki/Samsung" title="Samsung" class="mw-redirect">Samsung</a></li>
<li><a href="/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a></li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></li>
</ul>
<p><a name="Fabless_ASIC_suppliers" id="Fabless_ASIC_suppliers"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=10" title="Edit section: Fabless ASIC suppliers">edit</a>]</span> <span class="mw-headline">Fabless ASIC suppliers</span></h3>
<ul>
<li><a href="/wiki/Alchip" title="Alchip">Alchip</a></li>
<li><a href="/w/index.php?title=ChipX&amp;action=edit&amp;redlink=1" class="new" title="ChipX (page does not exist)">ChipX</a></li>
<li><a href="/wiki/EASIC" title="EASIC">eASIC</a></li>
<li><a href="/wiki/ESilicon" title="ESilicon">eSilicon</a></li>
<li><a href="/wiki/Faraday_Technology" title="Faraday Technology">Faraday Technology</a></li>
<li><a href="/w/index.php?title=Global_UniChip&amp;action=edit&amp;redlink=1" class="new" title="Global UniChip (page does not exist)">Global UniChip</a></li>
<li><a href="/w/index.php?title=KeyASIC&amp;action=edit&amp;redlink=1" class="new" title="KeyASIC (page does not exist)">KeyASIC</a></li>
<li><a href="/wiki/MOSIS" title="MOSIS">MOSIS</a></li>
<li><a href="/w/index.php?title=Netlogic_Microsystems&amp;action=edit&amp;redlink=1" class="new" title="Netlogic Microsystems (page does not exist)">Netlogic Microsystems</a></li>
<li><a href="/wiki/Open-Silicon" title="Open-Silicon">Open-Silicon</a></li>
<li><a href="/wiki/Socle" title="Socle">Socle</a></li>
<li><a href="/w/index.php?title=System_to_ASIC&amp;action=edit&amp;redlink=1" class="new" title="System to ASIC (page does not exist)">System to ASIC</a></li>
<li><a href="/w/index.php?title=Triad_Semiconductor&amp;action=edit&amp;redlink=1" class="new" title="Triad Semiconductor (page does not exist)">Triad Semiconductor</a></li>
<li><a href="/w/index.php?title=Verisilicon&amp;action=edit&amp;redlink=1" class="new" title="Verisilicon (page does not exist)">Verisilicon</a></li>
</ul>
<p><br /></p>
<p><a name="ASIC_service_providers" id="ASIC_service_providers"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=11" title="Edit section: ASIC service providers">edit</a>]</span> <span class="mw-headline">ASIC service providers</span></h2>
<ul>
<li><a href="http://www.einfochips.com/" class="external text" title="http://www.einfochips.com/" rel="nofollow">eInfochips</a></li>
<li><a href="http://www.hcltech.com/" class="external text" title="http://www.hcltech.com/" rel="nofollow">HCL</a></li>
<li><a href="http://www.intrinsix.com/" class="external text" title="http://www.intrinsix.com/" rel="nofollow">Intrinsix</a></li>
<li>NV Logic</li>
<li><a href="http://www.wipro.com" class="external text" title="http://www.wipro.com" rel="nofollow">Wipro</a></li>
<li><a href="http://www.odlinx.com" class="external text" title="http://www.odlinx.com" rel="nofollow">ODLINX, Inc</a></li>
<li><a href="http://www.signetdesign.com" class="external text" title="http://www.signetdesign.com" rel="nofollow">Signet Design Solutions Vietnam</a></li>
</ul>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=12" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">Complex programmable logic device</a> (CPLD)</li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">Field-programmable gate array</a> (FPGA)</li>
<li><a href="/wiki/Electronic_design_automation" title="Electronic design automation">Electronic design automation</a></li>
<li><a href="/wiki/System-on-a-chip" title="System-on-a-chip">System-on-a-chip</a></li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=13" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<ol class="references">
<li id="cite_note-EW-0">^ <a href="#cite_ref-EW_0-0" title=""><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EW_0-1" title=""><sup><i><b>b</b></i></sup></a> <cite style="font-style:normal" class="news" id="CITEREFRichard_Ball2004">Richard Ball (2004-10-26). "<a href="http://www.electronicsweekly.com/Articles/2004/10/26/33416/The+promise+of+structured+Asic.htm" class="external text" title="http://www.electronicsweekly.com/Articles/2004/10/26/33416/The+promise+of+structured+Asic.htm" rel="nofollow">The promise of structured Asic</a>". <i>Electronics Weekly</i><span class="printonly">. <a href="http://www.electronicsweekly.com/Articles/2004/10/26/33416/The+promise+of+structured+Asic.htm" class="external free" title="http://www.electronicsweekly.com/Articles/2004/10/26/33416/The+promise+of+structured+Asic.htm" rel="nofollow">http://www.electronicsweekly.com/Articles/2004/10/26/33416/The+promise+of+structured+Asic.htm</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=The+promise+of+structured+Asic&amp;rft.jtitle=Electronics+Weekly&amp;rft.aulast=Richard+Ball&amp;rft.au=Richard+Ball&amp;rft.date=2004-10-26&amp;rft_id=http%3A%2F%2Fwww.electronicsweekly.com%2FArticles%2F2004%2F10%2F26%2F33416%2FThe%2Bpromise%2Bof%2Bstructured%2BAsic.htm&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.avagotech.com/pages/en/asics/" class="external text" title="http://www.avagotech.com/pages/en/asics/" rel="nofollow">"Avago Technologies &gt; Products &gt; ASIC"</a><span class="printonly">. <a href="http://www.avagotech.com/pages/en/asics/" class="external free" title="http://www.avagotech.com/pages/en/asics/" rel="nofollow">http://www.avagotech.com/pages/en/asics/</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Avago+Technologies+%3E+Products+%3E+ASIC&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwww.avagotech.com%2Fpages%2Fen%2Fasics%2F&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
</ol>
<p><a name="Further_reading" id="Further_reading"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=14" title="Edit section: Further reading">edit</a>]</span> <span class="mw-headline">Further reading</span></h2>
<ul>
<li><cite style="font-style:normal" class="web" id="CITEREFPaul_Naish1988">Paul Naish (1988). <a href="http://web.ukonline.co.uk/paul.naish/DA/contents.htm" class="external text" title="http://web.ukonline.co.uk/paul.naish/DA/contents.htm" rel="nofollow">"Designing ASICs"</a><span class="printonly">. <a href="http://web.ukonline.co.uk/paul.naish/DA/contents.htm" class="external free" title="http://web.ukonline.co.uk/paul.naish/DA/contents.htm" rel="nofollow">http://web.ukonline.co.uk/paul.naish/DA/contents.htm</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Designing+ASICs&amp;rft.atitle=&amp;rft.aulast=Paul+Naish&amp;rft.au=Paul+Naish&amp;rft.date=1988&amp;rft_id=http%3A%2F%2Fweb.ukonline.co.uk%2Fpaul.naish%2FDA%2Fcontents.htm&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span> — An Introduction to ASIC design with an emphasis on synchronous clocking techniques. Written within the context of a training department. Perhaps rather dated now, as it deals only with primitive logic. Analogue engineers who need to include some digital logic into their designs would find this particularly useful.</li>
<li><cite style="font-style:normal" class="news" id="CITEREFKevin_Morris">Kevin Morris (<span class="mw-formatted-date" title="2003-11-23"><a href="/wiki/2003" title="2003">2003</a>-<a href="/wiki/November_23" title="November 23">11-23</a></span>). "<a href="http://www.fpgajournal.com/articles/20041123_quagmire.htm" class="external text" title="http://www.fpgajournal.com/articles/20041123_quagmire.htm" rel="nofollow">Cost-Reduction Quagmire: Structured ASIC and Other Options</a>". <i>FPGA and Programmable Logic Journal</i><span class="printonly">. <a href="http://www.fpgajournal.com/articles/20041123_quagmire.htm" class="external free" title="http://www.fpgajournal.com/articles/20041123_quagmire.htm" rel="nofollow">http://www.fpgajournal.com/articles/20041123_quagmire.htm</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Cost-Reduction+Quagmire%3A+Structured+ASIC+and+Other+Options&amp;rft.jtitle=FPGA+and+Programmable+Logic+Journal&amp;rft.aulast=Kevin+Morris&amp;rft.au=Kevin+Morris&amp;rft.date=%5B%5B2003-11-23%5D%5D&amp;rft_id=http%3A%2F%2Fwww.fpgajournal.com%2Farticles%2F20041123_quagmire.htm&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
<li><cite style="font-style:normal" class="news" id="CITEREFJim_Turley2005">Jim Turley (2005-04-07). "<a href="http://www.techonline.com/article/192200241" class="external text" title="http://www.techonline.com/article/192200241" rel="nofollow">Hard Choices Among FPGA Hardening Options</a>". <i>TechOnline</i><span class="printonly">. <a href="http://www.techonline.com/article/192200241" class="external free" title="http://www.techonline.com/article/192200241" rel="nofollow">http://www.techonline.com/article/192200241</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Hard+Choices+Among+FPGA+Hardening+Options&amp;rft.jtitle=TechOnline&amp;rft.aulast=Jim+Turley&amp;rft.au=Jim+Turley&amp;rft.date=2005-04-07&amp;rft_id=http%3A%2F%2Fwww.techonline.com%2Farticle%2F192200241&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
<li><cite style="font-style:normal" class="news" id="CITEREFAnthony_Cataldo2002">Anthony Cataldo (2002-03-26). "<a href="http://www.eetimes.com/story/OEG20020325S0060" class="external text" title="http://www.eetimes.com/story/OEG20020325S0060" rel="nofollow">Xilinx looks to ease path to custom FPGAs</a>". <i>EE Times</i> (CMP Media, LLC)<span class="printonly">. <a href="http://www.eetimes.com/story/OEG20020325S0060" class="external free" title="http://www.eetimes.com/story/OEG20020325S0060" rel="nofollow">http://www.eetimes.com/story/OEG20020325S0060</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Xilinx+looks+to+ease+path+to+custom+FPGAs&amp;rft.jtitle=EE+Times&amp;rft.aulast=Anthony+Cataldo&amp;rft.au=Anthony+Cataldo&amp;rft.date=2002-03-26&amp;rft.pub=CMP+Media%2C+LLC&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fstory%2FOEG20020325S0060&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
<li><cite style="font-style:normal" class="news">"<a href="http://findarticles.com/p/articles/mi_m0GZQ/is_41_45/ai_n8968679" class="external text" title="http://findarticles.com/p/articles/mi_m0GZQ/is_41_45/ai_n8968679" rel="nofollow">Xilinx intros next-gen EasyPath FPGAs priced below structured ASICs</a>". <i>EDP Weekly's IT Monitor</i> (Millin Publishing, Inc.). 2004-10-18<span class="printonly">. <a href="http://findarticles.com/p/articles/mi_m0GZQ/is_41_45/ai_n8968679" class="external free" title="http://findarticles.com/p/articles/mi_m0GZQ/is_41_45/ai_n8968679" rel="nofollow">http://findarticles.com/p/articles/mi_m0GZQ/is_41_45/ai_n8968679</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Xilinx+intros+next-gen+EasyPath+FPGAs+priced+below+structured+ASICs&amp;rft.jtitle=EDP+Weekly%27s+IT+Monitor&amp;rft.date=2004-10-18&amp;rft.pub=Millin+Publishing%2C+Inc.&amp;rft_id=http%3A%2F%2Ffindarticles.com%2Fp%2Farticles%2Fmi_m0GZQ%2Fis_41_45%2Fai_n8968679&amp;rfr_id=info:sid/en.wikipedia.org:Application-specific_integrated_circuit"><span style="display: none;">&#160;</span></span></li>
<li>Golshan, K. (2007). <i>Physical design essentials: an ASIC design implementation perspective.</i> New York: Springer. <a href="/wiki/Special:BookSources/0387366423" class="internal">ISBN 0387366423</a>.</li>
</ul>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit&amp;section=15" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.ximpleware.com/wp_SUN.pdf" class="external text" title="http://www.ximpleware.com/wp_SUN.pdf" rel="nofollow">XML on a chip?</a></li>
<li><a href="http://www.radio-electronics.com/info/data/semicond/asic/asic.php" class="external text" title="http://www.radio-electronics.com/info/data/semicond/asic/asic.php" rel="nofollow">ASIC basics tutorial</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><span title="View this template" style=";;border:none;">v</span></a>&#160;•&#160;<a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;•&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Central_processing_unit" title="Central processing unit">CPU technologies</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">Architecture</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Instruction_set" title="Instruction set">ISA</a>&#160;: <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Explicit_Data_Graph_Execution" title="Explicit Data Graph Execution">EDGE</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Zero_Instruction_Set_Computer" title="Zero Instruction Set Computer">ZISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann architecture</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/8-bit" title="8-bit">8-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/32-bit" title="32-bit">32-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/64-bit" title="64-bit">64-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/128-bit" title="128-bit">128-bit</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Pipeline</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Instruction_pipeline" title="Instruction pipeline">Instruction pipelining</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">In-Order &amp; Out-of-Order execution</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Level</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Instruction_level_parallelism" title="Instruction level parallelism">Instruction</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Superscalar" title="Superscalar">Superscalar</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Data_parallelism" title="Data parallelism">Data</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Task_parallelism" title="Task parallelism">Task</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Threads</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Multithreading_(computer_hardware)" title="Multithreading (computer hardware)">Multithreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous multithreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Super-threading" title="Super-threading">Superthreading</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/SISD" title="SISD">SISD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/SIMD" title="SIMD">SIMD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MISD" title="MISD">MISD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MIMD" title="MIMD">MIMD</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Types</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/System-on-a-chip" title="System-on-a-chip">System-on-a-chip</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Components</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit (ALU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit (FPU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Backside_bus" title="Backside bus" class="mw-redirect">Backside bus</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Demultiplexer" title="Demultiplexer" class="mw-redirect">Demultiplexer</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Processor_register" title="Processor register">Registers</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit (MMU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer (TLB)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/CPU_cache" title="CPU cache">Cache</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Register_file" title="Register file">register file</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Microcode" title="Microcode">microcode</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Control_unit" title="Control unit">control unit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/CPU_clock" title="CPU clock" class="mw-redirect">CPU clock</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Power_management" title="Power management">Power management</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a> <a href="/wiki/Advanced_Configuration_and_Power_Interface#States" title="Advanced Configuration and Power Interface">(states)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 4480/1000000
Post-expand include size: 61292/2048000 bytes
Template argument size: 30474/2048000 bytes
Expensive parser function count: 3/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:147845-0!1!0!default!!en!2 and timestamp 20090402193326 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/Application-specific_integrated_circuit">http://en.wikipedia.org/wiki/Application-specific_integrated_circuit</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Gate_arrays" title="Category:Gate arrays">Gate arrays</a></span> | <span dir='ltr'><a href="/wiki/Category:Integrated_circuits" title="Category:Integrated circuits">Integrated circuits</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_unsourced_statements_since_June_2008" title="Category:Articles with unsourced statements since June 2008">Articles with unsourced statements since June 2008</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_unsourced_statements_since_February_2007" title="Category:Articles with unsourced statements since February 2007">Articles with unsourced statements since February 2007</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Application-specific_integrated_circuit" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:Application-specific_integrated_circuit" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=Application-specific_integrated_circuit&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Application-specific_integrated_circuit" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Application-specific_integrated_circuit" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Application-specific_integrated_circuit" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=Application-specific_integrated_circuit&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=Application-specific_integrated_circuit&amp;oldid=276572371" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=Application-specific_integrated_circuit&amp;id=276572371">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ca"><a href="http://ca.wikipedia.org/wiki/ASIC">Català</a></li>
				<li class="interwiki-da"><a href="http://da.wikipedia.org/wiki/ASIC">Dansk</a></li>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Anwendungsspezifische_Integrierte_Schaltung">Deutsch</a></li>
				<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/ASIC">Español</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Application_Specific_Integrated_Circuit">Français</a></li>
				<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/%EC%A3%BC%EB%AC%B8%ED%98%95_%EB%B0%98%EB%8F%84%EC%B2%B4">한국어</a></li>
				<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/Application_specific_integrated_circuit">Italiano</a></li>
				<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/ASIC">Nederlands</a></li>
				<li class="interwiki-ja"><a href="http://ja.wikipedia.org/wiki/ASIC">日本語</a></li>
				<li class="interwiki-nn"><a href="http://nn.wikipedia.org/wiki/ASIC">‪Norsk (nynorsk)‬</a></li>
				<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/ASIC">Polski</a></li>
				<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/ASIC">Português</a></li>
				<li class="interwiki-ro"><a href="http://ro.wikipedia.org/wiki/ASIC">Română</a></li>
				<li class="interwiki-ru"><a href="http://ru.wikipedia.org/wiki/ASIC">Русский</a></li>
				<li class="interwiki-simple"><a href="http://simple.wikipedia.org/wiki/Application-specific_integrated_circuit">Simple English</a></li>
				<li class="interwiki-sk"><a href="http://sk.wikipedia.org/wiki/ASIC">Slovenčina</a></li>
				<li class="interwiki-sv"><a href="http://sv.wikipedia.org/wiki/ASIC">Svenska</a></li>
				<li class="interwiki-vi"><a href="http://vi.wikipedia.org/wiki/ASIC">Tiếng Việt</a></li>
				<li class="interwiki-tr"><a href="http://tr.wikipedia.org/wiki/ASIC">Türkçe</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/%E7%89%B9%E6%AE%8A%E6%87%89%E7%94%A8%E7%A9%8D%E9%AB%94%E9%9B%BB%E8%B7%AF">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 11 March 2009, at 19:18.</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv216 in 0.043 secs. --></body></html>
