# 100DaysOfRtl
I am Shashank Sirohiya, a VLSI enthusiast and this is my journey of 100 days of RTL(Verilog, System verilog, UVM).I mostly use Questasim software for the simulation of RTL Codes and the Synthesis is performed by using Xilinx Vivado Design Suite.

Day:1 _"ALU"

Day:2 _"Binary_to_Gray_Decoder"

Day:3 _"Gray_to_Binary_Decoder"

Day:4 _"3_8Decoder"

Day:5 _"8_3Encoder"

Day:6 _"Parity_Encoder"

Day:7 _"Priority_Encoder"

Day:8 _"Binary_to_Bcd"

Day:9 _"Bcd_to_7Segment"

Day:10_"Parameterized_full_adder"

Day:11 _"Carry_Look_Ahead_Adder"

Day:12 _"Full_Subtractor"

Day:13 _"Multiplier"

Day:14 _"Divider"

Day:15 _"Comparator"

Day:16 _"Multiplexer"

Day:17 _"Demultiplexer"

Day:18 _"Endianess"

Day:19 _"Inter_Intra_Delay"

Day:20 _"Booth algorithm"

Day:21 _"D_Latch"

Day:22 _"SR_Latch"

Day:23 _"D_FF"

Day:24 _"Master_Slave_JK_FF"

Day:25 _"Mod7_Counter"

Day:26 _"Gray_Counter"

Day:27 _"Ring_Counter"

Day:28 _"Jhonson_Counter"

Day:29 _"Up_Down_Counter"

Day:30 _"Universal_Binary_Counter"

Day:31 _"FSM_Onehot"

Day:32 _"FSM_Sequence_Detector_101011"

Day:33 _"FSM_Traffic_Light_Controller"

Day:34 _"FSM_Sequence_Generator"

Day:35 _"LFSR"

Day:36 _"RSB"

Day:37 _"SISO"

Day:38 _"SIPO"

Day:39 _"PISO"

Day:40 _" PIPO"

Day:41 _"Universal_Shift_Register"

Day:42 _"Parameterised_Register"

Day:43 _"Barrel_Shift_Registor"

Day:44 _"FIFO_Synchronous"

Day:45 _"15_15Rom"

Day:46 _"Rom_Asynchronous"

Day:47 _"Rom_Using_Case"

Day:48 _"Rom_Alu_Decoder"

Day:49 _"Ram_Synchronous"  //Single port

Day:50 _"16_16Ram"  //Dual port

Day:51 _"Asynchronous_Ram"

Day:52 _"Bi_directional_Ram"

Day:53 _"Parameterised_Ram"

Day:54 _"Ram_8191k"

Day:55 _"Clock_Divider"

Day:56 _"Clock_Buffer"

Day:57 _"Frequency_Divider_by_Oddnumber"

Day:58 _"Frequency_Divider_by_Even_number"

Day:59 _" " //Psuedo Random Sequence

Day:60 _" " //Priority_resolver

Day:61 _"Parameterised_Cube"

Day:62 _"Password"

Day:63 _"Prime_Number"

Day:64 _"Elevator"

Day:65 _"Vending_Machine"

Day:66 _" " // Data Encryption

Day:67 _" " // Data Decryption

Day:68 _" " //Rail Track

Day:69 _" " //Running Led

Day:70 _" " //Palindrome of a number.

Day:71 _"Fixed_Array"

Day:72 _"Dynamic_Array"

Day:73 _"Associative_Array"

Day:74 _"Packed_Array"

Day:75 _"Unpacked_Array"

Day:76 _"Structure"

Day:77 _"Cast"

Day:78 _"Typecasting"

Day:79 _"Always_Comb"

Day:80 _"Always_Latch"

Day:81 _"Always_FF"

Day:82 _"Queue"

Day:83 _"Ah_as,Ah_s,Al_as,Al_s_Reset"

Day:84 _"Sequence_Detector_Enum"

Day:85 _"Parameterised_Sram"

Day:86 _"ALU_Enum"

Day:87 _" " // How to make Interface of sv testbench env

Day:88 _" " // How to make Transaction, Generator and Driver modules

Day:89 _" " // How to make monitor and scoreboard modules

Day:90_" " // How to make Agent, Environment, Test, Tb_top modules.

Day:91 _"AXI4_LITE"

Day:92 _"APB"

Day:93_"UART"

Day:94_"SPI"

Day:95 _"AHB"

Day:96 _"AHB_APB_Bridge"

Day:97 _"VGA"

Day:98 _"SV_TB_ADDER"

Day:99 _"SV_TB_MEMORY"

Day:100 _"UVM_TB_ADDER"
