# HDLBit Solution Repository

Hi, 
This is Razi Ahmed 

Welcome to the My HDLBit Solution Repository. This repository contains solutions to HDLBit exercises, showcasing my implementation and understanding of hardware description languages.

## Table of Contents

01 Getting Started
02 Verilog_Language
03 Circuits
04 Verification Reading Simulations
05 Verification Writing TestBenches
06 CS450

## Project Overview

This HDLBit Solution Repository is a compilation of my implementations and solutions for exercises and projects offered by HDLBit. As a hardware enthusiast and learner, I've engaged in various exercises to deepen my understanding of hardware description languages.

## Directory Structure

├───01 Getting Started
├───02 Verilog_Language
│   ├───Basics
│   ├───Modules Hierarchy
│   ├───More Verilog Features
│   ├───Procedures
│   └───Vectors
├───03 Circuits
│   ├───Building Larger Circuits
│   ├───Combinational Logic
│   │   ├───Arithmetic Circuits
│   │   ├───Basic Gates
│   │   ├───Karnaugh Map to Circuits
│   │   └───Multiplexers
│   └───Sequential Logic
│       ├───Counters
│       ├───Finite State Machines
│       ├───Latches and FFs
│       ├───More Circuits
│       └───Shift Registers
├───04 Verification Reading Simulations
│   ├───Build a circuit from simulation waveform
│   └───Finding bugs in Code
├───05 Verification Writing TestBenches
└───CS450

