Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 15:37:25 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led           | output            | M14     | 1.5       | LVCMOS15       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 29         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0           | N0                  | 29         
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N80          | N80_7              | 10         
| N14          | N33_0              | 10         
+-------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------+
| Net_Name           | Driver                  | Fanout     
+------------------------------------------------------------+
| N0                 | N0                      | 29         
| ntclkbufg_0        | clkbufg_0               | 29         
| N80                | N80_7                   | 14         
| N14                | N33_0                   | 11         
| cnt_2ms[0]         | cnt_2ms[0]              | 7          
| cnt_2s[0]          | cnt_2s[0]               | 6          
| N83_inv            | N83_inv                 | 6          
| N88_inv            | N88_inv                 | 6          
| cnt_2s[5]          | cnt_2s[5]               | 5          
| cnt_2ms[9]         | cnt_2ms[9]              | 5          
| cnt_2s[1]          | cnt_2s[1]               | 5          
| cnt_2s[8]          | cnt_2s[8]               | 5          
| cnt_2s[7]          | cnt_2s[7]               | 5          
| cnt_2s[6]          | cnt_2s[6]               | 5          
| cnt_2ms[1]         | cnt_2ms[1]              | 5          
| cnt_2s[4]          | cnt_2s[4]               | 4          
| cnt_2s[3]          | cnt_2s[3]               | 4          
| cnt_2ms[3]         | cnt_2ms[3]              | 4          
| cnt_2s[9]          | cnt_2s[9]               | 4          
| cnt_2ms[2]         | cnt_2ms[2]              | 4          
| cnt_2us[0]         | cnt_2us[0]              | 4          
| cnt_2ms[8]         | cnt_2ms[8]              | 4          
| cnt_2ms[7]         | cnt_2ms[7]              | 4          
| cnt_2ms[6]         | cnt_2ms[6]              | 4          
| cnt_2ms[5]         | cnt_2ms[5]              | 4          
| cnt_2s[2]          | cnt_2s[2]               | 4          
| cnt_2ms[4]         | cnt_2ms[4]              | 4          
| cnt_2us[1]         | cnt_2us[1]              | 3          
| cnt_2us[2]         | cnt_2us[2]              | 2          
| cnt_2us[3]         | cnt_2us[3]              | 2          
| cnt_2us[4]         | cnt_2us[4]              | 2          
| cnt_2us[5]         | cnt_2us[5]              | 2          
| inc_dec_flag       | inc_dec_flag            | 2          
| _N68               | N83_8                   | 2          
| _N67               | N83_7                   | 2          
| _N60               | N88_9                   | 2          
| cnt_2us[6]         | cnt_2us[6]              | 2          
| N103[3]            | N103[0]                 | 1          
| N103[5]            | N45_0_5                 | 1          
| N103[6]            | N45_0_6                 | 1          
| N103[7]            | N45_0_7                 | 1          
| N103[8]            | N45_0_8                 | 1          
| N103[9]            | N45_0_9                 | 1          
| _N1                | N45_0_1                 | 1          
| _N2                | N45_0_2                 | 1          
| _N3                | N45_0_3                 | 1          
| _N4                | N45_0_4                 | 1          
| _N5                | N45_0_5                 | 1          
| _N6                | N45_0_6                 | 1          
| _N7                | N45_0_7                 | 1          
| _N8                | N45_0_8                 | 1          
| N100[9]            | N21_0_9                 | 1          
| _N12               | N6_0_2                  | 1          
| _N13               | N6_0_3                  | 1          
| N6[1]              | N6_0_1                  | 1          
| _N15               | N6_0_5                  | 1          
| _N18               | N21_0_1                 | 1          
| _N19               | N21_0_2                 | 1          
| _N20               | N21_0_3                 | 1          
| _N21               | N21_0_4                 | 1          
| _N22               | N21_0_5                 | 1          
| _N23               | N21_0_6                 | 1          
| _N24               | N21_0_7                 | 1          
| _N25               | N21_0_8                 | 1          
| _N52               | inc_dec_flag_ce_mux     | 1          
| _N53               | N88_2                   | 1          
| _N59               | N88_8                   | 1          
| N100[8]            | N21_0_8                 | 1          
| N100[7]            | N21_0_7                 | 1          
| N100[6]            | N21_0_6                 | 1          
| _N75               | N80_6                   | 1          
| N100[5]            | N21_0_5                 | 1          
| cnt_2ms[0]_inv     | cnt_2ms[9:0]_inv        | 1          
| N100[3]            | N100[0]                 | 1          
| N97[6]             | N6_0_6                  | 1          
| N97[5]             | N6_0_5                  | 1          
| N97[2]             | N97[0]                  | 1          
| N70                | N70                     | 1          
| N68                | N67.lt_4                | 1          
| N67.co [6]         | N67.lt_3                | 1          
| N67.co [4]         | N67.lt_2                | 1          
| N67.co [2]         | N67.lt_1                | 1          
| N67.co [0]         | N67.lt_0                | 1          
| cnt_2s[0]_inv      | cnt_2s[9:0]_inv         | 1          
| N64                | N63.lt_4                | 1          
| N63.co [6]         | N63.lt_3                | 1          
| N63.co [4]         | N63.lt_2                | 1          
| N63.co [2]         | N63.lt_1                | 1          
| N63.co [0]         | N63.lt_0                | 1          
| N45[4]             | N45_0_4                 | 1          
| N45[3]             | N45_0_3                 | 1          
| N45[2]             | N45_0_2                 | 1          
| N45[1]             | N45_0_1                 | 1          
| N21[4]             | N21_0_4                 | 1          
| cnt_2us[0]_inv     | cnt_2us[6:0]_inv        | 1          
| N21[3]             | N21_0_3                 | 1          
| N21[2]             | N21_0_2                 | 1          
| N21[1]             | N21_0_1                 | 1          
| N6[4]              | N6_0_4                  | 1          
| N6[3]              | N6_0_3                  | 1          
+------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 29       | 64200         | 1                  
| LUT                   | 52       | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 3        | 218           | 2                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/breath_led_syn.adf     
| Output     | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/device_map/breath_led_map.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/device_map/breath_led_dmr.prt     
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/device_map/breath_led.dmr         
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/device_map/dmr.db                 
+------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 228 MB
Total CPU time to dev_map completion : 0h:0m:4s
Process Total CPU time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:6s
