

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Dec 26 19:54:31 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 36 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 37 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 38 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 39 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %data_V"   --->   Operation 40 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.89ns)   --->   "%icmp_ln1018_1 = icmp_eq  i52 %tmp_17, i52 0"   --->   Operation 41 'icmp' 'icmp_ln1018_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_17"   --->   Operation 42 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.26ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %p_Result_7"   --->   Operation 43 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.94ns)   --->   "%e_frac_V_2 = select i1 %p_Result_6, i54 %e_frac_V_1, i54 %p_Result_7" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 44 'select' 'e_frac_V_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i54 %e_frac_V_2"   --->   Operation 45 'sext' 'sext_ln666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 46 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 47 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 47 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 48 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 48 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 49 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 49 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 50 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 50 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_16" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 51 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 52 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.88ns)   --->   "%y_is_0 = icmp_eq  i11 %tmp_16, i11 0"   --->   Operation 53 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln1018 = icmp_eq  i11 %tmp_16, i11 2047"   --->   Operation 54 'icmp' 'icmp_ln1018' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 55 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 56 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_16"   --->   Operation 57 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 58 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %m_exp"   --->   Operation 59 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 60 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 61 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1340cast = zext i32 %sext_ln1340"   --->   Operation 62 'zext' 'sext_ln1340cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1340cast"   --->   Operation 63 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1339 = sext i120 %r_V"   --->   Operation 64 'sext' 'sext_ln1339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1340"   --->   Operation 65 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%trunc_ln1339_1 = trunc i131 %r_V_1"   --->   Operation 66 'trunc' 'trunc_ln1339_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (4.89ns) (out node of the LUT)   --->   "%m_fix_l = select i1 %isNeg, i130 %sext_ln1339, i130 %trunc_ln1339_1"   --->   Operation 67 'select' 'm_fix_l' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1364, i32 10"   --->   Operation 68 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1364"   --->   Operation 69 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1306_1 = sext i12 %ush_2"   --->   Operation 70 'sext' 'sext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1306_2 = zext i32 %sext_ln1306_1"   --->   Operation 71 'zext' 'zext_ln1306_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1306_2"   --->   Operation 72 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1305 = trunc i131 %r_V_6"   --->   Operation 73 'trunc' 'trunc_ln1305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1306_1cast = zext i32 %sext_ln1306_1"   --->   Operation 74 'zext' 'sext_ln1306_1cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1306_1cast"   --->   Operation 75 'ashr' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1305 = sext i120 %r_V_7"   --->   Operation 76 'sext' 'sext_ln1305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (4.89ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1305, i130 %sext_ln1305"   --->   Operation 77 'select' 'r_V_8' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 78 'sext' 'sext_ln568_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i32 %sext_ln1340"   --->   Operation 79 'zext' 'zext_ln1306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_2 = shl i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 80 'shl' 'r_V_2' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_3 = ashr i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 81 'ashr' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 82 'select' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 83 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1306 = sext i12 %m_exp"   --->   Operation 84 'sext' 'sext_ln1306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1306_1 = zext i32 %sext_ln1306"   --->   Operation 85 'zext' 'zext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1306_1"   --->   Operation 86 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1339_2 = trunc i131 %r_V_5"   --->   Operation 87 'trunc' 'trunc_ln1339_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_7, i130 %r_V_8, i130 %trunc_ln1339_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:578]   --->   Operation 88 'select' 'select_ln578' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 89 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 90 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1123 = sext i16 %m_fix_hi_V"   --->   Operation 91 'sext' 'sext_ln1123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 92 'mul' 'r_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 93 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.99ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 94 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (4.89ns) (out node of the LUT)   --->   "%icmp_ln1506 = icmp_ne  i130 %r_V_17, i130 %sext_ln568_1"   --->   Operation 95 'icmp' 'icmp_ln1506' <Predicate = true> <Delay = 4.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 96 'mul' 'r_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 97 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_8, i18 131072"   --->   Operation 98 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i19 %rhs"   --->   Operation 99 'sext' 'sext_ln1199' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 100 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.23>
ST_11 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 101 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 102 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 103 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln856 = trunc i31 %ret_V_7"   --->   Operation 104 'trunc' 'trunc_ln856' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.43ns)   --->   "%icmp_ln856 = icmp_eq  i18 %trunc_ln856, i18 0"   --->   Operation 105 'icmp' 'icmp_ln856' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (1.67ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 106 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln855 = select i1 %icmp_ln856, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 107 'select' 'select_ln855' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln855, i13 %ret_V_cast"   --->   Operation 108 'select' 'ret_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i13 %ret_V_8"   --->   Operation 109 'sext' 'sext_ln1122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [5/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 110 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 111 [4/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 111 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 112 [3/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 112 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 113 [2/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 113 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 114 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln666_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 115 'partselect' 'trunc_ln666_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.64>
ST_17 : Operation 116 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln666_1"   --->   Operation 116 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 117 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 118 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 119 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 120 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 121 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 122 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 123 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 124 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 125 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 126 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 127 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 128 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 128 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 129 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i35 %Z4"   --->   Operation 130 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i10 %r"   --->   Operation 131 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (2.67ns)   --->   "%ret_V_9 = add i36 %zext_ln666, i36 %zext_ln666_1"   --->   Operation 132 'add' 'ret_V_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 133 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 134 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i43 %ret_V_10"   --->   Operation 135 'zext' 'zext_ln1122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1125 = zext i36 %ret_V_9"   --->   Operation 136 'zext' 'zext_ln1125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [3/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 137 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 138 [2/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 138 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 139 [1/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 139 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln666_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 140 'partselect' 'trunc_ln666_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 141 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 142 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 143 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 5.67>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1199 = zext i43 %ret_V_10"   --->   Operation 144 'zext' 'zext_ln1199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i20 %trunc_ln666_4"   --->   Operation 145 'zext' 'zext_ln666_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (2.71ns)   --->   "%add_ln666 = add i36 %ret_V_9, i36 %zext_ln666_2"   --->   Operation 146 'add' 'add_ln666' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i36 %add_ln666"   --->   Operation 147 'zext' 'zext_ln666_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln666_3, i44 %zext_ln1199"   --->   Operation 148 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 149 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 150 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_4"   --->   Operation 151 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1122_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 152 'zext' 'zext_ln1122_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1125_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 153 'zext' 'zext_ln1125_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [5/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 154 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 155 [4/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 155 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 156 [3/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 156 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 157 [2/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 157 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 158 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 159 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 160 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_27 : Operation 161 [1/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 161 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln666_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 162 'partselect' 'trunc_ln666_5' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.17>
ST_28 : Operation 163 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 163 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_4, i2 0"   --->   Operation 164 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1199_1 = zext i51 %lhs_V_1"   --->   Operation 165 'zext' 'zext_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i36 %trunc_ln666_5"   --->   Operation 166 'zext' 'zext_ln666_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (2.98ns)   --->   "%add_ln666_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln666_4"   --->   Operation 167 'add' 'add_ln666_2' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i44 %add_ln666_2"   --->   Operation 168 'zext' 'zext_ln666_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln666_5, i52 %zext_ln1199_1"   --->   Operation 169 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 170 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 171 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.66>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1123 = zext i50 %exp_Z1_hi_V"   --->   Operation 172 'zext' 'zext_ln1123' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1125_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 173 'zext' 'zext_ln1125_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [5/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 174 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.66>
ST_30 : Operation 175 [4/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 175 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.66>
ST_31 : Operation 176 [3/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 176 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.66>
ST_32 : Operation 177 [2/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 177 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.66>
ST_33 : Operation 178 [1/1] (3.36ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 178 'add' 'ret_V_11' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 179 [1/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 179 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln1199 = trunc i58 %ret_V_11"   --->   Operation 180 'trunc' 'trunc_ln1199' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln1199_2 = trunc i58 %ret_V_11"   --->   Operation 181 'trunc' 'trunc_ln1199_2' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.58>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 182 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1199_2 = zext i100 %r_V_19"   --->   Operation 183 'zext' 'zext_ln1199_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1199_3 = zext i100 %r_V_19"   --->   Operation 184 'zext' 'zext_ln1199_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1199, i49 0"   --->   Operation 185 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1199_4 = zext i100 %r_V_19"   --->   Operation 186 'zext' 'zext_ln1199_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1199_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1199_2, i49 0"   --->   Operation 187 'bitconcatenate' 'trunc_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (4.75ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1199_2"   --->   Operation 188 'add' 'ret_V_6' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (4.69ns)   --->   "%add_ln1199_1 = add i105 %trunc_ln1199_1, i105 %zext_ln1199_4"   --->   Operation 189 'add' 'add_ln1199_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (4.72ns)   --->   "%add_ln1199_2 = add i106 %trunc_ln3, i106 %zext_ln1199_3"   --->   Operation 190 'add' 'add_ln1199_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 191 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 192 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_11, i13 %ret_V_8, i13 %r_exp_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 193 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 194 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (1.13ns)   --->   "%icmp_ln1034 = icmp_sgt  i3 %tmp_13, i3 0"   --->   Operation 195 'icmp' 'icmp_ln1034' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i13 %r_exp_V_2"   --->   Operation 196 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.37>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln1018, i1 %icmp_ln1018_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 198 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1022 = xor i1 %icmp_ln1018_1, i1 1"   --->   Operation 199 'xor' 'xor_ln1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1018, i1 %xor_ln1022" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 200 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 201 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 202 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%xor_ln964 = xor i1 %p_Result_6, i1 1"   --->   Operation 203 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 204 [1/1] (0.97ns)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_6" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 204 'and' 'and_ln467' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1506" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 205 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1034" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 206 'or' 'or_ln657' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 207 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_14, i64 0, i64 inf" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 208 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 209 [1/1] (2.09ns)   --->   "%icmp_ln1038 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 209 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1199_2, i32 54, i32 105"   --->   Operation 210 'partselect' 'tmp' <Predicate = (tmp_11)> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1199_1, i32 53, i32 104"   --->   Operation 211 'partselect' 'tmp_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_18 = select i1 %tmp_11, i52 %tmp, i52 %tmp_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 212 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 213 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln183, i11 1023"   --->   Operation 213 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_18"   --->   Operation 214 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_9" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:524]   --->   Operation 215 'bitcast' 'bitcast_ln524' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.97ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 216 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 217 'xor' 'xor_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_6, i1 %xor_ln460" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 218 'or' 'or_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 219 'xor' 'xor_ln467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 220 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 221 'and' 'and_ln467_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 222 'and' 'and_ln657_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 %bitcast_ln524" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 223 'select' 'select_ln657' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln657" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 224 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%and_ln460 = and i1 %xor_ln964, i1 %xor_ln407" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 225 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 226 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln467_3 = and i1 %and_ln467, i1 %xor_ln407" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 227 'and' 'and_ln467_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 228 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln1038 = and i1 %icmp_ln1038, i1 %xor_ln657"   --->   Operation 229 'and' 'and_ln1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln1038_1 = and i1 %and_ln1038, i1 %and_ln467_2"   --->   Operation 230 'and' 'and_ln1038_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1038 = or i1 %and_ln1038_1, i1 %and_ln467_3"   --->   Operation 231 'or' 'or_ln1038' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln1038_1 = select i1 %or_ln1038, i64 0, i64 inf"   --->   Operation 232 'select' 'select_ln1038_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1038_1 = or i1 %or_ln1038, i1 %and_ln460_1"   --->   Operation 233 'or' 'or_ln1038_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1038 = select i1 %or_ln1038_1, i64 %select_ln1038_1, i64 %select_ln407_1"   --->   Operation 234 'select' 'select_ln1038' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln1038" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 235 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                                          (read          ) [ 000000000000000000000000000000000000]
data_V                                                                                            (bitcast       ) [ 000000000000000000000000000000000000]
p_Result_6                                                                                        (bitselect     ) [ 011111111111111111111111111111111111]
tmp_16                                                                                            (partselect    ) [ 011111110000000000000000000000000000]
tmp_17                                                                                            (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln1018_1                                                                                     (icmp          ) [ 011111111111111111111111111111111111]
p_Result_7                                                                                        (bitconcatenate) [ 000000000000000000000000000000000000]
e_frac_V_1                                                                                        (sub           ) [ 000000000000000000000000000000000000]
e_frac_V_2                                                                                        (select        ) [ 011000000000000000000000000000000000]
sext_ln666                                                                                        (sext          ) [ 010111100000000000000000000000000000]
m_frac_l_V                                                                                        (mul           ) [ 010000011111111111111111111111111111]
zext_ln513                                                                                        (zext          ) [ 000000000000000000000000000000000000]
m_exp                                                                                             (add           ) [ 010000001000000000000000000000000000]
y_is_0                                                                                            (icmp          ) [ 010000001111111111111111111111111111]
icmp_ln1018                                                                                       (icmp          ) [ 010000001111111111111111111111111111]
sext_ln568                                                                                        (sext          ) [ 010000001000000000000000000000000000]
isNeg                                                                                             (bitselect     ) [ 010000001000000000000000000000000000]
sub_ln1364                                                                                        (sub           ) [ 000000000000000000000000000000000000]
sext_ln1364                                                                                       (sext          ) [ 000000000000000000000000000000000000]
ush                                                                                               (select        ) [ 000000000000000000000000000000000000]
sext_ln1340                                                                                       (sext          ) [ 010000001000000000000000000000000000]
zext_ln1340                                                                                       (zext          ) [ 000000000000000000000000000000000000]
sext_ln1340cast                                                                                   (zext          ) [ 000000000000000000000000000000000000]
r_V                                                                                               (ashr          ) [ 000000000000000000000000000000000000]
sext_ln1339                                                                                       (sext          ) [ 000000000000000000000000000000000000]
r_V_1                                                                                             (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1339_1                                                                                    (trunc         ) [ 000000000000000000000000000000000000]
m_fix_l                                                                                           (select        ) [ 010000001000000000000000000000000000]
isNeg_1                                                                                           (bitselect     ) [ 000000000000000000000000000000000000]
ush_2                                                                                             (select        ) [ 000000000000000000000000000000000000]
sext_ln1306_1                                                                                     (sext          ) [ 000000000000000000000000000000000000]
zext_ln1306_2                                                                                     (zext          ) [ 000000000000000000000000000000000000]
r_V_6                                                                                             (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1305                                                                                      (trunc         ) [ 000000000000000000000000000000000000]
sext_ln1306_1cast                                                                                 (zext          ) [ 000000000000000000000000000000000000]
r_V_7                                                                                             (ashr          ) [ 000000000000000000000000000000000000]
sext_ln1305                                                                                       (sext          ) [ 000000000000000000000000000000000000]
r_V_8                                                                                             (select        ) [ 010000001000000000000000000000000000]
sext_ln568_1                                                                                      (sext          ) [ 000000000000000000000000000000000000]
zext_ln1306                                                                                       (zext          ) [ 000000000000000000000000000000000000]
r_V_2                                                                                             (shl           ) [ 000000000000000000000000000000000000]
r_V_3                                                                                             (ashr          ) [ 000000000000000000000000000000000000]
r_V_17                                                                                            (select        ) [ 000000000000000000000000000000000000]
tmp_7                                                                                             (bitselect     ) [ 000000000000000000000000000000000000]
sext_ln1306                                                                                       (sext          ) [ 000000000000000000000000000000000000]
zext_ln1306_1                                                                                     (zext          ) [ 000000000000000000000000000000000000]
r_V_5                                                                                             (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1339_2                                                                                    (trunc         ) [ 000000000000000000000000000000000000]
select_ln578                                                                                      (select        ) [ 000000000000000000000000000000000000]
m_fix_hi_V                                                                                        (partselect    ) [ 000000000000000000000000000000000000]
p_Result_8                                                                                        (bitselect     ) [ 010000000110000000000000000000000000]
sext_ln1123                                                                                       (sext          ) [ 010000000110000000000000000000000000]
trunc_ln2                                                                                         (partselect    ) [ 010000000111111111000000000000000000]
icmp_ln657                                                                                        (icmp          ) [ 010000000111111111111111111111111111]
icmp_ln1506                                                                                       (icmp          ) [ 010000000111111111111111111111111111]
r_V_18                                                                                            (mul           ) [ 010000000001000000000000000000000000]
rhs                                                                                               (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln1199                                                                                       (sext          ) [ 010000000001000000000000000000000000]
ret_V_7                                                                                           (add           ) [ 000000000000000000000000000000000000]
ret_V_cast                                                                                        (partselect    ) [ 000000000000000000000000000000000000]
p_Result_s                                                                                        (bitselect     ) [ 000000000000000000000000000000000000]
trunc_ln856                                                                                       (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln856                                                                                        (icmp          ) [ 000000000000000000000000000000000000]
ret_V                                                                                             (add           ) [ 000000000000000000000000000000000000]
select_ln855                                                                                      (select        ) [ 000000000000000000000000000000000000]
ret_V_8                                                                                           (select        ) [ 010000000000111111111111111111111110]
sext_ln1122                                                                                       (sext          ) [ 010000000000011110000000000000000000]
r_V_12                                                                                            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln666_1                                                                                     (partselect    ) [ 010000000000000001000000000000000000]
m_diff_V                                                                                          (sub           ) [ 000000000000000000000000000000000000]
m_diff_hi_V                                                                                       (partselect    ) [ 010000000000000000111111111100000000]
Z2_V                                                                                              (partselect    ) [ 010000000000000000111111111110000000]
Z3_V                                                                                              (partselect    ) [ 010000000000000000110000000000000000]
Z4                                                                                                (trunc         ) [ 010000000000000000100000000000000000]
Z4_ind                                                                                            (partselect    ) [ 000000000000000000000000000000000000]
zext_ln541_1                                                                                      (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000000000100000000000000000]
zext_ln541_2                                                                                      (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 010000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 000000000000000000000000000000000000]
r                                                                                                 (partselect    ) [ 000000000000000000000000000000000000]
zext_ln666                                                                                        (zext          ) [ 000000000000000000000000000000000000]
zext_ln666_1                                                                                      (zext          ) [ 000000000000000000000000000000000000]
ret_V_9                                                                                           (add           ) [ 010000000000000000011110000000000000]
f_Z3                                                                                              (load          ) [ 010000000000000000010000000000000000]
ret_V_10                                                                                          (bitconcatenate) [ 010000000000000000001110000000000000]
zext_ln1122                                                                                       (zext          ) [ 010000000000000000001100000000000000]
zext_ln1125                                                                                       (zext          ) [ 010000000000000000001100000000000000]
r_V_14                                                                                            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln666_4                                                                                     (partselect    ) [ 010000000000000000000010000000000000]
zext_ln541_3                                                                                      (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000000000000010000000000000]
zext_ln1199                                                                                       (zext          ) [ 000000000000000000000000000000000000]
zext_ln666_2                                                                                      (zext          ) [ 000000000000000000000000000000000000]
add_ln666                                                                                         (add           ) [ 000000000000000000000000000000000000]
zext_ln666_3                                                                                      (zext          ) [ 000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                                                     (add           ) [ 010000000000000000000001111110000000]
f_Z2_V                                                                                            (load          ) [ 000000000000000000000000000000000000]
tmp_4                                                                                             (partselect    ) [ 010000000000000000000001111110000000]
exp_Z2_m_1_V                                                                                      (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1122_1                                                                                     (zext          ) [ 010000000000000000000000111100000000]
zext_ln1125_1                                                                                     (zext          ) [ 010000000000000000000000111100000000]
zext_ln541                                                                                        (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 010000000000000000000000000010000000]
r_V_15                                                                                            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln666_5                                                                                     (partselect    ) [ 010000000000000000000000000010000000]
exp_Z1_V                                                                                          (load          ) [ 010000000000000000000000000001111100]
lhs_V_1                                                                                           (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1199_1                                                                                     (zext          ) [ 000000000000000000000000000000000000]
zext_ln666_4                                                                                      (zext          ) [ 000000000000000000000000000000000000]
add_ln666_2                                                                                       (add           ) [ 000000000000000000000000000000000000]
zext_ln666_5                                                                                      (zext          ) [ 000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                                                   (add           ) [ 000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                                                     (partselect    ) [ 010000000000000000000000000001000000]
exp_Z1_hi_V                                                                                       (partselect    ) [ 010000000000000000000000000001000000]
zext_ln1123                                                                                       (zext          ) [ 010000000000000000000000000000111100]
zext_ln1125_2                                                                                     (zext          ) [ 010000000000000000000000000000111100]
ret_V_11                                                                                          (add           ) [ 010000000000000000000000000000000010]
r_V_19                                                                                            (mul           ) [ 010000000000000000000000000000000010]
trunc_ln1199                                                                                      (trunc         ) [ 010000000000000000000000000000000010]
trunc_ln1199_2                                                                                    (trunc         ) [ 010000000000000000000000000000000010]
lhs_V_4                                                                                           (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1199_2                                                                                     (zext          ) [ 000000000000000000000000000000000000]
zext_ln1199_3                                                                                     (zext          ) [ 000000000000000000000000000000000000]
trunc_ln3                                                                                         (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1199_4                                                                                     (zext          ) [ 000000000000000000000000000000000000]
trunc_ln1199_1                                                                                    (bitconcatenate) [ 000000000000000000000000000000000000]
ret_V_6                                                                                           (add           ) [ 000000000000000000000000000000000000]
add_ln1199_1                                                                                      (add           ) [ 010000000000000000000000000000000001]
add_ln1199_2                                                                                      (add           ) [ 010000000000000000000000000000000001]
tmp_11                                                                                            (bitselect     ) [ 010000000000000000000000000000000001]
r_exp_V                                                                                           (add           ) [ 000000000000000000000000000000000000]
r_exp_V_2                                                                                         (select        ) [ 010000000000000000000000000000000001]
tmp_13                                                                                            (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln1034                                                                                       (icmp          ) [ 010000000000000000000000000000000001]
trunc_ln183                                                                                       (trunc         ) [ 010000000000000000000000000000000001]
specpipeline_ln0                                                                                  (specpipeline  ) [ 000000000000000000000000000000000000]
y_is_inf                                                                                          (and           ) [ 000000000000000000000000000000000000]
xor_ln1022                                                                                        (xor           ) [ 000000000000000000000000000000000000]
y_is_NaN                                                                                          (and           ) [ 000000000000000000000000000000000000]
or_ln407                                                                                          (or            ) [ 000000000000000000000000000000000000]
select_ln407                                                                                      (select        ) [ 000000000000000000000000000000000000]
xor_ln964                                                                                         (xor           ) [ 000000000000000000000000000000000000]
and_ln467                                                                                         (and           ) [ 000000000000000000000000000000000000]
and_ln657                                                                                         (and           ) [ 000000000000000000000000000000000000]
or_ln657                                                                                          (or            ) [ 000000000000000000000000000000000000]
tmp_14                                                                                            (bitselect     ) [ 000000000000000000000000000000000000]
select_ln658                                                                                      (select        ) [ 000000000000000000000000000000000000]
icmp_ln1038                                                                                       (icmp          ) [ 000000000000000000000000000000000000]
tmp                                                                                               (partselect    ) [ 000000000000000000000000000000000000]
tmp_1                                                                                             (partselect    ) [ 000000000000000000000000000000000000]
tmp_18                                                                                            (select        ) [ 000000000000000000000000000000000000]
out_exp_V                                                                                         (add           ) [ 000000000000000000000000000000000000]
p_Result_9                                                                                        (bitconcatenate) [ 000000000000000000000000000000000000]
bitcast_ln524                                                                                     (bitcast       ) [ 000000000000000000000000000000000000]
xor_ln407                                                                                         (xor           ) [ 000000000000000000000000000000000000]
xor_ln460                                                                                         (xor           ) [ 000000000000000000000000000000000000]
or_ln460                                                                                          (or            ) [ 000000000000000000000000000000000000]
xor_ln467                                                                                         (xor           ) [ 000000000000000000000000000000000000]
and_ln467_1                                                                                       (and           ) [ 000000000000000000000000000000000000]
and_ln467_2                                                                                       (and           ) [ 000000000000000000000000000000000000]
and_ln657_1                                                                                       (and           ) [ 000000000000000000000000000000000000]
select_ln657                                                                                      (select        ) [ 000000000000000000000000000000000000]
select_ln407_1                                                                                    (select        ) [ 000000000000000000000000000000000000]
and_ln460                                                                                         (and           ) [ 000000000000000000000000000000000000]
and_ln460_1                                                                                       (and           ) [ 000000000000000000000000000000000000]
and_ln467_3                                                                                       (and           ) [ 000000000000000000000000000000000000]
xor_ln657                                                                                         (xor           ) [ 000000000000000000000000000000000000]
and_ln1038                                                                                        (and           ) [ 000000000000000000000000000000000000]
and_ln1038_1                                                                                      (and           ) [ 000000000000000000000000000000000000]
or_ln1038                                                                                         (or            ) [ 000000000000000000000000000000000000]
select_ln1038_1                                                                                   (select        ) [ 000000000000000000000000000000000000]
or_ln1038_1                                                                                       (or            ) [ 000000000000000000000000000000000000]
select_ln1038                                                                                     (select        ) [ 000000000000000000000000000000000000]
ret_ln690                                                                                         (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="exp_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/17 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="26" slack="1"/>
<pin id="227" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/17 f_Z3/17 "/>
</bind>
</comp>

<comp id="229" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/21 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="58" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/27 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/27 "/>
</bind>
</comp>

<comp id="263" class="1004" name="data_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_16_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_17_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1018_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="52" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="54" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="52" slack="0"/>
<pin id="299" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="e_frac_V_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="54" slack="0"/>
<pin id="306" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="e_frac_V_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="54" slack="0"/>
<pin id="312" dir="0" index="2" bw="54" slack="0"/>
<pin id="313" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln666_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="54" slack="1"/>
<pin id="319" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln666/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="54" slack="0"/>
<pin id="322" dir="0" index="1" bw="67" slack="0"/>
<pin id="323" dir="1" index="2" bw="120" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln513_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="6"/>
<pin id="328" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="m_exp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="y_is_0_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="6"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln1018_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="6"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln568_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="120" slack="1"/>
<pin id="347" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="isNeg_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub_ln1364_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="6"/>
<pin id="359" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln1364_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="ush_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="0" index="2" bw="12" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1340_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln1340_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1340cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1340cast/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="120" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1339_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="120" slack="0"/>
<pin id="392" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1339/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_V_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="120" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln1339_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="131" slack="0"/>
<pin id="402" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1339_1/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="m_fix_l_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="120" slack="0"/>
<pin id="407" dir="0" index="2" bw="130" slack="0"/>
<pin id="408" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="isNeg_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="ush_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln1306_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1306_1/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln1306_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306_2/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="r_V_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="120" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln1305_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="131" slack="0"/>
<pin id="444" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1305/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln1306_1cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1306_1cast/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="r_V_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="120" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_7/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln1305_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="120" slack="0"/>
<pin id="457" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1305/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="r_V_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="130" slack="0"/>
<pin id="462" dir="0" index="2" bw="120" slack="0"/>
<pin id="463" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_8/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln568_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="120" slack="2"/>
<pin id="469" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568_1/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln1306_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="r_V_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="130" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="r_V_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="130" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="r_V_17_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="130" slack="0"/>
<pin id="486" dir="0" index="2" bw="130" slack="0"/>
<pin id="487" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="1"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1306_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1306/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1306_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306_1/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="120" slack="1"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln1339_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="131" slack="0"/>
<pin id="511" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1339_2/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln578_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="130" slack="1"/>
<pin id="516" dir="0" index="2" bw="130" slack="0"/>
<pin id="517" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="m_fix_hi_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="0" index="1" bw="130" slack="0"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="0" index="3" bw="9" slack="0"/>
<pin id="525" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_8_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="130" slack="0"/>
<pin id="533" dir="0" index="2" bw="9" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1123_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1123/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="59" slack="0"/>
<pin id="544" dir="0" index="1" bw="130" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="0" index="3" bw="8" slack="0"/>
<pin id="547" dir="1" index="4" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln657_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln1506_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="130" slack="0"/>
<pin id="559" dir="0" index="1" bw="120" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="rhs_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="2"/>
<pin id="566" dir="0" index="2" bw="18" slack="0"/>
<pin id="567" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln1199_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="19" slack="0"/>
<pin id="572" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="ret_V_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="13" slack="0"/>
<pin id="576" dir="0" index="1" bw="31" slack="0"/>
<pin id="577" dir="0" index="2" bw="6" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Result_s_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="31" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln856_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln856/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln856_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="18" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln856/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln855_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="13" slack="0"/>
<pin id="608" dir="0" index="2" bw="13" slack="0"/>
<pin id="609" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln855/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="ret_V_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="13" slack="0"/>
<pin id="616" dir="0" index="2" bw="13" slack="0"/>
<pin id="617" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln1122_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="1"/>
<pin id="623" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1122/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="0" index="1" bw="71" slack="0"/>
<pin id="627" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln666_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="59" slack="0"/>
<pin id="632" dir="0" index="1" bw="71" slack="0"/>
<pin id="633" dir="0" index="2" bw="5" slack="0"/>
<pin id="634" dir="0" index="3" bw="8" slack="0"/>
<pin id="635" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_1/16 "/>
</bind>
</comp>

<comp id="640" class="1004" name="m_diff_V_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="59" slack="9"/>
<pin id="642" dir="0" index="1" bw="59" slack="1"/>
<pin id="643" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="m_diff_hi_V_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="59" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/17 "/>
</bind>
</comp>

<comp id="654" class="1004" name="Z2_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="59" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/17 "/>
</bind>
</comp>

<comp id="664" class="1004" name="Z3_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="59" slack="0"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/17 "/>
</bind>
</comp>

<comp id="674" class="1004" name="Z4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="59" slack="0"/>
<pin id="676" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/17 "/>
</bind>
</comp>

<comp id="678" class="1004" name="Z4_ind_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="59" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="7" slack="0"/>
<pin id="683" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/17 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln541_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/17 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln541_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/17 "/>
</bind>
</comp>

<comp id="698" class="1004" name="r_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="26" slack="0"/>
<pin id="701" dir="0" index="2" bw="6" slack="0"/>
<pin id="702" dir="0" index="3" bw="6" slack="0"/>
<pin id="703" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/18 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln666_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="35" slack="1"/>
<pin id="710" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/18 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln666_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="0"/>
<pin id="713" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/18 "/>
</bind>
</comp>

<comp id="715" class="1004" name="ret_V_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="35" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="0"/>
<pin id="718" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="ret_V_10_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="43" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="2"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="0" index="3" bw="26" slack="1"/>
<pin id="726" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln1122_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="43" slack="0"/>
<pin id="731" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/19 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1125_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="36" slack="1"/>
<pin id="735" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125/19 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="43" slack="0"/>
<pin id="738" dir="0" index="1" bw="36" slack="0"/>
<pin id="739" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/19 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln666_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="20" slack="0"/>
<pin id="744" dir="0" index="1" bw="79" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="0"/>
<pin id="746" dir="0" index="3" bw="8" slack="0"/>
<pin id="747" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_4/21 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln541_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="4"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/21 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln1199_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="43" slack="3"/>
<pin id="758" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199/22 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln666_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="20" slack="1"/>
<pin id="761" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_2/22 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln666_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="36" slack="4"/>
<pin id="764" dir="0" index="1" bw="20" slack="0"/>
<pin id="765" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/22 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln666_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="36" slack="0"/>
<pin id="769" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_3/22 "/>
</bind>
</comp>

<comp id="771" class="1004" name="exp_Z2P_m_1_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="36" slack="0"/>
<pin id="773" dir="0" index="1" bw="43" slack="0"/>
<pin id="774" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/22 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="40" slack="0"/>
<pin id="779" dir="0" index="1" bw="42" slack="0"/>
<pin id="780" dir="0" index="2" bw="3" slack="0"/>
<pin id="781" dir="0" index="3" bw="7" slack="0"/>
<pin id="782" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="787" class="1004" name="exp_Z2_m_1_V_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="49" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="6"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="0" index="3" bw="40" slack="1"/>
<pin id="792" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/23 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln1122_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="49" slack="0"/>
<pin id="797" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_1/23 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln1125_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="44" slack="1"/>
<pin id="801" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_1/23 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="49" slack="0"/>
<pin id="804" dir="0" index="1" bw="44" slack="0"/>
<pin id="805" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/23 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln541_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="10"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/27 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln666_5_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="36" slack="0"/>
<pin id="814" dir="0" index="1" bw="93" slack="0"/>
<pin id="815" dir="0" index="2" bw="7" slack="0"/>
<pin id="816" dir="0" index="3" bw="8" slack="0"/>
<pin id="817" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_5/27 "/>
</bind>
</comp>

<comp id="822" class="1004" name="lhs_V_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="51" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="11"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="0" index="3" bw="40" slack="6"/>
<pin id="827" dir="0" index="4" bw="1" slack="0"/>
<pin id="828" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/28 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln1199_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="51" slack="0"/>
<pin id="834" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_1/28 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln666_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="36" slack="1"/>
<pin id="838" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_4/28 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln666_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="44" slack="6"/>
<pin id="841" dir="0" index="1" bw="36" slack="0"/>
<pin id="842" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_2/28 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln666_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="44" slack="0"/>
<pin id="846" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_5/28 "/>
</bind>
</comp>

<comp id="848" class="1004" name="exp_Z1P_m_1_l_V_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="44" slack="0"/>
<pin id="850" dir="0" index="1" bw="51" slack="0"/>
<pin id="851" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/28 "/>
</bind>
</comp>

<comp id="854" class="1004" name="exp_Z1P_m_1_V_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="50" slack="0"/>
<pin id="856" dir="0" index="1" bw="52" slack="0"/>
<pin id="857" dir="0" index="2" bw="3" slack="0"/>
<pin id="858" dir="0" index="3" bw="7" slack="0"/>
<pin id="859" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/28 "/>
</bind>
</comp>

<comp id="864" class="1004" name="exp_Z1_hi_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="50" slack="0"/>
<pin id="866" dir="0" index="1" bw="58" slack="0"/>
<pin id="867" dir="0" index="2" bw="5" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/28 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1123_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="50" slack="1"/>
<pin id="876" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123/29 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln1125_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="50" slack="1"/>
<pin id="879" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_2/29 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="50" slack="0"/>
<pin id="882" dir="0" index="1" bw="50" slack="0"/>
<pin id="883" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/29 "/>
</bind>
</comp>

<comp id="886" class="1004" name="ret_V_11_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="58" slack="5"/>
<pin id="888" dir="0" index="1" bw="6" slack="0"/>
<pin id="889" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/33 "/>
</bind>
</comp>

<comp id="891" class="1004" name="trunc_ln1199_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="58" slack="0"/>
<pin id="893" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199/33 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln1199_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="58" slack="0"/>
<pin id="897" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199_2/33 "/>
</bind>
</comp>

<comp id="899" class="1004" name="lhs_V_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="107" slack="0"/>
<pin id="901" dir="0" index="1" bw="58" slack="1"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/34 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln1199_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="100" slack="1"/>
<pin id="908" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_2/34 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln1199_3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="100" slack="1"/>
<pin id="911" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_3/34 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="106" slack="0"/>
<pin id="914" dir="0" index="1" bw="57" slack="1"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/34 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln1199_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="100" slack="1"/>
<pin id="921" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_4/34 "/>
</bind>
</comp>

<comp id="922" class="1004" name="trunc_ln1199_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="105" slack="0"/>
<pin id="924" dir="0" index="1" bw="56" slack="1"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1199_1/34 "/>
</bind>
</comp>

<comp id="929" class="1004" name="ret_V_6_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="107" slack="0"/>
<pin id="931" dir="0" index="1" bw="100" slack="0"/>
<pin id="932" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/34 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln1199_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="105" slack="0"/>
<pin id="937" dir="0" index="1" bw="100" slack="0"/>
<pin id="938" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_1/34 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln1199_2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="106" slack="0"/>
<pin id="943" dir="0" index="1" bw="100" slack="0"/>
<pin id="944" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_2/34 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_11_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="107" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="0"/>
<pin id="951" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/34 "/>
</bind>
</comp>

<comp id="955" class="1004" name="r_exp_V_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="13" slack="23"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/34 "/>
</bind>
</comp>

<comp id="960" class="1004" name="r_exp_V_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="13" slack="23"/>
<pin id="963" dir="0" index="2" bw="13" slack="0"/>
<pin id="964" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/34 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_13_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="0"/>
<pin id="969" dir="0" index="1" bw="13" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="0" index="3" bw="5" slack="0"/>
<pin id="972" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/34 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp_ln1034_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1034/34 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln183_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="13" slack="0"/>
<pin id="985" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/34 "/>
</bind>
</comp>

<comp id="987" class="1004" name="y_is_inf_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="28"/>
<pin id="989" dir="0" index="1" bw="1" slack="34"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/35 "/>
</bind>
</comp>

<comp id="991" class="1004" name="xor_ln1022_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="34"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1022/35 "/>
</bind>
</comp>

<comp id="996" class="1004" name="y_is_NaN_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="28"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/35 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="or_ln407_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="28"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/35 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="select_ln407_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="28"/>
<pin id="1008" dir="0" index="1" bw="64" slack="0"/>
<pin id="1009" dir="0" index="2" bw="64" slack="0"/>
<pin id="1010" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/35 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="xor_ln964_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="34"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/35 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="and_ln467_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="34"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/35 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="and_ln657_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="27"/>
<pin id="1025" dir="0" index="1" bw="1" slack="27"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/35 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="or_ln657_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="1"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/35 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_14_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="120" slack="29"/>
<pin id="1035" dir="0" index="2" bw="8" slack="0"/>
<pin id="1036" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/35 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln658_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="64" slack="0"/>
<pin id="1042" dir="0" index="2" bw="64" slack="0"/>
<pin id="1043" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/35 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="icmp_ln1038_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="13" slack="1"/>
<pin id="1049" dir="0" index="1" bw="11" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/35 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="52" slack="0"/>
<pin id="1054" dir="0" index="1" bw="106" slack="1"/>
<pin id="1055" dir="0" index="2" bw="7" slack="0"/>
<pin id="1056" dir="0" index="3" bw="8" slack="0"/>
<pin id="1057" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="52" slack="0"/>
<pin id="1063" dir="0" index="1" bw="105" slack="1"/>
<pin id="1064" dir="0" index="2" bw="7" slack="0"/>
<pin id="1065" dir="0" index="3" bw="8" slack="0"/>
<pin id="1066" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/35 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_18_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="0" index="1" bw="52" slack="0"/>
<pin id="1073" dir="0" index="2" bw="52" slack="0"/>
<pin id="1074" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/35 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="out_exp_V_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="11" slack="1"/>
<pin id="1079" dir="0" index="1" bw="11" slack="0"/>
<pin id="1080" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/35 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_Result_9_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="0" index="2" bw="11" slack="0"/>
<pin id="1086" dir="0" index="3" bw="52" slack="0"/>
<pin id="1087" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/35 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="bitcast_ln524_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="0"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln524/35 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="xor_ln407_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/35 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="xor_ln460_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/35 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="or_ln460_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="34"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/35 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="xor_ln467_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/35 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="and_ln467_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/35 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="and_ln467_2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_2/35 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="and_ln657_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657_1/35 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="select_ln657_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="64" slack="0"/>
<pin id="1140" dir="0" index="2" bw="64" slack="0"/>
<pin id="1141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/35 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="select_ln407_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="64" slack="0"/>
<pin id="1148" dir="0" index="2" bw="64" slack="0"/>
<pin id="1149" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/35 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="and_ln460_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/35 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="and_ln460_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/35 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="and_ln467_3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_3/35 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="xor_ln657_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/35 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="and_ln1038_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038/35 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="and_ln1038_1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038_1/35 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="or_ln1038_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1038/35 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln1038_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="64" slack="0"/>
<pin id="1198" dir="0" index="2" bw="64" slack="0"/>
<pin id="1199" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1038_1/35 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="or_ln1038_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1038_1/35 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="select_ln1038_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="64" slack="0"/>
<pin id="1212" dir="0" index="2" bw="64" slack="0"/>
<pin id="1213" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1038/35 "/>
</bind>
</comp>

<comp id="1217" class="1007" name="grp_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="0"/>
<pin id="1219" dir="0" index="1" bw="15" slack="0"/>
<pin id="1220" dir="0" index="2" bw="19" slack="0"/>
<pin id="1221" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/8 ret_V_7/10 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="p_Result_6_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="34"/>
<pin id="1230" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_16_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="11" slack="6"/>
<pin id="1237" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln1018_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="34"/>
<pin id="1245" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="icmp_ln1018_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="e_frac_V_2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="54" slack="1"/>
<pin id="1251" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_V_2 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="sext_ln666_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="120" slack="1"/>
<pin id="1256" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln666 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="m_frac_l_V_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="120" slack="1"/>
<pin id="1261" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1268" class="1005" name="m_exp_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="12" slack="1"/>
<pin id="1270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="1275" class="1005" name="y_is_0_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="28"/>
<pin id="1277" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="icmp_ln1018_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="28"/>
<pin id="1283" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln1018 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="sext_ln568_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="131" slack="1"/>
<pin id="1289" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln568 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="isNeg_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1297" class="1005" name="sext_ln1340_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1340 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="m_fix_l_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="130" slack="1"/>
<pin id="1304" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="1308" class="1005" name="r_V_8_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="130" slack="1"/>
<pin id="1310" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="p_Result_8_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="2"/>
<pin id="1315" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="sext_ln1123_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="31" slack="1"/>
<pin id="1320" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1123 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="trunc_ln2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="59" slack="9"/>
<pin id="1325" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="icmp_ln657_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="27"/>
<pin id="1330" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="icmp_ln1506_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="27"/>
<pin id="1335" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln1506 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="sext_ln1199_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="31" slack="1"/>
<pin id="1340" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1199 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="ret_V_8_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="13" slack="1"/>
<pin id="1345" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="sext_ln1122_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="71" slack="1"/>
<pin id="1352" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1122 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="trunc_ln666_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="59" slack="1"/>
<pin id="1357" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="m_diff_hi_V_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="10"/>
<pin id="1362" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1365" class="1005" name="Z2_V_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="4"/>
<pin id="1367" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1372" class="1005" name="Z3_V_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="2"/>
<pin id="1374" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1377" class="1005" name="Z4_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="35" slack="1"/>
<pin id="1379" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="1"/>
<pin id="1384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1387" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="1"/>
<pin id="1389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="ret_V_9_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="36" slack="1"/>
<pin id="1394" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="f_Z3_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="26" slack="1"/>
<pin id="1400" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="ret_V_10_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="43" slack="3"/>
<pin id="1405" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="zext_ln1122_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="79" slack="1"/>
<pin id="1410" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="zext_ln1125_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="79" slack="1"/>
<pin id="1415" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="trunc_ln666_4_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="20" slack="1"/>
<pin id="1420" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_4 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="1"/>
<pin id="1425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1428" class="1005" name="exp_Z2P_m_1_V_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="44" slack="1"/>
<pin id="1430" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_4_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="40" slack="1"/>
<pin id="1436" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="zext_ln1122_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="93" slack="1"/>
<pin id="1442" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122_1 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="zext_ln1125_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="93" slack="1"/>
<pin id="1447" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1455" class="1005" name="trunc_ln666_5_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="36" slack="1"/>
<pin id="1457" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_5 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="exp_Z1_V_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="58" slack="5"/>
<pin id="1462" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1465" class="1005" name="exp_Z1P_m_1_V_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="50" slack="1"/>
<pin id="1467" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1470" class="1005" name="exp_Z1_hi_V_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="50" slack="1"/>
<pin id="1472" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1475" class="1005" name="zext_ln1123_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="100" slack="1"/>
<pin id="1477" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="zext_ln1125_2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="100" slack="1"/>
<pin id="1482" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_2 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="ret_V_11_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="58" slack="1"/>
<pin id="1487" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="r_V_19_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="100" slack="1"/>
<pin id="1492" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="trunc_ln1199_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="57" slack="1"/>
<pin id="1499" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln1199_2_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="56" slack="1"/>
<pin id="1504" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199_2 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="add_ln1199_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="105" slack="1"/>
<pin id="1509" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="add_ln1199_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="106" slack="1"/>
<pin id="1514" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_11_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="r_exp_V_2_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="13" slack="1"/>
<pin id="1524" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="icmp_ln1034_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1034 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="trunc_ln183_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="11" slack="1"/>
<pin id="1534" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln183 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="106" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="285" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="267" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="295" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="329" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="348" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="329" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="345" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="377" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="348" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="390" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="356" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="329" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="361" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="345" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="428" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="412" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="442" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="473" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="36" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="490" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="48" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="513" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="520" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="513" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="58" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="556"><net_src comp="62" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="483" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="467" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="64" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="563" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="574" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="78" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="593" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="574" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="618"><net_src comp="583" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="605" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="574" pin="4"/><net_sink comp="613" pin=2"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="80" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="82" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="84" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="86" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="650"><net_src comp="88" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="90" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="92" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="660"><net_src comp="88" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="640" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="96" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="640" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="640" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="88" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="640" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="102" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="678" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="696"><net_src comp="664" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="219" pin="7"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="110" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="112" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="714"><net_src comp="698" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="708" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="114" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="116" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="721" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="729" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="118" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="58" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="120" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="756" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="122" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="244" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="124" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="126" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="128" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="130" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="806"><net_src comp="795" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="808" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="818"><net_src comp="132" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="134" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="136" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="829"><net_src comp="138" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="130" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="140" pin="0"/><net_sink comp="822" pin=4"/></net>

<net id="835"><net_src comp="822" pin="5"/><net_sink comp="832" pin=0"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="832" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="142" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="124" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="90" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="870"><net_src comp="144" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="257" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="146" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="134" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="148" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="886" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="150" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="152" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="917"><net_src comp="154" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="152" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="927"><net_src comp="156" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="152" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="933"><net_src comp="899" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="906" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="922" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="919" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="912" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="909" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="158" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="929" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="160" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="162" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="947" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="960" pin=2"/></net>

<net id="973"><net_src comp="164" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="960" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="44" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="84" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="981"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="166" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="960" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="995"><net_src comp="176" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="178" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="180" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="176" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="987" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1037"><net_src comp="182" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="184" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1044"><net_src comp="1032" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="186" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="188" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1051"><net_src comp="190" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="192" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="194" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1060"><net_src comp="196" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1067"><net_src comp="198" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="200" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1069"><net_src comp="202" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1075"><net_src comp="1052" pin="4"/><net_sink comp="1070" pin=1"/></net>

<net id="1076"><net_src comp="1061" pin="4"/><net_sink comp="1070" pin=2"/></net>

<net id="1081"><net_src comp="40" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1088"><net_src comp="204" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="130" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="1070" pin="3"/><net_sink comp="1082" pin=3"/></net>

<net id="1095"><net_src comp="1082" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1001" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="176" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="987" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="176" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1117"><net_src comp="1018" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="176" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="1096" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1108" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1027" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1039" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="1092" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="1150"><net_src comp="1001" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="1006" pin="3"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="1137" pin="3"/><net_sink comp="1145" pin=2"/></net>

<net id="1157"><net_src comp="1013" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="1096" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="1153" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="987" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1018" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1096" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1027" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="176" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="1047" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1125" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1165" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="186" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="188" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1207"><net_src comp="1189" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1159" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1214"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="1195" pin="3"/><net_sink comp="1209" pin=1"/></net>

<net id="1216"><net_src comp="1145" pin="3"/><net_sink comp="1209" pin=2"/></net>

<net id="1222"><net_src comp="538" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="54" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="570" pin="1"/><net_sink comp="1217" pin=2"/></net>

<net id="1225"><net_src comp="1217" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="1226"><net_src comp="1217" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="1227"><net_src comp="1217" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="1231"><net_src comp="267" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1234"><net_src comp="1228" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1238"><net_src comp="275" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1242"><net_src comp="1235" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1246"><net_src comp="289" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1252"><net_src comp="309" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1257"><net_src comp="317" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1262"><net_src comp="320" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1271"><net_src comp="329" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1278"><net_src comp="335" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1284"><net_src comp="340" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1290"><net_src comp="345" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1295"><net_src comp="348" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1300"><net_src comp="373" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1305"><net_src comp="404" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1311"><net_src comp="459" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1316"><net_src comp="530" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1321"><net_src comp="538" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1326"><net_src comp="542" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1331"><net_src comp="552" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1336"><net_src comp="557" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1341"><net_src comp="570" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1346"><net_src comp="613" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1353"><net_src comp="621" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1358"><net_src comp="630" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1363"><net_src comp="644" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1368"><net_src comp="654" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1371"><net_src comp="1365" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1375"><net_src comp="664" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1380"><net_src comp="674" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1385"><net_src comp="212" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1390"><net_src comp="229" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1395"><net_src comp="715" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1401"><net_src comp="219" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="721" pin=3"/></net>

<net id="1406"><net_src comp="721" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1411"><net_src comp="729" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1416"><net_src comp="733" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1421"><net_src comp="742" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1426"><net_src comp="237" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1431"><net_src comp="771" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1437"><net_src comp="777" pin="4"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="787" pin=3"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="822" pin=3"/></net>

<net id="1443"><net_src comp="795" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1448"><net_src comp="799" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1453"><net_src comp="250" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1458"><net_src comp="812" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1463"><net_src comp="257" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1468"><net_src comp="854" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1473"><net_src comp="864" pin="4"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1478"><net_src comp="874" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1483"><net_src comp="877" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1488"><net_src comp="886" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1493"><net_src comp="880" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1496"><net_src comp="1490" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1500"><net_src comp="891" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1505"><net_src comp="895" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1510"><net_src comp="935" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1515"><net_src comp="941" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1520"><net_src comp="947" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1525"><net_src comp="960" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1530"><net_src comp="977" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1535"><net_src comp="983" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1077" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {27 28 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {17 18 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
  - Chain level:
	State 1
		p_Result_6 : 1
		tmp_16 : 1
		tmp_17 : 1
		icmp_ln1018_1 : 2
		p_Result_7 : 2
		e_frac_V_1 : 3
		e_frac_V_2 : 4
	State 2
		m_frac_l_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		m_exp : 1
		isNeg : 2
		sext_ln1364 : 1
		ush : 3
		sext_ln1340 : 4
		zext_ln1340 : 5
		sext_ln1340cast : 5
		r_V : 6
		sext_ln1339 : 7
		r_V_1 : 6
		trunc_ln1339_1 : 7
		m_fix_l : 8
		isNeg_1 : 1
		ush_2 : 2
		sext_ln1306_1 : 3
		zext_ln1306_2 : 4
		r_V_6 : 5
		trunc_ln1305 : 6
		sext_ln1306_1cast : 4
		r_V_7 : 5
		sext_ln1305 : 6
		r_V_8 : 7
	State 8
		r_V_2 : 1
		r_V_3 : 1
		r_V_17 : 2
		zext_ln1306_1 : 1
		r_V_5 : 2
		trunc_ln1339_2 : 3
		select_ln578 : 4
		m_fix_hi_V : 5
		p_Result_8 : 5
		sext_ln1123 : 6
		r_V_18 : 7
		trunc_ln2 : 5
		icmp_ln1506 : 3
	State 9
	State 10
		sext_ln1199 : 1
		ret_V_7 : 2
	State 11
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln856 : 1
		icmp_ln856 : 2
		ret_V : 2
		select_ln855 : 3
		ret_V_8 : 4
	State 12
		r_V_12 : 1
	State 13
	State 14
	State 15
	State 16
		trunc_ln666_1 : 1
	State 17
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_1 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 4
		zext_ln541_2 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 3
		f_Z3 : 4
	State 18
		r : 1
		zext_ln666_1 : 2
		ret_V_9 : 3
	State 19
		zext_ln1122 : 1
		r_V_14 : 2
	State 20
	State 21
		trunc_ln666_4 : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 22
		add_ln666 : 1
		zext_ln666_3 : 2
		exp_Z2P_m_1_V : 3
		tmp_4 : 1
	State 23
		zext_ln1122_1 : 1
		r_V_15 : 2
	State 24
	State 25
	State 26
	State 27
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln666_5 : 1
	State 28
		zext_ln1199_1 : 1
		add_ln666_2 : 1
		zext_ln666_5 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 29
		r_V_19 : 1
	State 30
	State 31
	State 32
	State 33
		trunc_ln1199 : 1
		trunc_ln1199_2 : 1
	State 34
		ret_V_6 : 1
		add_ln1199_1 : 1
		add_ln1199_2 : 1
		tmp_11 : 2
		r_exp_V_2 : 3
		tmp_13 : 4
		icmp_ln1034 : 5
		trunc_ln183 : 4
	State 35
		select_ln658 : 1
		tmp_18 : 1
		p_Result_9 : 2
		bitcast_ln524 : 3
		select_ln407_1 : 1
		ret_ln690 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_320        |    9    |   441   |   256   |
|          |        grp_fu_624        |    3    |   441   |   256   |
|    mul   |        grp_fu_736        |    4    |   230   |   147   |
|          |        grp_fu_802        |    4    |   334   |    84   |
|          |        grp_fu_880        |    4    |   340   |    86   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_1_fu_394       |    0    |    0    |   395   |
|    shl   |       r_V_6_fu_436       |    0    |    0    |   395   |
|          |       r_V_2_fu_473       |    0    |    0    |   431   |
|          |       r_V_5_fu_504       |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_385        |    0    |    0    |   395   |
|   ashr   |       r_V_7_fu_450       |    0    |    0    |   395   |
|          |       r_V_3_fu_478       |    0    |    0    |   431   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_2_fu_309    |    0    |    0    |    54   |
|          |        ush_fu_365        |    0    |    0    |    12   |
|          |      m_fix_l_fu_404      |    0    |    0    |   130   |
|          |       ush_2_fu_420       |    0    |    0    |    12   |
|          |       r_V_8_fu_459       |    0    |    0    |   130   |
|          |       r_V_17_fu_483      |    0    |    0    |   130   |
|          |    select_ln578_fu_513   |    0    |    0    |   130   |
|          |    select_ln855_fu_605   |    0    |    0    |    13   |
|  select  |      ret_V_8_fu_613      |    0    |    0    |    13   |
|          |     r_exp_V_2_fu_960     |    0    |    0    |    13   |
|          |   select_ln407_fu_1006   |    0    |    0    |    64   |
|          |   select_ln658_fu_1039   |    0    |    0    |    64   |
|          |      tmp_18_fu_1070      |    0    |    0    |    52   |
|          |   select_ln657_fu_1137   |    0    |    0    |    64   |
|          |  select_ln407_1_fu_1145  |    0    |    0    |    64   |
|          |  select_ln1038_1_fu_1195 |    0    |    0    |    64   |
|          |   select_ln1038_fu_1209  |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_329       |    0    |    0    |    12   |
|          |       ret_V_fu_599       |    0    |    0    |    14   |
|          |      ret_V_9_fu_715      |    0    |    0    |    42   |
|          |     add_ln666_fu_762     |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_V_fu_771   |    0    |    0    |    50   |
|          |    add_ln666_2_fu_839    |    0    |    0    |    51   |
|    add   |  exp_Z1P_m_1_l_V_fu_848  |    0    |    0    |    58   |
|          |      ret_V_11_fu_886     |    0    |    0    |    65   |
|          |      ret_V_6_fu_929      |    0    |    0    |   114   |
|          |    add_ln1199_1_fu_935   |    0    |    0    |   112   |
|          |    add_ln1199_2_fu_941   |    0    |    0    |   113   |
|          |      r_exp_V_fu_955      |    0    |    0    |    14   |
|          |     out_exp_V_fu_1077    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |   icmp_ln1018_1_fu_289   |    0    |    0    |    24   |
|          |       y_is_0_fu_335      |    0    |    0    |    11   |
|          |    icmp_ln1018_fu_340    |    0    |    0    |    11   |
|   icmp   |     icmp_ln657_fu_552    |    0    |    0    |    12   |
|          |    icmp_ln1506_fu_557    |    0    |    0    |    50   |
|          |     icmp_ln856_fu_593    |    0    |    0    |    13   |
|          |    icmp_ln1034_fu_977    |    0    |    0    |    8    |
|          |    icmp_ln1038_fu_1047   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_1_fu_303    |    0    |    0    |    61   |
|    sub   |     sub_ln1364_fu_356    |    0    |    0    |    12   |
|          |      m_diff_V_fu_640     |    0    |    0    |    66   |
|----------|--------------------------|---------|---------|---------|
|          |      y_is_inf_fu_987     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_996     |    0    |    0    |    2    |
|          |     and_ln467_fu_1018    |    0    |    0    |    2    |
|          |     and_ln657_fu_1023    |    0    |    0    |    2    |
|          |    and_ln467_1_fu_1119   |    0    |    0    |    2    |
|    and   |    and_ln467_2_fu_1125   |    0    |    0    |    2    |
|          |    and_ln657_1_fu_1131   |    0    |    0    |    2    |
|          |     and_ln460_fu_1153    |    0    |    0    |    2    |
|          |    and_ln460_1_fu_1159   |    0    |    0    |    2    |
|          |    and_ln467_3_fu_1165   |    0    |    0    |    2    |
|          |    and_ln1038_fu_1177    |    0    |    0    |    2    |
|          |   and_ln1038_1_fu_1183   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1022_fu_991    |    0    |    0    |    2    |
|          |     xor_ln964_fu_1013    |    0    |    0    |    2    |
|    xor   |     xor_ln407_fu_1096    |    0    |    0    |    2    |
|          |     xor_ln460_fu_1102    |    0    |    0    |    2    |
|          |     xor_ln467_fu_1113    |    0    |    0    |    2    |
|          |     xor_ln657_fu_1171    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln407_fu_1001     |    0    |    0    |    2    |
|          |     or_ln657_fu_1027     |    0    |    0    |    2    |
|    or    |     or_ln460_fu_1108     |    0    |    0    |    2    |
|          |     or_ln1038_fu_1189    |    0    |    0    |    2    |
|          |    or_ln1038_1_fu_1203   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1217       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   exp_read_read_fu_206   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_6_fu_267    |    0    |    0    |    0    |
|          |       isNeg_fu_348       |    0    |    0    |    0    |
|          |      isNeg_1_fu_412      |    0    |    0    |    0    |
| bitselect|       tmp_7_fu_490       |    0    |    0    |    0    |
|          |     p_Result_8_fu_530    |    0    |    0    |    0    |
|          |     p_Result_s_fu_583    |    0    |    0    |    0    |
|          |       tmp_11_fu_947      |    0    |    0    |    0    |
|          |      tmp_14_fu_1032      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_16_fu_275      |    0    |    0    |    0    |
|          |     m_fix_hi_V_fu_520    |    0    |    0    |    0    |
|          |     trunc_ln2_fu_542     |    0    |    0    |    0    |
|          |     ret_V_cast_fu_574    |    0    |    0    |    0    |
|          |   trunc_ln666_1_fu_630   |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_644    |    0    |    0    |    0    |
|          |        Z2_V_fu_654       |    0    |    0    |    0    |
|          |        Z3_V_fu_664       |    0    |    0    |    0    |
|partselect|       Z4_ind_fu_678      |    0    |    0    |    0    |
|          |         r_fu_698         |    0    |    0    |    0    |
|          |   trunc_ln666_4_fu_742   |    0    |    0    |    0    |
|          |       tmp_4_fu_777       |    0    |    0    |    0    |
|          |   trunc_ln666_5_fu_812   |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_V_fu_854   |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_864    |    0    |    0    |    0    |
|          |       tmp_13_fu_967      |    0    |    0    |    0    |
|          |        tmp_fu_1052       |    0    |    0    |    0    |
|          |       tmp_1_fu_1061      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_17_fu_285      |    0    |    0    |    0    |
|          |   trunc_ln1339_1_fu_400  |    0    |    0    |    0    |
|          |    trunc_ln1305_fu_442   |    0    |    0    |    0    |
|          |   trunc_ln1339_2_fu_509  |    0    |    0    |    0    |
|   trunc  |    trunc_ln856_fu_590    |    0    |    0    |    0    |
|          |         Z4_fu_674        |    0    |    0    |    0    |
|          |    trunc_ln1199_fu_891   |    0    |    0    |    0    |
|          |   trunc_ln1199_2_fu_895  |    0    |    0    |    0    |
|          |    trunc_ln183_fu_983    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_7_fu_295    |    0    |    0    |    0    |
|          |        rhs_fu_563        |    0    |    0    |    0    |
|          |      ret_V_10_fu_721     |    0    |    0    |    0    |
|          |    exp_Z2_m_1_V_fu_787   |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_1_fu_822      |    0    |    0    |    0    |
|          |      lhs_V_4_fu_899      |    0    |    0    |    0    |
|          |     trunc_ln3_fu_912     |    0    |    0    |    0    |
|          |   trunc_ln1199_1_fu_922  |    0    |    0    |    0    |
|          |    p_Result_9_fu_1082    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln666_fu_317    |    0    |    0    |    0    |
|          |     sext_ln568_fu_345    |    0    |    0    |    0    |
|          |    sext_ln1364_fu_361    |    0    |    0    |    0    |
|          |    sext_ln1340_fu_373    |    0    |    0    |    0    |
|          |    sext_ln1339_fu_390    |    0    |    0    |    0    |
|   sext   |   sext_ln1306_1_fu_428   |    0    |    0    |    0    |
|          |    sext_ln1305_fu_455    |    0    |    0    |    0    |
|          |    sext_ln568_1_fu_467   |    0    |    0    |    0    |
|          |    sext_ln1306_fu_497    |    0    |    0    |    0    |
|          |    sext_ln1123_fu_538    |    0    |    0    |    0    |
|          |    sext_ln1199_fu_570    |    0    |    0    |    0    |
|          |    sext_ln1122_fu_621    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln513_fu_326    |    0    |    0    |    0    |
|          |    zext_ln1340_fu_377    |    0    |    0    |    0    |
|          |  sext_ln1340cast_fu_381  |    0    |    0    |    0    |
|          |   zext_ln1306_2_fu_432   |    0    |    0    |    0    |
|          | sext_ln1306_1cast_fu_446 |    0    |    0    |    0    |
|          |    zext_ln1306_fu_470    |    0    |    0    |    0    |
|          |   zext_ln1306_1_fu_500   |    0    |    0    |    0    |
|          |    zext_ln541_1_fu_688   |    0    |    0    |    0    |
|          |    zext_ln541_2_fu_693   |    0    |    0    |    0    |
|          |     zext_ln666_fu_708    |    0    |    0    |    0    |
|          |    zext_ln666_1_fu_711   |    0    |    0    |    0    |
|          |    zext_ln1122_fu_729    |    0    |    0    |    0    |
|          |    zext_ln1125_fu_733    |    0    |    0    |    0    |
|   zext   |    zext_ln541_3_fu_752   |    0    |    0    |    0    |
|          |    zext_ln1199_fu_756    |    0    |    0    |    0    |
|          |    zext_ln666_2_fu_759   |    0    |    0    |    0    |
|          |    zext_ln666_3_fu_767   |    0    |    0    |    0    |
|          |   zext_ln1122_1_fu_795   |    0    |    0    |    0    |
|          |   zext_ln1125_1_fu_799   |    0    |    0    |    0    |
|          |     zext_ln541_fu_808    |    0    |    0    |    0    |
|          |   zext_ln1199_1_fu_832   |    0    |    0    |    0    |
|          |    zext_ln666_4_fu_836   |    0    |    0    |    0    |
|          |    zext_ln666_5_fu_844   |    0    |    0    |    0    |
|          |    zext_ln1123_fu_874    |    0    |    0    |    0    |
|          |   zext_ln1125_2_fu_877   |    0    |    0    |    0    |
|          |   zext_ln1199_2_fu_906   |    0    |    0    |    0    |
|          |   zext_ln1199_3_fu_909   |    0    |    0    |    0    |
|          |   zext_ln1199_4_fu_919   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    25   |   1786  |   5765  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------------------------------+--------+
|                                                                                                          |   FF   |
+----------------------------------------------------------------------------------------------------------+--------+
|                                               Z2_V_reg_1365                                              |    8   |
|                                               Z3_V_reg_1372                                              |    8   |
|                                                Z4_reg_1377                                               |   35   |
|                                           add_ln1199_1_reg_1507                                          |   105  |
|                                           add_ln1199_2_reg_1512                                          |   106  |
|                                            e_frac_V_2_reg_1249                                           |   54   |
|                                          exp_Z1P_m_1_V_reg_1465                                          |   50   |
|                                             exp_Z1_V_reg_1460                                            |   58   |
|                                           exp_Z1_hi_V_reg_1470                                           |   50   |
|                                          exp_Z2P_m_1_V_reg_1428                                          |   44   |
|                                               f_Z3_reg_1398                                              |   26   |
|                                          icmp_ln1018_1_reg_1243                                          |    1   |
|                                           icmp_ln1018_reg_1281                                           |    1   |
|                                           icmp_ln1034_reg_1527                                           |    1   |
|                                           icmp_ln1506_reg_1333                                           |    1   |
|                                            icmp_ln657_reg_1328                                           |    1   |
|                                              isNeg_reg_1292                                              |    1   |
|                                           m_diff_hi_V_reg_1360                                           |    8   |
|                                              m_exp_reg_1268                                              |   12   |
|                                             m_fix_l_reg_1302                                             |   130  |
|                                            m_frac_l_V_reg_1259                                           |   120  |
|                                            p_Result_6_reg_1228                                           |    1   |
|                                            p_Result_8_reg_1313                                           |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1450|    8   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1423 |    8   |
|pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1387|    8   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1382 |    8   |
|                                              r_V_19_reg_1490                                             |   100  |
|                                              r_V_8_reg_1308                                              |   130  |
|                                            r_exp_V_2_reg_1522                                            |   13   |
|                                             ret_V_10_reg_1403                                            |   43   |
|                                             ret_V_11_reg_1485                                            |   58   |
|                                             ret_V_8_reg_1343                                             |   13   |
|                                             ret_V_9_reg_1392                                             |   36   |
|                                           sext_ln1122_reg_1350                                           |   71   |
|                                           sext_ln1123_reg_1318                                           |   31   |
|                                           sext_ln1199_reg_1338                                           |   31   |
|                                           sext_ln1340_reg_1297                                           |   32   |
|                                            sext_ln568_reg_1287                                           |   131  |
|                                            sext_ln666_reg_1254                                           |   120  |
|                                              tmp_11_reg_1517                                             |    1   |
|                                              tmp_16_reg_1235                                             |   11   |
|                                              tmp_4_reg_1434                                              |   40   |
|                                          trunc_ln1199_2_reg_1502                                         |   56   |
|                                           trunc_ln1199_reg_1497                                          |   57   |
|                                           trunc_ln183_reg_1532                                           |   11   |
|                                            trunc_ln2_reg_1323                                            |   59   |
|                                          trunc_ln666_1_reg_1355                                          |   59   |
|                                          trunc_ln666_4_reg_1418                                          |   20   |
|                                          trunc_ln666_5_reg_1455                                          |   36   |
|                                              y_is_0_reg_1275                                             |    1   |
|                                          zext_ln1122_1_reg_1440                                          |   93   |
|                                           zext_ln1122_reg_1408                                           |   79   |
|                                           zext_ln1123_reg_1475                                           |   100  |
|                                          zext_ln1125_1_reg_1445                                          |   93   |
|                                          zext_ln1125_2_reg_1480                                          |   100  |
|                                           zext_ln1125_reg_1413                                           |   79   |
+----------------------------------------------------------------------------------------------------------+--------+
|                                                   Total                                                  |  2558  |
+----------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_320    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_624    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_736    |  p0  |   2  |  43  |   86   ||    9    |
|     grp_fu_736    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_802    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_802    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_880    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_880    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1217    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   774  || 20.7633 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1786  |  5765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   122  |
|  Register |    -   |    -   |  2558  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   20   |  4344  |  5887  |
+-----------+--------+--------+--------+--------+
