$date
	Tue Oct 17 21:08:16 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module dec $end
$var wire 16 ! out [15:0] $end
$var reg 4 " inp [3:0] $end
$scope module myDec $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var reg 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
0&
0%
0$
0#
b0 "
b1 !
$end
#100
b10 '
b10 !
1&
b1 "
#200
b100 !
b100 '
1%
0&
b10 "
#300
b1000 !
b1000 '
1&
b11 "
#400
b10000 !
b10000 '
1$
0%
0&
b100 "
#500
b100000 !
b100000 '
1&
b101 "
#600
b1000000 !
b1000000 '
1%
0&
b110 "
#700
b10000000 !
b10000000 '
1&
b111 "
#800
b100000000 !
b100000000 '
1#
0$
0%
0&
b1000 "
#900
b1000000000 !
b1000000000 '
1&
b1001 "
#1000
b10000000000 !
b10000000000 '
1%
0&
b1010 "
#1100
b100000000000 !
b100000000000 '
1&
b1011 "
#1200
b1000000000000 !
b1000000000000 '
1$
0%
0&
b1100 "
#1300
b10000000000000 !
b10000000000000 '
1&
b1101 "
#1400
b100000000000000 !
b100000000000000 '
1%
0&
b1110 "
#1500
b1000000000000000 !
b1000000000000000 '
1&
b1111 "
#1600
