
---------- Begin Simulation Statistics ----------
final_tick                               2759537717316                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 589208                       # Simulator instruction rate (inst/s)
host_mem_usage                               10722896                       # Number of bytes of host memory used
host_op_rate                                  1049936                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1744.35                       # Real time elapsed on the host
host_tick_rate                             1581982184                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1831461231                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.759538                       # Number of seconds simulated
sim_ticks                                2759537717316                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.975481                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.024519                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203183646                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              4981789.781798                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              198201856.218202                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        235945707                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1778663510                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  301390361                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                     18835341                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  114776714                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       552180                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1278068988                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      8286900052                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                8286900052                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1194687207                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          549028320                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    187919433                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              16784849                       # Number of float alu accesses
system.cpu1.num_fp_insts                     16784849                       # number of float instructions
system.cpu1.num_fp_register_reads            17600009                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10349970                       # number of times the floating registers were written
system.cpu1.num_func_calls                   33951343                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1751848982                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1751848982                       # number of integer instructions
system.cpu1.num_int_register_reads         3533242593                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1411266192                       # number of times the integer registers were written
system.cpu1.num_load_insts                  301350804                       # Number of load instructions
system.cpu1.num_mem_refs                    416127511                       # number of memory refs
system.cpu1.num_store_insts                 114776707                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20195478      1.14%      1.14% # Class of executed instruction
system.cpu1.op_class::IntAlu               1326816945     74.60%     75.73% # Class of executed instruction
system.cpu1.op_class::IntMult                 3164679      0.18%     75.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                  4825055      0.27%     76.18% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2088766      0.12%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  356154      0.02%     76.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      32      0.00%     76.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  780858      0.04%     76.36% # Class of executed instruction
system.cpu1.op_class::SimdMisc                4308032      0.24%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::MemRead               298976779     16.81%     93.41% # Class of executed instruction
system.cpu1.op_class::MemWrite              109122620      6.14%     99.55% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2374025      0.13%     99.68% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           5654087      0.32%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1778663510                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  307                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3510647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7282610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124324548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    248650055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1488                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3422474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363038                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3147609                       # Transaction distribution
system.membus.trans_dist::ReadExReq            349489                       # Transaction distribution
system.membus.trans_dist::ReadExResp           349489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3422474                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11054573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11054573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11054573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    264640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    264640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3771963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3771963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3771963                       # Request fanout histogram
system.membus.reqLayer4.occupancy         13207439565                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20186753365                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38146149                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38146149                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38146149                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38146149                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84958.015590                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84958.015590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84958.015590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84958.015590                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37847115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37847115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37847115                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37847115                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84292.015590                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84292.015590                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84292.015590                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84292.015590                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38146149                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38146149                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84958.015590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84958.015590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37847115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37847115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84292.015590                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84292.015590                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.961387                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.961387                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837815                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837815                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842551575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842551575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842551575                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842551575                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88649.419903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88649.419903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88649.419903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88649.419903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610839519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610839519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610839519                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610839519                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87983.419903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87983.419903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87983.419903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87983.419903                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830649156                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830649156                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88680.461244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88680.461244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30599107596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30599107596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88014.461244                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88014.461244                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11902419                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11902419                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46493.824219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46493.824219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11731923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11731923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45827.824219                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45827.824219                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1278068172                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1278068172                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1278068172                       # number of overall hits
system.cpu1.icache.overall_hits::total     1278068172                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          816                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           816                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          816                       # number of overall misses
system.cpu1.icache.overall_misses::total          816                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     68792139                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     68792139                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     68792139                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     68792139                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1278068988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1278068988                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1278068988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1278068988                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84304.091912                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84304.091912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84304.091912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84304.091912                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu1.icache.writebacks::total              304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          816                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     68248683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     68248683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     68248683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     68248683                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83638.091912                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83638.091912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83638.091912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83638.091912                       # average overall mshr miss latency
system.cpu1.icache.replacements                   304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1278068172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1278068172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     68792139                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     68792139                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1278068988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1278068988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84304.091912                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84304.091912                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     68248683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     68248683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83638.091912                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83638.091912                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.399190                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1278068988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1566261.014706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   507.399190                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.991014                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.991014                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10224552720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10224552720                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    292190749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       292190749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    292190749                       # number of overall hits
system.cpu1.dcache.overall_hits::total      292190749                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    123976326                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     123976326                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    123976326                       # number of overall misses
system.cpu1.dcache.overall_misses::total    123976326                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1713689671590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1713689671590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1713689671590                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1713689671590                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    416167075                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    416167075                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    416167075                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    416167075                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297900                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 13822.717021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13822.717021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 13822.717021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13822.717021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     90841283                       # number of writebacks
system.cpu1.dcache.writebacks::total         90841283                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    123976326                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    123976326                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    123976326                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    123976326                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1631121438474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1631121438474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1631121438474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1631121438474                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.297900                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.297900                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.297900                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.297900                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13156.717021                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13156.717021                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13156.717021                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13156.717021                       # average overall mshr miss latency
system.cpu1.dcache.replacements             123976318                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    190074531                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      190074531                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    111315830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    111315830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1545545476098                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1545545476098                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    301390361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    301390361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.369341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.369341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 13884.327827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13884.327827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    111315830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    111315830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1471409133318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1471409133318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.369341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.369341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13218.327827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13218.327827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    102116218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     102116218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12660496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12660496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 168144195492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 168144195492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    114776714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    114776714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.110305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.110305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13281.011699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13281.011699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12660496                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12660496                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 159712305156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 159712305156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12615.011699                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12615.011699                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          416167075                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        123976326                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.356827                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3453312926                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3453312926                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           120553090                       # number of demand (read+write) hits
system.l2.demand_hits::total                120553544                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                446                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  8                       # number of overall hits
system.l2.overall_hits::.cpu1.data          120553090                       # number of overall hits
system.l2.overall_hits::total               120553544                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3423236                       # number of demand (read+write) misses
system.l2.demand_misses::total                3771963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347470                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              808                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3423236                       # number of overall misses
system.l2.overall_misses::total               3771963                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37391238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30253521195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     67345920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 291557011473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     321915269826                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37391238                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30253521195                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     67345920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 291557011473                       # number of overall miss cycles
system.l2.overall_miss_latency::total    321915269826                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       123976326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            124325507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      123976326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           124325507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.990196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.027612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030339                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.990196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.027612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030339                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83276.699332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87068.009310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83348.910891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85170.000395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85344.227880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83276.699332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87068.009310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83348.910891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85170.000395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85344.227880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363038                       # number of writebacks
system.l2.writebacks::total                    363038                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3423236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3771963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3423236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3771963                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34327596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27881690557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     61830265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268189592586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 296167441004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34327596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27881690557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     61830265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268189592586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 296167441004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.027612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.027612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76453.443207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80242.008107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76522.605198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78343.880640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78518.119346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76453.443207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80242.008107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76522.605198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78343.880640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78518.119346                       # average overall mshr miss latency
system.l2.replacements                        3511739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     90841797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         90841797                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     90841797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     90841797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          322                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              322                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          322                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          322                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          396                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           396                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12311127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12311263                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         349369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              349489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10158165                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29946311712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29956469877                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12660496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12660752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.468750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.027595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84651.375000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85715.423269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85715.057919                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       349369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         349489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9339137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  27561395896                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27570735033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.468750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.027595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77826.141667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78889.071143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78888.706177                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37391238                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     67345920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104737158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.990196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83276.699332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83348.910891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83323.116945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34327596                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     61830265                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96157861                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76453.443207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76522.605198                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76497.900557                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data    108241963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         108242273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3073867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3421217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30243363030                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 261610699761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 291854062791                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    111315830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     111663490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.027614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87068.844192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85108.008824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85307.088908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3073867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3421217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27872351420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 240628196690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 268500548110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.027614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80242.842723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78281.915480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78481.004891                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 254553.970899                       # Cycle average of tags in use
system.l2.tags.total_refs                   248649659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3772160                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     65.917050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.405713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       37.163948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    44889.180386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       59.921202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    209528.299651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.171239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.799287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971046                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        260421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       251792                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993427                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3982173040                       # Number of tag accesses
system.l2.tags.data_accesses               3982173040                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     219087104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          241405632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23234432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23234432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3423236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3771963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       363038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             363038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            10413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8058625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            18739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79392683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87480461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        10413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        18739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            29153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8419683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8419683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8419683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           10413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8058625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           18739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79392683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95900144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3416572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.057811495652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20872                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20872                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8593291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3771963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363038                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3771963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   363038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            116203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            116504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            116603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           117489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           120316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           119443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           116929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           115598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           117646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           116790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           113392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           118888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           116445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           118696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           117827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           116521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           118225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           117150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           118226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            11361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            11350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            11434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            11328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            11301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            11294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            11295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            11274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            11414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            11264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            11496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            11366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            11302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            11392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            11232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            11301                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79086688903                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12545976268                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144949299011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21004.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38496.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3771963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               363038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3732951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  20879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  20874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4128054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      4128054    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4128054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.259055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.386332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    543.017035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19153     91.76%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          519      2.49%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           68      0.33%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           39      0.19%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           44      0.21%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           68      0.33%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           96      0.46%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          161      0.77%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          175      0.84%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          167      0.80%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          136      0.65%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           92      0.44%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           75      0.36%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           34      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           21      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           14      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11520-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20872                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.379983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.355100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6285     30.11%     30.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              387      1.85%     31.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14184     67.96%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20872                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240979136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  426496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23216320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               241405632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23234432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        87.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2759170930803                       # Total gap between requests
system.mem_ctrls.avgGap                     667272.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    218660608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23216320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10413.338371743439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8058625.131469248794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18739.370611066144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79238129.860633015633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8413119.289625370875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3423236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       363038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16278021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13987001794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     29311565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 130916707631                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 153007850446420                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36253.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40253.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36276.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38243.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 421465109.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         3213850545.360367                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         5673682308.918973                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        5155507235.905046                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       427942194.624067                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     239543482443.927032                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     85656234953.694992                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     841579872606.139404                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1181250572296.541992                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        428.061035                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2546895843834                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 124050500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88591373482                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         3223337788.944309                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5690430942.784509                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5172340427.933784                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       427817164.656068                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     239543482443.927032                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     85752321471.709412                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     841513538766.305664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1181323269014.226074                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        428.087379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2546602877522                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 124050500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88884339794                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2759537717316                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         111664755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     91204835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36631130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12660752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12660752                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    111663490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    371928970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             372975562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  13748326976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13770728064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3511739                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23234432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        127837246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              127835758    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1488      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          127837246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143301319569                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      123852349674                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            815184                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348751332                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
