# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 15:04:53  November 07, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Controller_fil_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7D6F31C7ES
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:04:53  NOVEMBER 07, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name VHDL_FILE "C:/Program Files/MATLAB/R2017b/toolbox/shared/eda/fil/fildemos/fil_pid/Controller.vhd"
set_global_assignment -name VHDL_FILE "C:/Program Files/MATLAB/R2017b/toolbox/shared/eda/fil/fildemos/fil_pid/D_component.vhd"
set_global_assignment -name VHDL_FILE "C:/Program Files/MATLAB/R2017b/toolbox/shared/eda/fil/fildemos/fil_pid/I_component.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWClkMgr.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/rgmiiBridge.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwrxmac.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwtxmac.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwpingram.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWMAC.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWDPRAM.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILUDPCRC.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILPktMUX.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILCmdProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWAsyncFIFO.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILDataProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWPKTBuffer.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWUDPPKTBuilder.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILPktProc.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILCommLayer.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_dpscram.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_udfifo.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_bus2dut.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_chifcore.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_controller.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_dut2bus.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/Controller_wrapper.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/mwfil_chiftop.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/FILCore.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MWMdioAdv.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/MDIOROM.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/Controller_fil.vhd"
set_location_assignment PIN_Y15 -to sysclk_p
set_instance_assignment -name IO_STANDARD LVDS -to sysclk_p
set_location_assignment PIN_AA15 -to sysclk_n
set_instance_assignment -name IO_STANDARD LVDS -to sysclk_n
set_location_assignment PIN_C17 -to ETH_MDC
set_location_assignment PIN_D18 -to ETH_MDIO
set_location_assignment PIN_J17 -to ETH_RESET_n
set_location_assignment PIN_G17 -to ETH_RXCLK
set_location_assignment PIN_AF8 -to ETH_RXD[0]
set_location_assignment PIN_AB9 -to ETH_RXD[1]
set_location_assignment PIN_AA9 -to ETH_RXD[2]
set_location_assignment PIN_AH7 -to ETH_RXD[3]
set_location_assignment PIN_D19 -to ETH_RX_CTL
set_location_assignment PIN_U9 -to ETH_TXCLK
set_location_assignment PIN_AG7 -to ETH_TXD[0]
set_location_assignment PIN_AB8 -to ETH_TXD[1]
set_location_assignment PIN_AA8 -to ETH_TXD[2]
set_location_assignment PIN_AG8 -to ETH_TXD[3]
set_location_assignment PIN_K20 -to ETH_TX_CTL
set_global_assignment -name SDC_FILE "C:/Users/test/Documents/MATLAB/FIL/pid_ethernet/filsrc/Controller_fil.sdc"
set_global_assignment -name TOP_LEVEL_ENTITY Controller_fil