<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1697" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1697{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1697{left:602px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1697{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1697{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1697{left:96px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t6_1697{left:96px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t7_1697{left:96px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t8_1697{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_1697{left:96px;bottom:890px;letter-spacing:0.58px;word-spacing:-0.01px;}
#ta_1697{left:96px;bottom:869px;letter-spacing:0.27px;}
#tb_1697{left:96px;bottom:847px;letter-spacing:0.47px;}
#tc_1697{left:96px;bottom:826px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_1697{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.46px;}
#te_1697{left:96px;bottom:540px;letter-spacing:0.13px;word-spacing:-0.69px;}
#tf_1697{left:96px;bottom:519px;letter-spacing:0.13px;word-spacing:0.09px;}
#tg_1697{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.72px;}
#th_1697{left:96px;bottom:462px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ti_1697{left:96px;bottom:427px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tj_1697{left:96px;bottom:406px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_1697{left:96px;bottom:371px;letter-spacing:0.77px;word-spacing:0.01px;}
#tl_1697{left:96px;bottom:349px;letter-spacing:0.1px;word-spacing:-0.49px;}
#tm_1697{left:96px;bottom:309px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tn_1697{left:96px;bottom:183px;letter-spacing:0.16px;word-spacing:-0.05px;}
#to_1697{left:96px;bottom:147px;letter-spacing:0.21px;word-spacing:-0.82px;}
#tp_1697{left:96px;bottom:1022px;letter-spacing:0.3px;}
#tq_1697{left:389px;bottom:1022px;letter-spacing:0.22px;}
#tr_1697{left:102px;bottom:761px;letter-spacing:0.21px;}
#ts_1697{left:212px;bottom:761px;letter-spacing:0.15px;word-spacing:0.02px;}
#tt_1697{left:487px;bottom:761px;letter-spacing:0.15px;word-spacing:-0.03px;}
#tu_1697{left:102px;bottom:736px;letter-spacing:0.19px;}
#tv_1697{left:212px;bottom:736px;letter-spacing:0.13px;}
#tw_1697{left:487px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tx_1697{left:102px;bottom:712px;letter-spacing:0.19px;}
#ty_1697{left:212px;bottom:712px;letter-spacing:0.13px;}
#tz_1697{left:487px;bottom:712px;letter-spacing:0.14px;word-spacing:0.02px;}
#t10_1697{left:102px;bottom:687px;letter-spacing:0.19px;}
#t11_1697{left:212px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t12_1697{left:487px;bottom:687px;letter-spacing:0.14px;word-spacing:0.02px;}
#t13_1697{left:102px;bottom:663px;letter-spacing:0.16px;}
#t14_1697{left:212px;bottom:663px;letter-spacing:0.13px;}
#t15_1697{left:487px;bottom:663px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t16_1697{left:102px;bottom:623px;letter-spacing:0.16px;}
#t17_1697{left:212px;bottom:631px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t18_1697{left:212px;bottom:615px;letter-spacing:0.15px;}
#t19_1697{left:487px;bottom:638px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1a_1697{left:487px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.33px;}
#t1b_1697{left:487px;bottom:608px;letter-spacing:0.11px;}
#t1c_1697{left:102px;bottom:583px;letter-spacing:0.18px;word-spacing:-0.08px;}
#t1d_1697{left:212px;bottom:583px;letter-spacing:0.16px;}
#t1e_1697{left:99px;bottom:269px;letter-spacing:0.16px;}
#t1f_1697{left:357px;bottom:269px;letter-spacing:0.18px;}
#t1g_1697{left:482px;bottom:269px;letter-spacing:0.14px;}
#t1h_1697{left:105px;bottom:234px;letter-spacing:0.15px;}
#t1i_1697{left:363px;bottom:234px;letter-spacing:0.11px;word-spacing:0.1px;}
#t1j_1697{left:488px;bottom:241px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1k_1697{left:488px;bottom:226px;letter-spacing:0.14px;}
#t1l_1697{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1697{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1697{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1697{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1697{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1697{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1697{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1697{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1697" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1697Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1697" style="-webkit-user-select: none;"><object width="935" height="1210" data="1697/1697.svg" type="image/svg+xml" id="pdf1697" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1697" class="t s1_1697">430 </span><span id="t2_1697" class="t s1_1697">System Instruction Reference </span>
<span id="t3_1697" class="t s1_1697">AMD64 Technology </span><span id="t4_1697" class="t s1_1697">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1697" class="t s2_1697">Reads the contents of a 64-bit performance counter and returns it in the registers EDX:EAX. The ECX </span>
<span id="t6_1697" class="t s2_1697">register is used to specify the index of the performance counter to be read. The EDX register receives </span>
<span id="t7_1697" class="t s2_1697">the high-order 32 bits and the EAX register receives the low order 32 bits of the counter. The RDPMC </span>
<span id="t8_1697" class="t s2_1697">instruction ignores operand size; the index and the return values are all 32 bits. </span>
<span id="t9_1697" class="t s2_1697">The base architecture supports four core performance counters: PerfCtr0–3. An extension to the </span>
<span id="ta_1697" class="t s2_1697">architecture increases the number of core performance counters to 6 (PerfCtr0–5). Other extensions </span>
<span id="tb_1697" class="t s2_1697">add up to 16 Northbridge performance counters NB_PerfCtr0–15 and four L2 cache performance </span>
<span id="tc_1697" class="t s2_1697">counters L2I_PerfCtr0–3. </span>
<span id="td_1697" class="t s2_1697">The table below lists supported performance counters and the corresponding CPUID feature flags. </span>
<span id="te_1697" class="t s2_1697">For more information on using the CPUID instruction, see the description of the CPUID instruction on </span>
<span id="tf_1697" class="t s2_1697">page 165. </span>
<span id="tg_1697" class="t s2_1697">Programs running at any privilege level can read performance monitor counters if the PCE flag in CR4 </span>
<span id="th_1697" class="t s2_1697">is set to 1; otherwise this instruction must be executed at a privilege level of 0. </span>
<span id="ti_1697" class="t s2_1697">This instruction is not serializing. Therefore, there is no guarantee that all instructions have completed </span>
<span id="tj_1697" class="t s2_1697">at the time the performance counter is read. </span>
<span id="tk_1697" class="t s2_1697">For more information about performance-counter registers, see the documentation for various </span>
<span id="tl_1697" class="t s2_1697">hardware implementations and “Performance Counters” in APM Volume 2. </span>
<span id="tm_1697" class="t s3_1697">Instruction Encoding </span>
<span id="tn_1697" class="t s3_1697">Related Instructions </span>
<span id="to_1697" class="t s2_1697">RDMSR, WRMSR </span>
<span id="tp_1697" class="t s4_1697">RDPMC </span><span id="tq_1697" class="t s4_1697">Read Performance-Monitoring Counter </span>
<span id="tr_1697" class="t s5_1697">ECX </span><span id="ts_1697" class="t s5_1697">Supported Performance Counters </span><span id="tt_1697" class="t s5_1697">CPUID Feature Flag </span>
<span id="tu_1697" class="t s6_1697">0–3 </span><span id="tv_1697" class="t s6_1697">Core performance counters 0–3 </span><span id="tw_1697" class="t s6_1697">All processors </span>
<span id="tx_1697" class="t s6_1697">4–5 </span><span id="ty_1697" class="t s6_1697">Core performance counters 4–5 </span><span id="tz_1697" class="t s6_1697">Fn8000_0001_ECX[PerfCtrExtCore] = 1 </span>
<span id="t10_1697" class="t s6_1697">6–9 </span><span id="t11_1697" class="t s6_1697">Northbridge performance counters 0–3 </span><span id="t12_1697" class="t s6_1697">Fn8000_0001_ECX[PerfCtrExtNB] = 1 </span>
<span id="t13_1697" class="t s6_1697">10–15 </span><span id="t14_1697" class="t s6_1697">L3 Cache performance counters 0–5 </span><span id="t15_1697" class="t s6_1697">Fn8000_0001_ECX[PerfCtrExtLLC] = 1 </span>
<span id="t16_1697" class="t s6_1697">16–27 </span>
<span id="t17_1697" class="t s6_1697">Northbridge performance counters </span>
<span id="t18_1697" class="t s6_1697">4–15 </span>
<span id="t19_1697" class="t s6_1697">Fn8000_0022_EBX[NumPerfCtrNB] &gt; </span>
<span id="t1a_1697" class="t s6_1697">Northbridge performance counter number </span>
<span id="t1b_1697" class="t s6_1697">(4–15). </span>
<span id="t1c_1697" class="t s6_1697">&gt; 27 </span><span id="t1d_1697" class="t s6_1697">Reserved </span>
<span id="t1e_1697" class="t s5_1697">Mnemonic </span><span id="t1f_1697" class="t s5_1697">Opcode </span><span id="t1g_1697" class="t s5_1697">Description </span>
<span id="t1h_1697" class="t s6_1697">RDPMC </span><span id="t1i_1697" class="t s6_1697">0F 33 </span>
<span id="t1j_1697" class="t s6_1697">Copy the performance monitor counter specified </span>
<span id="t1k_1697" class="t s6_1697">by ECX into EDX:EAX. </span>
<span id="t1l_1697" class="t s7_1697">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
