{
  "design": {
    "design_info": {
      "boundary_crc": "0x40FAA49991AD49B1",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../Laborator1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": ""
    },
    "ports": {
      "Op1_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "Op2_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "Res_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "Op2_1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip\\design_1_util_vector_logic_1_0\\design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "Op1_0_1": {
        "ports": [
          "Op1_0",
          "util_vector_logic_0/Op1"
        ]
      },
      "Op2_0_1": {
        "ports": [
          "Op2_0",
          "util_vector_logic_0/Op2"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "Res_1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_1/Op1"
        ]
      },
      "Op2_1_1": {
        "ports": [
          "Op2_1",
          "util_vector_logic_1/Op2"
        ]
      }
    }
  }
}