Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Oct 15 13:39:37 2020
| Host         : xtraf1.d1.comp.nus.edu.sg running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_accelerator_utilization -kernels { mem_read:pfm_top_i/dynamic_region/mem_read_1/inst:mem_read_1 mem_write:pfm_top_i/dynamic_region/mem_write_1/inst:mem_write_1 rmain:pfm_top_i/dynamic_region/rmain_1/inst:rmain_1 ssrng:pfm_top_i/dynamic_region/ssrng_1/inst:ssrng_1 state_transition_0_stage:pfm_top_i/dynamic_region/state_transition_0_stage_1/inst:state_transition_0_stage_1 state_transition_1_stage:pfm_top_i/dynamic_region/state_transition_1_stage_1/inst:state_transition_1_stage_1 state_transition_2_stage:pfm_top_i/dynamic_region/state_transition_2_stage_1/inst:state_transition_2_stage_1 state_transition_3_stage:pfm_top_i/dynamic_region/state_transition_3_stage_1/inst:state_transition_3_stage_1 state_transition_4_stage:pfm_top_i/dynamic_region/state_transition_4_stage_1/inst:state_transition_4_stage_1 state_transition_5_stage:pfm_top_i/dynamic_region/state_transition_5_stage_1/inst:state_transition_5_stage_1 state_transition_6_stage:pfm_top_i/dynamic_region/state_transition_6_stage_1/inst:state_transition_6_stage_1 state_transition_7_stage:pfm_top_i/dynamic_region/state_transition_7_stage_1/inst:state_transition_7_stage_1 state_transition_8_stage:pfm_top_i/dynamic_region/state_transition_8_stage_1/inst:state_transition_8_stage_1 state_transition_merge:pfm_top_i/dynamic_region/state_transition_merge_1/inst:state_transition_merge_1} -file ../../../output/kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : pfm_top_wrapper
| Device       : xcu250
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-------------------------------+-------------------+------------------+-------------------+----------------+----------------+-----------------+
| Name                          | LUT               | LUTAsMem         | REG               | BRAM           | URAM           | DSP             |
+-------------------------------+-------------------+------------------+-------------------+----------------+----------------+-----------------+
| Platform                      |  269245 [ 15.58%] |  42074 [  5.32%] |  316487 [  9.16%] |  287 [ 10.68%] |    5 [  0.39%] |     7 [  0.06%] |
| User Budget                   | 1458755 [100.00%] | 748966 [100.00%] | 3139513 [100.00%] | 2401 [100.00%] | 1275 [100.00%] | 12281 [100.00%] |
|    Used Resources             |    5297 [  0.36%] |    978 [  0.13%] |    9789 [  0.31%] |    0 [  0.00%] |    0 [  0.00%] |    90 [  0.73%] |
|    Unused Resources           | 1453458 [ 99.64%] | 747988 [ 99.87%] | 3129724 [ 99.69%] | 2401 [100.00%] | 1275 [100.00%] | 12191 [ 99.27%] |
| mem_read                      |    1122 [  0.08%] |    282 [  0.04%] |    1331 [  0.04%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
|    mem_read_1                 |    1122 [  0.08%] |    282 [  0.04%] |    1331 [  0.04%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
| mem_write                     |    1399 [  0.10%] |    399 [  0.05%] |    1607 [  0.05%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
|    mem_write_1                |    1399 [  0.10%] |    399 [  0.05%] |    1607 [  0.05%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
| rmain                         |     155 [  0.01%] |      0 [  0.00%] |     272 [ <0.01%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
|    rmain_1                    |     155 [  0.01%] |      0 [  0.00%] |     272 [ <0.01%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
| ssrng                         |     387 [  0.03%] |      0 [  0.00%] |     365 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
|    ssrng_1                    |     387 [  0.03%] |      0 [  0.00%] |     365 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
| state_transition_0_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_0_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_1_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_1_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_2_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_2_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_3_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_3_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_4_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_4_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_5_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_5_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_6_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_6_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_7_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_7_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_8_stage      |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
|    state_transition_8_stage_1 |     134 [ <0.01%] |     33 [ <0.01%] |     419 [  0.01%] |    0 [  0.00%] |    0 [  0.00%] |    10 [  0.08%] |
| state_transition_merge        |    1028 [  0.07%] |      0 [  0.00%] |    2443 [  0.08%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
|    state_transition_merge_1   |    1028 [  0.07%] |      0 [  0.00%] |    2443 [  0.08%] |    0 [  0.00%] |    0 [  0.00%] |     0 [  0.00%] |
+-------------------------------+-------------------+------------------+-------------------+----------------+----------------+-----------------+


