```verilog
wire [6:0] ghr_xor_predict = predict_pc ^ ghr_reg;
wire [6:0] ghr_xor_train = train_pc ^ train_history;

// Prediction logic when predict_valid is high
always_comb begin
    if (predict_valid) begin
        pht_index = ghr_xor_predict[5:0];  // Convert to 6 bits for 128 entries
        {pht_entry_high, pht_entry_low} =