

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_loadA'
================================================================
* Date:           Wed Apr 12 06:48:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |      518|      518|         9|          8|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 17 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_16_1, void %if.end.loopexit.exitStub" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 18 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 20 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 21 'xor' 'xor_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 22 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 23 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.47ns)   --->   "%Arows_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Arows" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'Arows_read' <Predicate = (!icmp_ln14)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %Arows_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'tmp_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'partselect' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tmp_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'tmp_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145, i10 %A_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp, i10 %A_addr_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 43 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %tmp_13_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 45 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 46 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %sext_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 47 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 48 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_1, i10 %A_addr_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_2, i10 %A_addr_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 51 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 52 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i9 %tmp_26_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 53 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 54 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %zext_ln18_1, i9 320" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 55 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i9 %add_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 57 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_3, i10 %A_addr_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_4, i10 %A_addr_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i8 %tmp_13_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 60 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i9 %sext_ln18_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 61 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 62 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 63 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i9 %sext_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 64 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 65 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_5, i10 %A_addr_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_6, i10 %A_addr_7" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 4.98>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 68 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 69 'bitconcatenate' 'tmp_28_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i10 %tmp_28_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 70 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 71 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i10 %zext_ln18, i10 576" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 72 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i10 %add_ln18_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 74 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_7, i10 %A_addr_8" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 75 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_8, i10 %A_addr_9" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 76 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 4.98>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i_2, i7 1" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 79 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_29_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 80 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i10 %tmp_29_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 81 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 82 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln18_2 = add i10 %zext_ln18, i10 704" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 83 'add' 'add_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i10 %add_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 84 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 85 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_9, i10 %A_addr_10" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 86 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_s, i10 %A_addr_11" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 88 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %tmp_26_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 89 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i10 %sext_ln18_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 90 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 91 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i9 %add_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 92 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i10 %sext_ln18_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 93 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 94 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_10, i10 %A_addr_12" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 95 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_11, i10 %A_addr_13" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 96 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i8 %tmp_13_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 97 'sext' 'sext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i10 %sext_ln18_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 98 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 99 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 100 'sext' 'sext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i10 %sext_ln18_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 101 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 102 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [LabB/BlockMatrix_design.cpp:15]   --->   Operation 103 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_s, i10 %A_addr_14" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 104 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_1, i10 %A_addr_15" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 105 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.cond" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 106 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [5]  (1.59 ns)

 <State 2>: 6.73ns
The critical path consists of the following:
	fifo read operation ('Arows_read', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'Arows' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [65]  (3.48 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'trunc_ln145', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [82]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_2', LabB/BlockMatrix_design.cpp:18) [24]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_1', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [84]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln18', LabB/BlockMatrix_design.cpp:18) [31]  (1.82 ns)
	'getelementptr' operation ('A_addr_5', LabB/BlockMatrix_design.cpp:18) [33]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_4', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [87]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_6', LabB/BlockMatrix_design.cpp:18) [36]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_5', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [88]  (3.25 ns)

 <State 6>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln18_1', LabB/BlockMatrix_design.cpp:18) [43]  (1.73 ns)
	'getelementptr' operation ('A_addr_9', LabB/BlockMatrix_design.cpp:18) [45]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_8', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [91]  (3.25 ns)

 <State 7>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln18_2', LabB/BlockMatrix_design.cpp:18) [49]  (1.73 ns)
	'getelementptr' operation ('A_addr_11', LabB/BlockMatrix_design.cpp:18) [51]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_s', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [93]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_12', LabB/BlockMatrix_design.cpp:18) [54]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_10', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [94]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_14', LabB/BlockMatrix_design.cpp:18) [60]  (0 ns)
	'store' operation ('store_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'trunc_ln145_s', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' [96]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
