{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 7.6000"
  ],
  "cts__clock__skew__hold": 2.32765,
  "cts__clock__skew__hold__post_repair": 2.32197,
  "cts__clock__skew__hold__pre_repair": 2.35363,
  "cts__clock__skew__setup": 6.70671,
  "cts__clock__skew__setup__post_repair": 6.73372,
  "cts__clock__skew__setup__pre_repair": 6.73372,
  "cts__cpu__total": 1149.37,
  "cts__design__core__area": 3046030.0,
  "cts__design__core__area__post_repair": 3046030.0,
  "cts__design__core__area__pre_repair": 3046030.0,
  "cts__design__die__area": 3120000.0,
  "cts__design__die__area__post_repair": 3120000.0,
  "cts__design__die__area__pre_repair": 3120000.0,
  "cts__design__instance__area": 1861700.0,
  "cts__design__instance__area__macros": 665405,
  "cts__design__instance__area__macros__post_repair": 665405,
  "cts__design__instance__area__macros__pre_repair": 665405,
  "cts__design__instance__area__post_repair": 1856870.0,
  "cts__design__instance__area__pre_repair": 1856860.0,
  "cts__design__instance__area__stdcell": 1196300.0,
  "cts__design__instance__area__stdcell__post_repair": 1191470.0,
  "cts__design__instance__area__stdcell__pre_repair": 1191450.0,
  "cts__design__instance__count": 156507,
  "cts__design__instance__count__hold_buffer": 241,
  "cts__design__instance__count__macros": 37,
  "cts__design__instance__count__macros__post_repair": 37,
  "cts__design__instance__count__macros__pre_repair": 37,
  "cts__design__instance__count__post_repair": 155768,
  "cts__design__instance__count__pre_repair": 155767,
  "cts__design__instance__count__setup_buffer": 301,
  "cts__design__instance__count__stdcell": 156470,
  "cts__design__instance__count__stdcell__post_repair": 155731,
  "cts__design__instance__count__stdcell__pre_repair": 155730,
  "cts__design__instance__displacement__max": 39.2,
  "cts__design__instance__displacement__mean": 0.0525,
  "cts__design__instance__displacement__total": 8224.27,
  "cts__design__instance__utilization": 0.61119,
  "cts__design__instance__utilization__post_repair": 0.609604,
  "cts__design__instance__utilization__pre_repair": 0.609599,
  "cts__design__instance__utilization__stdcell": 0.502515,
  "cts__design__instance__utilization__stdcell__post_repair": 0.500485,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.500479,
  "cts__design__io": 495,
  "cts__design__io__post_repair": 495,
  "cts__design__io__pre_repair": 495,
  "cts__design__violations": 0,
  "cts__mem__peak": 1352292.0,
  "cts__power__internal__total": 0.0448114,
  "cts__power__internal__total__post_repair": 0.0448105,
  "cts__power__internal__total__pre_repair": 0.0448007,
  "cts__power__leakage__total": 0.00108083,
  "cts__power__leakage__total__post_repair": 0.00107669,
  "cts__power__leakage__total__pre_repair": 0.00107665,
  "cts__power__switching__total": 0.0230797,
  "cts__power__switching__total__post_repair": 0.022967,
  "cts__power__switching__total__pre_repair": 0.0229337,
  "cts__power__total": 0.0689719,
  "cts__power__total__post_repair": 0.0688542,
  "cts__power__total__pre_repair": 0.0688111,
  "cts__route__wirelength__estimated": 6465550.0,
  "cts__runtime__total": "19:23.27",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 496,
  "cts__timing__drv__hold_violation_count__pre_repair": 496,
  "cts__timing__drv__max_cap": 2,
  "cts__timing__drv__max_cap__post_repair": 2,
  "cts__timing__drv__max_cap__pre_repair": 2,
  "cts__timing__drv__max_cap_limit": -0.00505336,
  "cts__timing__drv__max_cap_limit__post_repair": -0.00551062,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.00551062,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 74,
  "cts__timing__drv__max_slew__post_repair": 175,
  "cts__timing__drv__max_slew__pre_repair": 175,
  "cts__timing__drv__max_slew_limit": -0.0298817,
  "cts__timing__drv__max_slew_limit__post_repair": -0.126803,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.126803,
  "cts__timing__drv__setup_violation_count": 2438,
  "cts__timing__drv__setup_violation_count__post_repair": 4648,
  "cts__timing__drv__setup_violation_count__pre_repair": 4648,
  "cts__timing__setup__tns": -449.055,
  "cts__timing__setup__tns__post_repair": -19285.1,
  "cts__timing__setup__tns__pre_repair": -19281.3,
  "cts__timing__setup__ws": -0.763974,
  "cts__timing__setup__ws__post_repair": -7.90542,
  "cts__timing__setup__ws__pre_repair": -7.90542,
  "design__io__hpwl": 1569823785,
  "detailedplace__cpu__total": 125.12,
  "detailedplace__design__core__area": 3046030.0,
  "detailedplace__design__die__area": 3120000.0,
  "detailedplace__design__instance__area": 1838710.0,
  "detailedplace__design__instance__area__macros": 665405,
  "detailedplace__design__instance__area__stdcell": 1173300.0,
  "detailedplace__design__instance__count": 154655,
  "detailedplace__design__instance__count__macros": 37,
  "detailedplace__design__instance__count__stdcell": 154618,
  "detailedplace__design__instance__displacement__max": 116.455,
  "detailedplace__design__instance__displacement__mean": 2.5895,
  "detailedplace__design__instance__displacement__total": 400544,
  "detailedplace__design__instance__utilization": 0.603641,
  "detailedplace__design__instance__utilization__stdcell": 0.492855,
  "detailedplace__design__io": 495,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 1253416.0,
  "detailedplace__power__internal__total": 0.0326915,
  "detailedplace__power__leakage__total": 0.000911313,
  "detailedplace__power__switching__total": 0.00876343,
  "detailedplace__power__total": 0.0423663,
  "detailedplace__route__wirelength__estimated": 6355440.0,
  "detailedplace__runtime__total": "2:09.60",
  "detailedplace__timing__drv__hold_violation_count": 15,
  "detailedplace__timing__drv__max_cap": 2,
  "detailedplace__timing__drv__max_cap_limit": -0.00551062,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 175,
  "detailedplace__timing__drv__max_slew_limit": -0.126756,
  "detailedplace__timing__drv__setup_violation_count": 4645,
  "detailedplace__timing__setup__tns": -19246.5,
  "detailedplace__timing__setup__ws": -7.87783,
  "detailedroute__cpu__total": 8058.66,
  "detailedroute__mem__peak": 7187144.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 78993,
  "detailedroute__route__drc_errors__iter:2": 4592,
  "detailedroute__route__drc_errors__iter:3": 2640,
  "detailedroute__route__drc_errors__iter:4": 36,
  "detailedroute__route__drc_errors__iter:5": 9,
  "detailedroute__route__drc_errors__iter:6": 6,
  "detailedroute__route__drc_errors__iter:7": 1,
  "detailedroute__route__drc_errors__iter:8": 1,
  "detailedroute__route__drc_errors__iter:9": 0,
  "detailedroute__route__net": 145483,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 1177150,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 1177150,
  "detailedroute__route__wirelength": 8323150,
  "detailedroute__route__wirelength__iter:1": 8345702,
  "detailedroute__route__wirelength__iter:2": 8327772,
  "detailedroute__route__wirelength__iter:3": 8323506,
  "detailedroute__route__wirelength__iter:4": 8323145,
  "detailedroute__route__wirelength__iter:5": 8323148,
  "detailedroute__route__wirelength__iter:6": 8323150,
  "detailedroute__route__wirelength__iter:7": 8323150,
  "detailedroute__route__wirelength__iter:8": 8323150,
  "detailedroute__route__wirelength__iter:9": 8323150,
  "detailedroute__runtime__total": "7:41.61",
  "fillcell__cpu__total": 7.15,
  "fillcell__mem__peak": 975424.0,
  "fillcell__runtime__total": "0:08.15",
  "finish__clock__skew__hold": 2.19591,
  "finish__clock__skew__setup": 5.64162,
  "finish__cpu__total": 362.39,
  "finish__design__core__area": 3046030.0,
  "finish__design__die__area": 3120000.0,
  "finish__design__instance__area": 1907130.0,
  "finish__design__instance__area__macros": 665405,
  "finish__design__instance__area__stdcell": 1241730.0,
  "finish__design__instance__count": 157103,
  "finish__design__instance__count__macros": 37,
  "finish__design__instance__count__stdcell": 157066,
  "finish__design__instance__utilization": 0.626104,
  "finish__design__instance__utilization__stdcell": 0.521597,
  "finish__design__io": 495,
  "finish__mem__peak": 2843176.0,
  "finish__power__internal__total": 0.0450696,
  "finish__power__leakage__total": 0.00112437,
  "finish__power__switching__total": 0.018846,
  "finish__power__total": 0.06504,
  "finish__runtime__total": "6:06.83",
  "finish__timing__drv__hold_violation_count": 465,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.237263,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.103651,
  "finish__timing__drv__setup_violation_count": 140,
  "finish__timing__setup__tns": -4.23261,
  "finish__timing__setup__ws": -0.0703624,
  "finish__timing__wns_percent_delay": -0.846948,
  "finish_merge__cpu__total": 53.64,
  "finish_merge__mem__peak": 1649420.0,
  "finish_merge__runtime__total": "0:55.18",
  "floorplan__cpu__total": 34.7,
  "floorplan__design__core__area": 3046030.0,
  "floorplan__design__die__area": 3120000.0,
  "floorplan__design__instance__area": 1561420.0,
  "floorplan__design__instance__area__macros": 665405,
  "floorplan__design__instance__area__stdcell": 896014,
  "floorplan__design__instance__count": 132392,
  "floorplan__design__instance__count__macros": 37,
  "floorplan__design__instance__count__stdcell": 132355,
  "floorplan__design__instance__utilization": 0.512607,
  "floorplan__design__instance__utilization__stdcell": 0.376377,
  "floorplan__design__io": 495,
  "floorplan__mem__peak": 868464.0,
  "floorplan__power__internal__total": 0.0309824,
  "floorplan__power__leakage__total": 0.000729632,
  "floorplan__power__switching__total": 0.00253548,
  "floorplan__power__total": 0.0342475,
  "floorplan__runtime__total": "0:35.57",
  "floorplan__timing__setup__tns": -360427,
  "floorplan__timing__setup__ws": -25.6998,
  "floorplan_io__cpu__total": 4.17,
  "floorplan_io__mem__peak": 483212.0,
  "floorplan_io__runtime__total": "0:04.58",
  "floorplan_macro__cpu__total": 777.66,
  "floorplan_macro__mem__peak": 1056556.0,
  "floorplan_macro__runtime__total": "5:31.37",
  "floorplan_pdn__cpu__total": 19.13,
  "floorplan_pdn__mem__peak": 839848.0,
  "floorplan_pdn__runtime__total": "0:20.07",
  "floorplan_tap__cpu__total": 8.49,
  "floorplan_tap__mem__peak": 413700.0,
  "floorplan_tap__runtime__total": "0:08.88",
  "globalplace__cpu__total": 2900.76,
  "globalplace__design__core__area": 3046030.0,
  "globalplace__design__die__area": 3120000.0,
  "globalplace__design__instance__area": 1575020.0,
  "globalplace__design__instance__area__macros": 665405,
  "globalplace__design__instance__area__stdcell": 909615,
  "globalplace__design__instance__count": 146560,
  "globalplace__design__instance__count__macros": 37,
  "globalplace__design__instance__count__stdcell": 146523,
  "globalplace__design__instance__utilization": 0.517073,
  "globalplace__design__instance__utilization__stdcell": 0.382091,
  "globalplace__design__io": 495,
  "globalplace__mem__peak": 2183976.0,
  "globalplace__power__internal__total": 0.0320801,
  "globalplace__power__leakage__total": 0.000729632,
  "globalplace__power__switching__total": 0.00695902,
  "globalplace__power__total": 0.0397687,
  "globalplace__runtime__total": "11:18.27",
  "globalplace__timing__setup__tns": -1058760.0,
  "globalplace__timing__setup__ws": -65.2404,
  "globalplace_io__cpu__total": 4.39,
  "globalplace_io__mem__peak": 512004.0,
  "globalplace_io__runtime__total": "0:04.82",
  "globalplace_skip_io__cpu__total": 63.64,
  "globalplace_skip_io__mem__peak": 749340.0,
  "globalplace_skip_io__runtime__total": "1:04.66",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 2.36493,
  "globalroute__clock__skew__setup": 6.87402,
  "globalroute__cpu__total": 2347.5,
  "globalroute__design__core__area": 3046030.0,
  "globalroute__design__die__area": 3120000.0,
  "globalroute__design__instance__area": 1907130.0,
  "globalroute__design__instance__area__macros": 665405,
  "globalroute__design__instance__area__stdcell": 1241730.0,
  "globalroute__design__instance__count": 157103,
  "globalroute__design__instance__count__hold_buffer": 26,
  "globalroute__design__instance__count__macros": 37,
  "globalroute__design__instance__count__setup_buffer": 97,
  "globalroute__design__instance__count__stdcell": 157066,
  "globalroute__design__instance__displacement__max": 24.8,
  "globalroute__design__instance__displacement__mean": 0.0165,
  "globalroute__design__instance__displacement__total": 2667.2,
  "globalroute__design__instance__utilization": 0.626104,
  "globalroute__design__instance__utilization__stdcell": 0.521597,
  "globalroute__design__io": 495,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 4048044.0,
  "globalroute__power__internal__total": 0.0451084,
  "globalroute__power__leakage__total": 0.00112406,
  "globalroute__power__switching__total": 0.024562,
  "globalroute__power__total": 0.0707944,
  "globalroute__route__wirelength__estimated": 6603260.0,
  "globalroute__runtime__total": "39:38.09",
  "globalroute__timing__clock__slack": -1.32,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.00134512,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 87,
  "globalroute__timing__drv__max_slew_limit": -0.200579,
  "globalroute__timing__drv__setup_violation_count": 2615,
  "globalroute__timing__setup__tns": -1732.09,
  "globalroute__timing__setup__ws": -1.32003,
  "placeopt__cpu__total": 124.0,
  "placeopt__design__core__area": 3046030.0,
  "placeopt__design__core__area__pre_opt": 3046030.0,
  "placeopt__design__die__area": 3120000.0,
  "placeopt__design__die__area__pre_opt": 3120000.0,
  "placeopt__design__instance__area": 1838710.0,
  "placeopt__design__instance__area__macros": 665405,
  "placeopt__design__instance__area__macros__pre_opt": 665405,
  "placeopt__design__instance__area__pre_opt": 1575020.0,
  "placeopt__design__instance__area__stdcell": 1173300.0,
  "placeopt__design__instance__area__stdcell__pre_opt": 909615,
  "placeopt__design__instance__count": 154655,
  "placeopt__design__instance__count__macros": 37,
  "placeopt__design__instance__count__macros__pre_opt": 37,
  "placeopt__design__instance__count__pre_opt": 146560,
  "placeopt__design__instance__count__stdcell": 154618,
  "placeopt__design__instance__count__stdcell__pre_opt": 146523,
  "placeopt__design__instance__utilization": 0.603641,
  "placeopt__design__instance__utilization__pre_opt": 0.517073,
  "placeopt__design__instance__utilization__stdcell": 0.492855,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.382091,
  "placeopt__design__io": 495,
  "placeopt__design__io__pre_opt": 495,
  "placeopt__mem__peak": 1071284.0,
  "placeopt__power__internal__total": 0.0318583,
  "placeopt__power__internal__total__pre_opt": 0.0320801,
  "placeopt__power__leakage__total": 0.000908837,
  "placeopt__power__leakage__total__pre_opt": 0.000729632,
  "placeopt__power__switching__total": 0.00572059,
  "placeopt__power__switching__total__pre_opt": 0.00695902,
  "placeopt__power__total": 0.0384877,
  "placeopt__power__total__pre_opt": 0.0397687,
  "placeopt__runtime__total": "2:10.99",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 16,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.00104088,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.00253858,
  "placeopt__timing__drv__setup_violation_count": 4451,
  "placeopt__timing__setup__tns": -18873.3,
  "placeopt__timing__setup__tns__pre_opt": -1058760.0,
  "placeopt__timing__setup__ws": -7.87262,
  "placeopt__timing__setup__ws__pre_opt": -65.2404,
  "run__flow__design": "ariane",
  "run__flow__generate_date": "2024-02-13 07:00",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12122-g88bbf5b69",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "730fc586e5c9b66fa3a4f855f18f25797b654914",
  "run__flow__scripts_commit": "a68a5de646310fb9a845d45897ca44110ca9a53e",
  "run__flow__uuid": "f5f69c34-d22d-4c6b-a589-5644842aaedc",
  "run__flow__variant": "base",
  "synth__cpu__total": 1106.26,
  "synth__design__instance__area__stdcell": 1631988.425,
  "synth__design__instance__count__stdcell": 149737.0,
  "synth__mem__peak": 1286120.0,
  "synth__runtime__total": "19:13.17",
  "total_time": "1:56:35.110000"
}