#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 15 11:07:19 2017
# Process ID: 10360
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11608 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\GrandTheftAuto\img_proc_full\jpeg.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full'
INFO: [Project 1-313] Project file moved from 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 741.445 ; gain = 110.980
add_files -norecurse {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/edge_detector.v C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/image_processor.v C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/vga_driver.vhd C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/vga_controller.v}
add_files -norecurse {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}
export_ip_user_files -of_objects  [get_files  {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}] -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
[Wed Mar 15 11:13:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 946.762 ; gain = 173.926
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: jpeg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 00:18:50 . Memory (MB): peak = 1016.277 ; gain = 809.309
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit jpeg_input_fifo [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:43]
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_input_fifo' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:43' bound to instance 'jpeg_input_fifo_p' of component 'jpeg_input_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:522]
INFO: [Synth 8-638] synthesizing module 'jpeg_input_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'jpeg_input_fifo' (1#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd:58]
INFO: [Synth 8-3491] module 'jpeg_check_FF' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:11' bound to instance 'jpeg_check_FF_p' of component 'jpeg_check_FF' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:546]
INFO: [Synth 8-638] synthesizing module 'jpeg_check_FF' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jpeg_check_FF' (2#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd:41]
INFO: [Synth 8-3491] module 'jpeg_checkff_fifo' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:43' bound to instance 'jpeg_checkff_fifo_p' of component 'jpeg_checkff_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:567]
INFO: [Synth 8-638] synthesizing module 'jpeg_checkff_fifo' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'jpeg_checkff_fifo' (3#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd:59]
INFO: [Synth 8-3491] module 'jpeg_huffman' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:14' bound to instance 'jpeg_huffman_p' of component 'jpeg_huffman' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:591]
INFO: [Synth 8-638] synthesizing module 'jpeg_huffman' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_ht_nr_of_symbols' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:43' bound to instance 'ht_nr_of_symbols' of component 'jpeg_ht_nr_of_symbols' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:175]
INFO: [Synth 8-638] synthesizing module 'jpeg_ht_nr_of_symbols' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_ht_nr_of_symbols' (4#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_ht_tables' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:43' bound to instance 'ht_table' of component 'jpeg_ht_tables' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:185]
INFO: [Synth 8-638] synthesizing module 'jpeg_ht_tables' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_ht_tables' (5#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_huffman_input_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:43' bound to instance 'jpeg_huffman_input_sr_p' of component 'jpeg_huffman_input_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:196]
INFO: [Synth 8-638] synthesizing module 'jpeg_huffman_input_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'jpeg_huffman_input_sr' (6#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd:53]
WARNING: [Synth 8-614] signal 'last_ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:327]
WARNING: [Synth 8-614] signal 'ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:327]
WARNING: [Synth 8-614] signal 'eob' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:653]
INFO: [Synth 8-256] done synthesizing module 'jpeg_huffman' (7#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd:55]
INFO: [Synth 8-3491] module 'jpeg_dequantize' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:7' bound to instance 'jpeg_dequantize_p' of component 'jpeg_dequantize' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:625]
INFO: [Synth 8-638] synthesizing module 'jpeg_dequantize' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:45]
WARNING: [Synth 8-614] signal 'comp1_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'comp2_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'comp3_qt_number_i' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:132]
WARNING: [Synth 8-614] signal 'context' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp1_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp2_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
WARNING: [Synth 8-614] signal 'comp3_qt_number' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:215]
INFO: [Synth 8-3491] module 'jpeg_dequant_multiplier' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:43' bound to instance 'jpeg_dequant_multiplier_p' of component 'jpeg_dequant_multiplier' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:351]
INFO: [Synth 8-638] synthesizing module 'jpeg_dequant_multiplier' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dequant_multiplier' (8#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd:50]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_0_0_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:362]
INFO: [Synth 8-638] synthesizing module 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'jpeg_qt_sr' (9#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:51]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_1_0_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:370]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_0_1_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:378]
INFO: [Synth 8-3491] module 'jpeg_qt_sr' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd:43' bound to instance 'jpeg_qt_sr_1_1_p' of component 'jpeg_qt_sr' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dequantize' (10#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd:45]
INFO: [Synth 8-3491] module 'jpeg_dezigzag' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:14' bound to instance 'jpeg_dezigzag_p' of component 'jpeg_dezigzag' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:653]
INFO: [Synth 8-638] synthesizing module 'jpeg_dezigzag' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:36]
WARNING: [Synth 8-614] signal 'stop_in' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:186]
WARNING: [Synth 8-614] signal 'stop_out' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dezigzag' (11#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd:36]
INFO: [Synth 8-3491] module 'jpeg_idct' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:7' bound to instance 'jpeg_idct_p' of component 'jpeg_idct' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:672]
INFO: [Synth 8-638] synthesizing module 'jpeg_idct' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:29]
INFO: [Synth 8-3491] module 'jpeg_idct_core_12' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:43' bound to instance 'jpeg_idct_core_12_p' of component 'jpeg_idct_core_12' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:202]
INFO: [Synth 8-638] synthesizing module 'jpeg_idct_core_12' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_idct_core_12' (12#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_idct' (13#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd:29]
INFO: [Synth 8-3491] module 'jpeg_upsampling' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:11' bound to instance 'jpeg_upsampling_p' of component 'jpeg_upsampling' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:691]
INFO: [Synth 8-638] synthesizing module 'jpeg_upsampling' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:30]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Y_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:81]
INFO: [Synth 8-638] synthesizing module 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'jpeg_upsampling_buffer' (14#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:54]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Cb_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:91]
INFO: [Synth 8-3491] module 'jpeg_upsampling_buffer' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:43' bound to instance 'Cr_buffer' of component 'jpeg_upsampling_buffer' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:101]
WARNING: [Synth 8-614] signal 'counter_out_hold' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:321]
WARNING: [Synth 8-614] signal 'do_copy' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'jpeg_upsampling' (15#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd:30]
INFO: [Synth 8-3491] module 'jpeg_YCbCr2RGB' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:13' bound to instance 'jpeg_YCbCr2RGB_p' of component 'jpeg_YCbCr2RGB' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:713]
INFO: [Synth 8-638] synthesizing module 'jpeg_YCbCr2RGB' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'jpeg_YCbCr2RGB' (16#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd:38]
INFO: [Synth 8-3491] module 'jpeg_header' declared at 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:7' bound to instance 'jpeg_header_p' of component 'jpeg_header' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:738]
INFO: [Synth 8-638] synthesizing module 'jpeg_header' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'jpeg_header' (17#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd:52]
WARNING: [Synth 8-614] signal 'ready' is read in the process but is not in the sensitivity list [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (18#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd:55]
WARNING: [Synth 8-3331] design jpeg_idct has unconnected port context_i[2]
WARNING: [Synth 8-3331] design jpeg_idct has unconnected port context_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_dc_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp1_huff_ac_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp2_huff_ac_i[0]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[3]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[2]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[1]
WARNING: [Synth 8-3331] design jpeg_huffman has unconnected port comp3_huff_ac_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:10 ; elapsed = 00:19:20 . Memory (MB): peak = 1149.477 ; gain = 942.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:12 ; elapsed = 00:19:22 . Memory (MB): peak = 1149.477 ; gain = 942.508
---------------------------------------------------------------------------------
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_input_fifo_fifo_generator_v2_3_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_input_fifo_fifo_generator_v2_3_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_input_fifo_fifo_generator_v2_3_xst_1.edif ...
ngc2edif: Total memory usage is 88436 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1.ngc' for (cell view 'jpeg_input_fifo_fifo_generator_v2_3_xst_1', library 'jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib', file 'jpeg_input_fifo.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_input_fifo_fifo_generator_v2_3_xst_1_ngc_8b3db4da.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_input_fifo_fifo_generator_v2_3_xst_1_ngc_8b3db4da.edif]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.edif ...
ngc2edif: Total memory usage is 88436 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1.ngc' for (cell view 'jpeg_checkff_fifo_fifo_generator_v2_3_xst_1', library 'jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib', file 'jpeg_checkff_fifo.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_ngc_580733af.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_ngc_580733af.edif]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst.edn]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_ht_tables.ngc ...
WARNING:NetListWriters:298 - No output is written to jpeg_ht_tables.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_ht_tables.edif ...
ngc2edif: Total memory usage is 87348 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_tables/jpeg_ht_tables.ngc' for (cell view 'jpeg_ht_tables', library 'work')
Parsing EDIF File [./.ngc2edfcache/jpeg_ht_tables_ngc_5ed27103.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_ht_tables_ngc_5ed27103.edif]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.edn]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.edif ...
ngc2edif: Total memory usage is 87412 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1.ngc' for (cell view 'jpeg_dequant_multiplier_mult_gen_v8_0_xst_1', library 'jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_lib', file 'jpeg_dequant_multiplier.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_ngc_a875ef55.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_dequant_multiplier_mult_gen_v8_0_xst_1_ngc_a875ef55.edif]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_qt_sr_c_shift_ram_v8_0_xst_1.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_qt_sr_c_shift_ram_v8_0_xst_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_qt_sr_c_shift_ram_v8_0_xst_1.edif ...
ngc2edif: Total memory usage is 88436 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr_c_shift_ram_v8_0_xst_1.ngc' for (cell view 'jpeg_qt_sr_c_shift_ram_v8_0_xst_1', library 'jpeg_qt_sr_c_shift_ram_v8_0_xst_1_lib', file 'jpeg_qt_sr.edn')
Parsing EDIF File [./.ngc2edfcache/jpeg_qt_sr_c_shift_ram_v8_0_xst_1_ngc_49e7ef4b.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_qt_sr_c_shift_ram_v8_0_xst_1_ngc_49e7ef4b.edif]
Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.edn]
Finished Parsing EDIF File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.edn]
Release 14.7 - ngc2edif P_INT.20160526 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design jpeg_upsampling_buffer.ngc ...
WARNING:NetListWriters:298 - No output is written to
   jpeg_upsampling_buffer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file jpeg_upsampling_buffer.edif ...
ngc2edif: Total memory usage is 87412 kilobytes

Reading core file 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/upsampling_buffer/jpeg_upsampling_buffer.ngc' for (cell view 'jpeg_upsampling_buffer', library 'work')
Parsing EDIF File [./.ngc2edfcache/jpeg_upsampling_buffer_ngc_63017e04.edif]
Finished Parsing EDIF File [./.ngc2edfcache/jpeg_upsampling_buffer_ngc_63017e04.edif]
INFO: [Netlist 29-17] Analyzing 4371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 34 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2451 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 336 instances
  FDC => FDCE: 166 instances
  FDE => FDRE: 1537 instances
  FDP => FDPE: 10 instances
  INV => LUT1: 16 instances
  LUT2_L => LUT2: 2 instances
  LUT4_D => LUT4: 3 instances
  LUT4_L => LUT4: 2 instances
  MULT18X18 => DSP48E1: 1 instances
  MULT_AND => LUT2: 320 instances
  MUXF5 => LUT3: 17 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances
  RAMB16_S18_S18 => RAMB18E1: 1 instances
  RAMB16_S4_S4 => RAMB18E1: 3 instances
  RAMB16_S9_S36 => RAMB18E1: 1 instances
  RAMB16_S9_S9 => RAMB18E1: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:07:18 ; elapsed = 00:21:18 . Memory (MB): peak = 1230.324 ; gain = 1023.355
65 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:03:32 . Memory (MB): peak = 1230.324 ; gain = 241.801
set_property top image_processor [current_fileset]
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1246.164 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 15 11:31:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1246.164 ; gain = 0.000
generate_target Simulation [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
export_ip_user_files -of_objects [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -force -quiet
generate_target Simulation [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_3'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.164 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -force -quiet
generate_target Simulation [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
export_ip_user_files -of_objects [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -force -quiet
generate_target Simulation [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
export_ip_user_files -of_objects [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -force -quiet
generate_target Simulation [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1400.664 ; gain = 154.500
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1400.664 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-307] analyzing entity VGAdrive
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity bindec
INFO: [VRFC 10-307] analyzing entity \bindec__1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized0\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized2\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized4\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity \compare__1\
INFO: [VRFC 10-307] analyzing entity \compare__2\
INFO: [VRFC 10-307] analyzing entity \compare__3\
INFO: [VRFC 10-307] analyzing entity rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD9
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized3\
INFO: [VRFC 10-307] analyzing entity rd_logic
INFO: [VRFC 10-307] analyzing entity wr_logic
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized3\
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized3\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized7\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_2
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_3
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [VRFC 10-307] analyzing entity fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-307] analyzing entity image_processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1436.617 ; gain = 35.656
INFO: [USF-XSim-69] 'compile' step finished in '42' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101000100001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001100100001001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011010010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010101010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized0\ [\bindec__parameterized0_default\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized1\ [\bindec__parameterized1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized2\ [\blk_mem_gen_mux__parameterized2...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized1\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized1\ [\blk_mem_gen_top__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized1\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized3\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000000000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101110101...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized0\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized0\ [\blk_mem_gen_top__parameterized0...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized0\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized1\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_3 [blk_mem_gen_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110001000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011110011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110110011011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101001100101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111001101111000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010010111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001111001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100110110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011000000110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001101001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010010100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000110011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011000011001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011110100100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111001001100111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001000101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110010001100...]
Compiling architecture structure of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000010...]
Compiling architecture structure of entity xil_defaultlib.\compare__1\ [\compare__1_default\]
Compiling architecture structure of entity xil_defaultlib.\compare__2\ [\compare__2_default\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001001111...]
Compiling architecture structure of entity xil_defaultlib.rd_status_flags_ss [rd_status_flags_ss_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture structure of entity xil_defaultlib.rd_bin_cntr [rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.rd_logic [rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.\compare__3\ [\compare__3_default\]
Compiling architecture structure of entity xil_defaultlib.compare [compare_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000000001111...]
Compiling architecture structure of entity xil_defaultlib.wr_status_flags_ss [wr_status_flags_ss_default]
Compiling architecture structure of entity xil_defaultlib.wr_bin_cntr [wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.wr_logic [wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized2\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized2\ [\blk_mem_gen_top__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized2\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized5\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.memory [memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_ramfifo [fifo_generator_ramfifo_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_top [fifo_generator_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1_synth [fifo_generator_v13_1_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1 [fifo_generator_v13_1_1_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\bindec__1\ [\bindec__1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.bindec [bindec_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized0\ [\blk_mem_gen_mux__parameterized0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_wrapper [blk_mem_gen_prim_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_width [blk_mem_gen_prim_width_default]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_generic_cstr [blk_mem_gen_generic_cstr_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_top [blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3_synth [blk_mem_gen_v8_3_3_synth_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3 [blk_mem_gen_v8_3_3_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD7 [jpeg_qt_sr_hd7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD9 [jpeg_qt_sr_hd9_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010011000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD11 [jpeg_upsampling_buffer_hd11_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD13 [jpeg_upsampling_buffer_hd13_defa...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.VGAdrive [vgadrive_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized2\ [\bindec__parameterized2_default\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized3\ [\bindec__parameterized3_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized4\ [\blk_mem_gen_mux__parameterized4...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized3\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized3\ [\blk_mem_gen_top__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized3\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized7\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_2 [blk_mem_gen_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture structure of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101010101010101...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010000110101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100101100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001000001001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.image_processor [image_processor_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 10 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 12:05:18 2017...
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:08:06 . Memory (MB): peak = 1766.824 ; gain = 330.207
INFO: [USF-XSim-69] 'elaborate' step finished in '487' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg
WARNING: Simulation object /jpeg_testbench/jpeg_decoder/sampling_o was not found in the design.
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.887 ; gain = 17.871
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1795.887 ; gain = 26.242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:12 ; elapsed = 00:10:35 . Memory (MB): peak = 1795.887 ; gain = 549.723
run 20000 ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1809.188 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/jpeg_tb.jpg'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
WARNING: [VRFC 10-756] identifier row is used before its declaration [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/vga_controller.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
ERROR: [VRFC 10-149] 'blk_mem_gen_v1_1' is not compiled in library xilinxcorelib [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:68]
ERROR: [VRFC 10-1504] unit jpeg_upsampling_buffer_a ignored due to previous errors [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd:54]
INFO: [VRFC 10-240] VHDL file C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1809.188 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1809.188 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-307] analyzing entity VGAdrive
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity bindec
INFO: [VRFC 10-307] analyzing entity \bindec__1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized0\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized2\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized4\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity \compare__1\
INFO: [VRFC 10-307] analyzing entity \compare__2\
INFO: [VRFC 10-307] analyzing entity \compare__3\
INFO: [VRFC 10-307] analyzing entity rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD9
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized3\
INFO: [VRFC 10-307] analyzing entity rd_logic
INFO: [VRFC 10-307] analyzing entity wr_logic
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized3\
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized3\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized7\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_2
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_3
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [VRFC 10-307] analyzing entity fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-307] analyzing entity image_processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '34' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101000100001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001100100001001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011010010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010101010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized0\ [\bindec__parameterized0_default\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized1\ [\bindec__parameterized1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized2\ [\blk_mem_gen_mux__parameterized2...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized1\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized1\ [\blk_mem_gen_top__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized1\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized3\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000000000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101110101...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized0\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized0\ [\blk_mem_gen_top__parameterized0...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized0\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized1\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_3 [blk_mem_gen_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110001000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011110011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110110011011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101001100101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111001101111000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010010111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001111001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100110110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011000000110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001101001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010010100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000110011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011000011001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011110100100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111001001100111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001000101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110010001100...]
Compiling architecture structure of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000010...]
Compiling architecture structure of entity xil_defaultlib.\compare__1\ [\compare__1_default\]
Compiling architecture structure of entity xil_defaultlib.\compare__2\ [\compare__2_default\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001001111...]
Compiling architecture structure of entity xil_defaultlib.rd_status_flags_ss [rd_status_flags_ss_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture structure of entity xil_defaultlib.rd_bin_cntr [rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.rd_logic [rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.\compare__3\ [\compare__3_default\]
Compiling architecture structure of entity xil_defaultlib.compare [compare_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000000001111...]
Compiling architecture structure of entity xil_defaultlib.wr_status_flags_ss [wr_status_flags_ss_default]
Compiling architecture structure of entity xil_defaultlib.wr_bin_cntr [wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.wr_logic [wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized2\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized2\ [\blk_mem_gen_top__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized2\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized5\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.memory [memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_ramfifo [fifo_generator_ramfifo_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_top [fifo_generator_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1_synth [fifo_generator_v13_1_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1 [fifo_generator_v13_1_1_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\bindec__1\ [\bindec__1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.bindec [bindec_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized0\ [\blk_mem_gen_mux__parameterized0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_wrapper [blk_mem_gen_prim_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_width [blk_mem_gen_prim_width_default]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_generic_cstr [blk_mem_gen_generic_cstr_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_top [blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3_synth [blk_mem_gen_v8_3_3_synth_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3 [blk_mem_gen_v8_3_3_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD7 [jpeg_qt_sr_hd7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD9 [jpeg_qt_sr_hd9_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010011000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD11 [jpeg_upsampling_buffer_hd11_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD13 [jpeg_upsampling_buffer_hd13_defa...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.VGAdrive [vgadrive_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized2\ [\bindec__parameterized2_default\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized3\ [\bindec__parameterized3_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized4\ [\blk_mem_gen_mux__parameterized4...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized3\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized3\ [\blk_mem_gen_top__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized3\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized7\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_2 [blk_mem_gen_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture structure of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101010101010101...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010000110101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100101100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001000001001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.image_processor [image_processor_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 8 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 12:20:47 2017...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:07:30 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '450' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1820.254 ; gain = 11.066
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:08:48 . Memory (MB): peak = 1820.254 ; gain = 11.066
run 20000 ns
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1820.254 ; gain = 0.000
run 10000 ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1820.254 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000 ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1857.766 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/vivado_pid10360.debug)
run 50000 ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:38 ; elapsed = 00:02:00 . Memory (MB): peak = 1857.766 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100000 ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:01:14 ; elapsed = 00:03:59 . Memory (MB): peak = 1857.766 ; gain = 0.000
run 10000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1857.766 ; gain = 0.000
run 20000 ns
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1857.766 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 15 13:10:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1857.766 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1857.766 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1857.766 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-307] analyzing entity VGAdrive
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity bindec
INFO: [VRFC 10-307] analyzing entity \bindec__1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized0\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized1\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized2\
INFO: [VRFC 10-307] analyzing entity \bindec__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_mux__parameterized4\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity \compare__1\
INFO: [VRFC 10-307] analyzing entity \compare__2\
INFO: [VRFC 10-307] analyzing entity \compare__3\
INFO: [VRFC 10-307] analyzing entity rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD9
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_generic_cstr__parameterized3\
INFO: [VRFC 10-307] analyzing entity rd_logic
INFO: [VRFC 10-307] analyzing entity wr_logic
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_top__parameterized3\
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3_synth__parameterized3\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_3
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_v8_3_3__parameterized7\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_1
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_2
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_3
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-307] analyzing entity vga_controller
INFO: [VRFC 10-307] analyzing entity fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-307] analyzing entity image_processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1857.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '39' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101000100001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001100100001001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011010010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010101010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized0\ [\bindec__parameterized0_default\]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized1\ [\bindec__parameterized1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized2\ [\blk_mem_gen_mux__parameterized2...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized1\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized1\ [\blk_mem_gen_top__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized1\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized3\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_1 [blk_mem_gen_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000000000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111111100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101110101...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized0\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized0\ [\blk_mem_gen_top__parameterized0...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized0\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized1\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_3 [blk_mem_gen_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110001000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011110011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110110011011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101011101111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101001100101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111001101111000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010010111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001111001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100110110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011000000110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111000111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001101001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010010100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000110011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011000011001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110011010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011110100100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111001001100111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111010000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001000101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000110010001100...]
Compiling architecture structure of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000010...]
Compiling architecture structure of entity xil_defaultlib.\compare__1\ [\compare__1_default\]
Compiling architecture structure of entity xil_defaultlib.\compare__2\ [\compare__2_default\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001001111...]
Compiling architecture structure of entity xil_defaultlib.rd_status_flags_ss [rd_status_flags_ss_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture structure of entity xil_defaultlib.rd_bin_cntr [rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.rd_logic [rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.\compare__3\ [\compare__3_default\]
Compiling architecture structure of entity xil_defaultlib.compare [compare_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000000001111...]
Compiling architecture structure of entity xil_defaultlib.wr_status_flags_ss [wr_status_flags_ss_default]
Compiling architecture structure of entity xil_defaultlib.wr_bin_cntr [wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.wr_logic [wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized2\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized2\ [\blk_mem_gen_top__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized2\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized5\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.memory [memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_ramfifo [fifo_generator_ramfifo_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_top [fifo_generator_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1_synth [fifo_generator_v13_1_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v13_1_1 [fifo_generator_v13_1_1_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\bindec__1\ [\bindec__1_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.bindec [bindec_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized0\ [\blk_mem_gen_mux__parameterized0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_wrapper [blk_mem_gen_prim_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_prim_width [blk_mem_gen_prim_width_default]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_generic_cstr [blk_mem_gen_generic_cstr_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_top [blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3_synth [blk_mem_gen_v8_3_3_synth_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_v8_3_3 [blk_mem_gen_v8_3_3_default]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD7 [jpeg_qt_sr_hd7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD9 [jpeg_qt_sr_hd9_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010011000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD11 [jpeg_upsampling_buffer_hd11_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD13 [jpeg_upsampling_buffer_hd13_defa...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010011110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010001000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.VGAdrive [vgadrive_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized2\ [\bindec__parameterized2_default\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture structure of entity xil_defaultlib.\bindec__parameterized3\ [\bindec__parameterized3_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_mux__parameterized4\ [\blk_mem_gen_mux__parameterized4...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_prim_wrapper__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_prim_width__paramet...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_generic_cstr__parameterized3\ [\blk_mem_gen_generic_cstr__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_top__parameterized3\ [\blk_mem_gen_top__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3_synth__parameterized3\ [\blk_mem_gen_v8_3_3_synth__param...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_v8_3_3__parameterized7\ [\blk_mem_gen_v8_3_3__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_2 [blk_mem_gen_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture structure of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101010101010101...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010000110101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100101100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001000001001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.image_processor [image_processor_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 6 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 13:48:59 2017...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:06:42 . Memory (MB): peak = 1857.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '402' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:01:12 ; elapsed = 00:05:38 . Memory (MB): peak = 1857.766 ; gain = 0.000
xsim: Time (s): cpu = 00:01:19 ; elapsed = 00:05:48 . Memory (MB): peak = 1857.766 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:13:29 . Memory (MB): peak = 1857.766 ; gain = 0.000
run 20000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 1857.766 ; gain = 0.000
run 20000 ns
run: Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 1857.766 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100000 ns
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run: Time (s): cpu = 00:00:40 ; elapsed = 00:03:51 . Memory (MB): peak = 1857.766 ; gain = 0.000
run 10 ns
reset_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 15 14:33:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/img_proc_full/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1857.766 ; gain = 0.000
