Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 19 16:03:00 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.217        0.000                      0                  340        0.166        0.000                      0                  340        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.217        0.000                      0                  340        0.166        0.000                      0                  340        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.472ns (28.406%)  route 3.710ns (71.594%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.824    10.430    DUT_tx/count_get
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[24]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[24]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.472ns (28.406%)  route 3.710ns (71.594%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.824    10.430    DUT_tx/count_get
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[25]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[25]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.472ns (28.406%)  route 3.710ns (71.594%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.824    10.430    DUT_tx/count_get
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[26]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[26]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.472ns (28.406%)  route 3.710ns (71.594%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.824    10.430    DUT_tx/count_get
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  DUT_tx/count_get_reg[27]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[27]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.472ns (29.012%)  route 3.602ns (70.988%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.715    10.321    DUT_tx/count_get
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[28]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[28]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.472ns (29.012%)  route 3.602ns (70.988%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.715    10.321    DUT_tx/count_get
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[29]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[29]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_get_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.472ns (29.012%)  route 3.602ns (70.988%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[3]/Q
                         net (fo=7, routed)           1.036     6.802    DUT_tx/count_reg[3]
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.150     6.952 r  DUT_tx/count[0]_i_24/O
                         net (fo=1, routed)           0.665     7.617    DUT_tx/count[0]_i_24_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I4_O)        0.352     7.969 r  DUT_tx/count[0]_i_18/O
                         net (fo=1, routed)           0.469     8.438    DUT_tx/count[0]_i_18_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.328     8.766 f  DUT_tx/count[0]_i_6/O
                         net (fo=2, routed)           0.716     9.482    DUT_tx/count[0]_i_6_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.124     9.606 r  DUT_tx/count_get[0]_i_1/O
                         net (fo=31, routed)          0.715    10.321    DUT_tx/count_get
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.524    14.947    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  DUT_tx/count_get_reg[30]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDRE (Setup_fdre_C_R)       -0.524    14.646    DUT_tx/count_get_reg[30]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.455ns (42.896%)  route 3.268ns (57.104%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  DUT_tx/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[4]/Q
                         net (fo=7, routed)           1.241     7.007    DUT_tx/count_reg[4]
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.131 r  DUT_tx/count_get[0]_i_9/O
                         net (fo=1, routed)           0.352     7.483    DUT_tx/count_get[0]_i_9_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  DUT_tx/count_get[0]_i_6/O
                         net (fo=1, routed)           0.439     8.046    DUT_tx/count_get[0]_i_6_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  DUT_tx/count_get[0]_i_2/O
                         net (fo=66, routed)          1.236     9.406    DUT_tx/count1
    SLICE_X10Y90         LUT3 (Prop_lut3_I1_O)        0.124     9.530 r  DUT_tx/count[4]_i_4/O
                         net (fo=1, routed)           0.000     9.530    DUT_tx/count[4]_i_4_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.063 r  DUT_tx/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    DUT_tx/count_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.180 r  DUT_tx/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.180    DUT_tx/count_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.297 r  DUT_tx/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.297    DUT_tx/count_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.414 r  DUT_tx/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.414    DUT_tx/count_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.531 r  DUT_tx/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    DUT_tx/count_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  DUT_tx/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    DUT_tx/count_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.971 r  DUT_tx/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.971    DUT_tx/count_reg[28]_i_1_n_6
    SLICE_X10Y96         FDRE                                         r  DUT_tx/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.527    14.950    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  DUT_tx/count_reg[29]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.109    15.298    DUT_tx/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.014ns (19.938%)  route 4.072ns (80.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  DUT_tx/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[4]/Q
                         net (fo=7, routed)           1.241     7.007    DUT_tx/count_reg[4]
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.131 r  DUT_tx/count_get[0]_i_9/O
                         net (fo=1, routed)           0.352     7.483    DUT_tx/count_get[0]_i_9_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  DUT_tx/count_get[0]_i_6/O
                         net (fo=1, routed)           0.439     8.046    DUT_tx/count_get[0]_i_6_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  DUT_tx/count_get[0]_i_2/O
                         net (fo=66, routed)          1.219     9.389    DUT_tx/count1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.513 r  DUT_tx/count[0]_i_1/O
                         net (fo=31, routed)          0.821    10.333    DUT_tx/tr_signal_o
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.525    14.948    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[0]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    14.663    DUT_tx/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 DUT_tx/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.014ns (19.938%)  route 4.072ns (80.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.645     5.248    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  DUT_tx/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  DUT_tx/count_reg[4]/Q
                         net (fo=7, routed)           1.241     7.007    DUT_tx/count_reg[4]
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.124     7.131 r  DUT_tx/count_get[0]_i_9/O
                         net (fo=1, routed)           0.352     7.483    DUT_tx/count_get[0]_i_9_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  DUT_tx/count_get[0]_i_6/O
                         net (fo=1, routed)           0.439     8.046    DUT_tx/count_get[0]_i_6_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  DUT_tx/count_get[0]_i_2/O
                         net (fo=66, routed)          1.219     9.389    DUT_tx/count1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.513 r  DUT_tx/count[0]_i_1/O
                         net (fo=31, routed)          0.821    10.333    DUT_tx/tr_signal_o
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.525    14.948    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  DUT_tx/count_reg[1]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    14.663    DUT_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT_rx/RxData_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/shift_right_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.602     1.521    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DUT_rx/RxData_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT_rx/RxData_o_reg[4]/Q
                         net (fo=1, routed)           0.085     1.747    DUT_tx/Q[4]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  DUT_tx/shift_right_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    DUT_tx/shift_right_reg[5]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.875     2.040    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[5]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    DUT_tx/shift_right_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DUT_rx/RxData_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/shift_right_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.602     1.521    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DUT_rx/RxData_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DUT_rx/RxData_o_reg[1]/Q
                         net (fo=1, routed)           0.086     1.748    DUT_tx/Q[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  DUT_tx/shift_right_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    DUT_tx/shift_right_reg[2]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.875     2.040    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    DUT_tx/shift_right_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DUT_tx/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/ready_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.601     1.520    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DUT_tx/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  DUT_tx/bit_counter_reg[0]/Q
                         net (fo=9, routed)           0.098     1.759    DUT_tx/bit_counter_reg[0]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  DUT_tx/ready_o_i_1/O
                         net (fo=1, routed)           0.000     1.804    DUT_tx/ready_o_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  DUT_tx/ready_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.872     2.037    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  DUT_tx/ready_o_reg/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.091     1.624    DUT_tx/ready_o_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DUT_rx/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_rx/nextstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.600     1.519    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  DUT_rx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DUT_rx/state_reg[0]/Q
                         net (fo=7, routed)           0.120     1.780    DUT_rx/state
    SLICE_X4Y87          LUT5 (Prop_lut5_I1_O)        0.048     1.828 r  DUT_rx/nextstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    DUT_rx/nextstate
    SLICE_X4Y87          FDRE                                         r  DUT_rx/nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.870     2.035    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DUT_rx/nextstate_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.107     1.639    DUT_rx/nextstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DUT_rx/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_rx/clear_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.600     1.519    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  DUT_rx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DUT_rx/state_reg[0]/Q
                         net (fo=7, routed)           0.120     1.780    DUT_rx/state
    SLICE_X4Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  DUT_rx/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     1.825    DUT_rx/clear_samplecounter_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  DUT_rx/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.870     2.035    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DUT_rx/clear_samplecounter_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.091     1.623    DUT_rx/clear_samplecounter_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DUT_rx/RxData_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/shift_right_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.420%)  route 0.146ns (43.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.601     1.520    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  DUT_rx/RxData_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DUT_rx/RxData_o_reg[0]/Q
                         net (fo=1, routed)           0.146     1.807    DUT_tx/Q[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.048     1.855 r  DUT_tx/shift_right_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    DUT_tx/shift_right_reg[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  DUT_tx/shift_right_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.875     2.040    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  DUT_tx/shift_right_reg_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.107     1.644    DUT_tx/shift_right_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DUT_tx/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.601     1.520    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  DUT_tx/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DUT_tx/next_state_reg[0]/Q
                         net (fo=1, routed)           0.145     1.807    DUT_tx/next_state
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.048     1.855 r  DUT_tx/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    DUT_tx/state[0]_i_1__0_n_0
    SLICE_X5Y89          FDRE                                         r  DUT_tx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.872     2.037    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  DUT_tx/state_reg[0]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.107     1.640    DUT_tx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DUT_tx/shift_right_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_tx/shift_right_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.602     1.521    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  DUT_tx/shift_right_reg_reg[7]/Q
                         net (fo=1, routed)           0.086     1.735    DUT_tx/shift_right_reg_reg_n_0_[7]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.098     1.833 r  DUT_tx/shift_right_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    DUT_tx/shift_right_reg[6]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.875     2.040    DUT_tx/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  DUT_tx/shift_right_reg_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    DUT_tx/shift_right_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 DUT_rx/rxshift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_rx/RxData_o_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.952%)  route 0.133ns (51.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.601     1.520    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  DUT_rx/rxshift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DUT_rx/rxshift_reg_reg[6]/Q
                         net (fo=3, routed)           0.133     1.782    DUT_rx/rxshift_reg[6]
    SLICE_X0Y87          FDRE                                         r  DUT_rx/RxData_o_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.873     2.038    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  DUT_rx/RxData_o_reg[5]_lopt_replica/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.018     1.551    DUT_rx/RxData_o_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DUT_rx/rxshift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_rx/RxData_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.835%)  route 0.140ns (52.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.601     1.520    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  DUT_rx/rxshift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DUT_rx/rxshift_reg_reg[7]/Q
                         net (fo=3, routed)           0.140     1.788    DUT_rx/rxshift_reg[7]
    SLICE_X0Y87          FDRE                                         r  DUT_rx/RxData_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.873     2.038    DUT_rx/clk_i_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  DUT_rx/RxData_o_reg[6]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.023     1.556    DUT_rx/RxData_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DUT_rx/RxData_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DUT_rx/RxData_o_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DUT_rx/RxData_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DUT_rx/RxData_o_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DUT_rx/RxData_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     DUT_tx/count_get_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     DUT_tx/count_get_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     DUT_tx/count_get_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     DUT_tx/count_get_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     DUT_tx/count_get_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     DUT_tx/count_get_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     DUT_tx/count_get_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     DUT_tx/count_get_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    DUT_tx/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    DUT_tx/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DUT_rx/RxData_o_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     DUT_rx/RxData_o_reg[2]/C



