$date
	Fri Dec 26 16:34:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 ! detected $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var parameter 32 ) s4 $end
$var parameter 32 * s5 $end
$var reg 4 + next [3:0] $end
$var reg 4 , state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx ,
b0 +
1$
0#
0"
x!
$end
#5
0!
b0 ,
1"
#10
0"
0$
#15
1"
#20
b1 +
0"
1#
#25
b1 ,
1"
#30
b10 +
0"
0#
#35
b0 +
b10 ,
1"
#40
b11 +
0"
1#
#45
b100 +
b11 ,
1"
#50
0"
#55
b1 +
b100 ,
1"
#60
b101 +
0"
0#
#65
b0 +
1!
b101 ,
1"
#70
b11 +
0"
1#
#75
b100 +
0!
b11 ,
1"
#80
0"
#85
b1 +
b100 ,
1"
#90
b101 +
0"
0#
#95
b0 +
1!
b101 ,
1"
#100
b11 +
0"
1#
#105
b100 +
0!
b11 ,
1"
#110
0"
#115
b1 +
b100 ,
1"
#120
0"
#125
b1 ,
1"
#130
0"
#135
1"
#140
0"
