

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1'
================================================================
* Date:           Sat Dec 17 00:28:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  30.000 ns|  0.328 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_930_1  |        1|    32769|         9|          8|          8|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_766 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0_0_0124_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_794 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_3_0_0_0130_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp103_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103"   --->   Operation 15 'read' 'cmp103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub100_cast43_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub100_cast43"   --->   Operation 16 'read' 'sub100_cast43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp103_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_1"   --->   Operation 17 'read' 'cmp103_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp103_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_2"   --->   Operation 18 'read' 'cmp103_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp103_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_3"   --->   Operation 19 'read' 'cmp103_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp103_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_4"   --->   Operation 20 'read' 'cmp103_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp103_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_5"   --->   Operation 21 'read' 'cmp103_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp103_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_6"   --->   Operation 22 'read' 'cmp103_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln920_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln920"   --->   Operation 23 'read' 'icmp_ln920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln915_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln915_1"   --->   Operation 24 'read' 'trunc_ln915_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_767_lcssa116_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_0124_767_lcssa116"   --->   Operation 25 'read' 'p_0_0_0_0_0124_767_lcssa116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_795_lcssa125_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_3_0_0_0130_795_lcssa125"   --->   Operation 26 'read' 'p_0_3_0_0_0130_795_lcssa125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sub100_cast43_cast = sext i12 %sub100_cast43_read"   --->   Operation 27 'sext' 'sub100_cast43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_3_0_0_0130_795_lcssa125_read, i10 %p_0_3_0_0_0130_794"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_0124_767_lcssa116_read, i10 %p_0_0_0_0_0124_766"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body99"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_3 = load i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 35 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%icmp_ln930 = icmp_eq  i12 %x_3, i12 %trunc_ln915_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 36 'icmp' 'icmp_ln930' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%x_4 = add i12 %x_3, i12 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 37 'add' 'x_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln930 = br i1 %icmp_ln930, void %for.body99.split, void %for.inc126.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 38 'br' 'br_ln930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i12 %x_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 39 'zext' 'zext_ln930' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%cmp101 = icmp_slt  i13 %zext_ln930, i13 %sub100_cast43_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 40 'icmp' 'cmp101' <Predicate = (!icmp_ln930)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln934 = or i1 %cmp101, i1 %cmp103_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 41 'or' 'or_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln930 = store i12 %x_4, i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 42 'store' 'store_ln930' <Predicate = (!icmp_ln930)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_766_load = load i10 %p_0_0_0_0_0124_766"   --->   Operation 43 'load' 'p_0_0_0_0_0124_766_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_794_load = load i10 %p_0_3_0_0_0130_794"   --->   Operation 44 'load' 'p_0_3_0_0_0130_794_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln931 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:931]   --->   Operation 46 'specpipeline' 'specpipeline_ln931' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 47 'specloopname' 'specloopname_ln930' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934, void %for.inc, void %if.then104" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 48 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (1.83ns)   --->   "%img_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'img_read' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i60 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 52 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%or_ln934_1 = or i1 %cmp101, i1 %cmp103_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 53 'or' 'or_ln934_1' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_3_0_0_0130_794_load, i10 %p_0_3_0_0_0130_794_out"   --->   Operation 132 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_0124_766_load, i10 %p_0_0_0_0_0124_766_out"   --->   Operation 133 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_793 = phi i10 %trunc_ln145_1, void %if.then104, i10 %p_0_3_0_0_0130_794_load, void %for.body99.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'phi' 'p_0_3_0_0_0130_793' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_765 = phi i10 %trunc_ln145, void %if.then104, i10 %p_0_0_0_0_0124_766_load, void %for.body99.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'phi' 'p_0_0_0_0_0124_765' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_765, i32 2, i32 9"   --->   Operation 56 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_793, i32 2, i32 9"   --->   Operation 57 'partselect' 'trunc_ln414_1' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_1, void %for.inc.1, void %if.then104.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 58 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (1.83ns)   --->   "%img_read_6 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'img_read_6' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_10 = trunc i60 %img_read_6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'trunc' 'trunc_ln145_10' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_6, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 62 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%or_ln934_2 = or i1 %cmp101, i1 %cmp103_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 63 'or' 'or_ln934_2' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_792 = phi i10 %trunc_ln145_5, void %if.then104.1, i10 %p_0_3_0_0_0130_793, void %for.inc" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'phi' 'p_0_3_0_0_0130_792' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_764 = phi i10 %trunc_ln145_10, void %if.then104.1, i10 %p_0_0_0_0_0124_765, void %for.inc" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'phi' 'p_0_0_0_0_0124_764' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_764, i32 2, i32 9"   --->   Operation 66 'partselect' 'trunc_ln414_2' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_792, i32 2, i32 9"   --->   Operation 67 'partselect' 'trunc_ln414_3' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_2, void %for.inc.2, void %if.then104.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 68 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_4 : Operation 69 [1/1] (1.83ns)   --->   "%img_read_7 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'img_read_7' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln145_11 = trunc i60 %img_read_7" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'trunc' 'trunc_ln145_11' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_7, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'trunc_ln145_9' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 72 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.42>
ST_4 : Operation 73 [1/1] (0.28ns)   --->   "%or_ln934_3 = or i1 %cmp101, i1 %cmp103_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 73 'or' 'or_ln934_3' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.28ns)   --->   "%or_ln934_4 = or i1 %cmp101, i1 %cmp103_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 74 'or' 'or_ln934_4' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln934_5 = or i1 %cmp101, i1 %cmp103_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 75 'or' 'or_ln934_5' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.28ns)   --->   "%or_ln934_6 = or i1 %cmp101, i1 %cmp103_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 76 'or' 'or_ln934_6' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.28ns)   --->   "%or_ln934_7 = or i1 %cmp101, i1 %icmp_ln920_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 77 'or' 'or_ln934_7' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_791 = phi i10 %trunc_ln145_9, void %if.then104.2, i10 %p_0_3_0_0_0130_792, void %for.inc.1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'phi' 'p_0_3_0_0_0130_791' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_763 = phi i10 %trunc_ln145_11, void %if.then104.2, i10 %p_0_0_0_0_0124_764, void %for.inc.1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'phi' 'p_0_0_0_0_0124_763' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_763, i32 2, i32 9"   --->   Operation 80 'partselect' 'trunc_ln414_4' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_791, i32 2, i32 9"   --->   Operation 81 'partselect' 'trunc_ln414_5' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_3, void %for.inc.3, void %if.then104.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 82 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_5 : Operation 83 [1/1] (1.83ns)   --->   "%img_read_8 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'img_read_8' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln145_13 = trunc i60 %img_read_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'trunc' 'trunc_ln145_13' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_8, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 86 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_790 = phi i10 %trunc_ln145_s, void %if.then104.3, i10 %p_0_3_0_0_0130_791, void %for.inc.2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'phi' 'p_0_3_0_0_0130_790' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_762 = phi i10 %trunc_ln145_13, void %if.then104.3, i10 %p_0_0_0_0_0124_763, void %for.inc.2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'phi' 'p_0_0_0_0_0124_762' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln414_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_762, i32 2, i32 9"   --->   Operation 89 'partselect' 'trunc_ln414_6' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln414_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_790, i32 2, i32 9"   --->   Operation 90 'partselect' 'trunc_ln414_7' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_4, void %for.inc.4, void %if.then104.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 91 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_6 : Operation 92 [1/1] (1.83ns)   --->   "%img_read_9 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'img_read_9' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln145_14 = trunc i60 %img_read_9" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'trunc' 'trunc_ln145_14' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln145_12 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_9, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'partselect' 'trunc_ln145_12' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 95 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_789 = phi i10 %trunc_ln145_12, void %if.then104.4, i10 %p_0_3_0_0_0130_790, void %for.inc.3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'phi' 'p_0_3_0_0_0130_789' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_761 = phi i10 %trunc_ln145_14, void %if.then104.4, i10 %p_0_0_0_0_0124_762, void %for.inc.3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'phi' 'p_0_0_0_0_0124_761' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln414_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_761, i32 2, i32 9"   --->   Operation 98 'partselect' 'trunc_ln414_8' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln414_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_789, i32 2, i32 9"   --->   Operation 99 'partselect' 'trunc_ln414_9' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_5, void %for.inc.5, void %if.then104.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 100 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_7 : Operation 101 [1/1] (1.83ns)   --->   "%img_read_10 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'img_read_10' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln145_15 = trunc i60 %img_read_10" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'trunc' 'trunc_ln145_15' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln145_16 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_10, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'partselect' 'trunc_ln145_16' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 104 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_788 = phi i10 %trunc_ln145_16, void %if.then104.5, i10 %p_0_3_0_0_0130_789, void %for.inc.4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_0_3_0_0_0130_788' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_760 = phi i10 %trunc_ln145_15, void %if.then104.5, i10 %p_0_0_0_0_0124_761, void %for.inc.4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'phi' 'p_0_0_0_0_0124_760' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln414_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_760, i32 2, i32 9"   --->   Operation 107 'partselect' 'trunc_ln414_s' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln414_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_788, i32 2, i32 9"   --->   Operation 108 'partselect' 'trunc_ln414_10' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_6, void %for.inc.6, void %if.then104.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 109 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_8 : Operation 110 [1/1] (1.83ns)   --->   "%img_read_11 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'img_read_11' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln145_17 = trunc i60 %img_read_11" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'trunc' 'trunc_ln145_17' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln145_18 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_11, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'partselect' 'trunc_ln145_18' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 113 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 4.01>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_787 = phi i10 %trunc_ln145_18, void %if.then104.6, i10 %p_0_3_0_0_0130_788, void %for.inc.5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'phi' 'p_0_3_0_0_0130_787' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_768 = phi i10 %trunc_ln145_17, void %if.then104.6, i10 %p_0_0_0_0_0124_760, void %for.inc.5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'phi' 'p_0_0_0_0_0124_768' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln414_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_768, i32 2, i32 9"   --->   Operation 116 'partselect' 'trunc_ln414_11' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln414_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_787, i32 2, i32 9"   --->   Operation 117 'partselect' 'trunc_ln414_12' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_7, void %for.inc.7, void %if.then104.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 118 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_9 : Operation 119 [1/1] (1.83ns)   --->   "%img_read_12 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'img_read_12' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln145_19 = trunc i60 %img_read_12" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'trunc' 'trunc_ln145_19' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln145_20 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_12, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'partselect' 'trunc_ln145_20' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 122 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.42>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0130_795 = phi i10 %trunc_ln145_20, void %if.then104.7, i10 %p_0_3_0_0_0130_787, void %for.inc.6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'phi' 'p_0_3_0_0_0130_795' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0124_767 = phi i10 %trunc_ln145_19, void %if.then104.7, i10 %p_0_0_0_0_0124_768, void %for.inc.6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'phi' 'p_0_0_0_0_0124_767' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln414_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_767, i32 2, i32 9"   --->   Operation 125 'partselect' 'trunc_ln414_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln414_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_795, i32 2, i32 9"   --->   Operation 126 'partselect' 'trunc_ln414_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln414_14, i8 %trunc_ln414_13, i8 %trunc_ln414_12, i8 %trunc_ln414_11, i8 %trunc_ln414_10, i8 %trunc_ln414_s, i8 %trunc_ln414_9, i8 %trunc_ln414_8, i8 %trunc_ln414_7, i8 %trunc_ln414_6, i8 %trunc_ln414_5, i8 %trunc_ln414_4, i8 %trunc_ln414_3, i8 %trunc_ln414_2, i8 %trunc_ln414_1, i8 %trunc_ln4"   --->   Operation 127 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes1, i128 %p_Result_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = true> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_9 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %p_0_3_0_0_0130_795, i10 %p_0_3_0_0_0130_794" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 129 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %p_0_0_0_0_0124_767, i10 %p_0_0_0_0_0124_766" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 130 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln930 = br void %for.body99" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 131 'br' 'br_ln930' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('x') [17]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930) on local variable 'x' [41]  (0 ns)
	'icmp' operation ('cmp101', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930) [52]  (0.976 ns)
	'or' operation ('or_ln934', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934) [53]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [56]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_6', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_7', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_8', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [92]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [104]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_10', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [116]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_11', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [128]  (1.84 ns)

 <State 9>: 4.01ns
The critical path consists of the following:
	fifo read operation ('img_read_12', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [140]  (1.84 ns)
	multiplexor before 'phi' operation ('p_0_3_0_0_0130_795', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_0_3_0_0_0130_794_load') ('trunc_ln145_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_5', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_s', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_12', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_16', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_18', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_20', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [145]  (0.427 ns)
	'phi' operation ('p_0_3_0_0_0130_795', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_0_3_0_0_0130_794_load') ('trunc_ln145_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_5', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_s', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_12', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_16', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_18', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_20', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [145]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes1' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [150]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
