Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 14 15:50:13 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timer_60s_timing_summary_routed.rpt -pb timer_60s_timing_summary_routed.pb -rpx timer_60s_timing_summary_routed.rpx -warn_on_violation
| Design       : timer_60s
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clkin (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clkgen_1s/clkout_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkgen_50hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_counter0/rco_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  178          inf        0.000                      0                  178           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 4.033ns (58.003%)  route 2.920ns (41.997%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  seg_reg[0]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[0]/Q
                         net (fo=1, routed)           2.920     3.376    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.953 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.953    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 4.011ns (58.287%)  route 2.871ns (41.713%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  seg_reg[1]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[1]/Q
                         net (fo=1, routed)           2.871     3.327    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.882 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.882    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter0/rco_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rco
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.025ns (59.395%)  route 2.752ns (40.605%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  my_counter0/rco_reg/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_counter0/rco_reg/Q
                         net (fo=4, routed)           2.752     3.208    rco_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.777 r  rco_OBUF_inst/O
                         net (fo=0)                   0.000     6.777    rco
    V11                                                               r  rco (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 4.204ns (62.637%)  route 2.508ns (37.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  my_counter1/count_reg[2]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  my_counter1/count_reg[2]/Q
                         net (fo=11, routed)          2.508     2.986    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.726     6.712 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.712    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter0/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 4.009ns (59.778%)  route 2.697ns (40.222%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  my_counter0/count_reg[2]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_counter0/count_reg[2]/Q
                         net (fo=12, routed)          2.697     3.153    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.706 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.706    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.006ns (59.929%)  route 2.679ns (40.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  seg_reg[3]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[3]/Q
                         net (fo=1, routed)           2.679     3.135    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.685 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.685    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 4.070ns (61.376%)  route 2.561ns (38.624%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  my_counter1/count_reg[1]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_counter1/count_reg[1]/Q
                         net (fo=11, routed)          2.561     3.079    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.631 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.631    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter0/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 3.976ns (61.549%)  route 2.484ns (38.451%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  my_counter0/count_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_counter0/count_reg[0]/Q
                         net (fo=13, routed)          2.484     2.940    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.461 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.461    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 4.017ns (62.984%)  route 2.361ns (37.016%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_reg[5]/Q
                         net (fo=1, routed)           2.361     2.817    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.377 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.377    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter0/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 4.129ns (65.642%)  route 2.161ns (34.358%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  my_counter0/count_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  my_counter0/count_reg[1]/Q
                         net (fo=13, routed)          2.161     2.580    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     6.291 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.291    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  my_counter1/count_reg[2]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  my_counter1/count_reg[2]/Q
                         net (fo=11, routed)          0.073     0.221    my_counter1/LED_OBUF[2]
    SLICE_X2Y85          LUT5 (Prop_lut5_I1_O)        0.098     0.319 r  my_counter1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    my_counter1/count[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  my_counter1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_1s/clkcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_1s/clkcount_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  clkgen_1s/clkcount_reg[11]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_1s/clkcount_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    clkgen_1s/clkcount_reg[11]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clkgen_1s/clkcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    clkgen_1s/clkcount_reg[8]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  clkgen_1s/clkcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_1s/clkcount_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_1s/clkcount_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  clkgen_1s/clkcount_reg[31]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_1s/clkcount_reg[31]/Q
                         net (fo=2, routed)           0.117     0.258    clkgen_1s/clkcount_reg[31]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clkgen_1s/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    clkgen_1s/clkcount_reg[28]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  clkgen_1s/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_50hz/clkcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_50hz/clkcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  clkgen_50hz/clkcount_reg[23]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_50hz/clkcount_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    clkgen_50hz/clkcount_reg[23]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clkgen_50hz/clkcount_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.366    clkgen_50hz/clkcount_reg[20]_i_1__0_n_4
    SLICE_X1Y91          FDRE                                         r  clkgen_50hz/clkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_50hz/clkcount_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_50hz/clkcount_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  clkgen_50hz/clkcount_reg[27]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_50hz/clkcount_reg[27]/Q
                         net (fo=2, routed)           0.118     0.259    clkgen_50hz/clkcount_reg[27]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  clkgen_50hz/clkcount_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.367    clkgen_50hz/clkcount_reg[24]_i_1__0_n_4
    SLICE_X1Y92          FDRE                                         r  clkgen_50hz/clkcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_50hz/clkcount_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_50hz/clkcount_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  clkgen_50hz/clkcount_reg[31]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_50hz/clkcount_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    clkgen_50hz/clkcount_reg[31]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  clkgen_50hz/clkcount_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.367    clkgen_50hz/clkcount_reg[28]_i_1__0_n_4
    SLICE_X1Y93          FDRE                                         r  clkgen_50hz/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_1s/clkcount_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_1s/clkcount_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  clkgen_1s/clkcount_reg[15]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_1s/clkcount_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    clkgen_1s/clkcount_reg[15]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkgen_1s/clkcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clkgen_1s/clkcount_reg[12]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  clkgen_1s/clkcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_1s/clkcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_1s/clkcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  clkgen_1s/clkcount_reg[23]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_1s/clkcount_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    clkgen_1s/clkcount_reg[23]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkgen_1s/clkcount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clkgen_1s/clkcount_reg[20]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  clkgen_1s/clkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_50hz/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_50hz/clkcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  clkgen_50hz/clkcount_reg[3]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_50hz/clkcount_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    clkgen_50hz/clkcount_reg[3]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkgen_50hz/clkcount_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clkgen_50hz/clkcount_reg[0]_i_2__0_n_4
    SLICE_X1Y86          FDRE                                         r  clkgen_50hz/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgen_50hz/clkcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkgen_50hz/clkcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  clkgen_50hz/clkcount_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkgen_50hz/clkcount_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    clkgen_50hz/clkcount_reg[7]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkgen_50hz/clkcount_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clkgen_50hz/clkcount_reg[4]_i_1__0_n_4
    SLICE_X1Y87          FDRE                                         r  clkgen_50hz/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------





