# compile vhdl design source files
vhdl xil_defaultlib  "../../../FSM.srcs/sources_1/new/UART_tx_ctrl.vhd"
vhdl xil_defaultlib  "../../../FSM.srcs/sim_1/imports/VHDL/UART_tx_ctrl_tb.vhd"

# Do not sort compile order
nosort
