(pcb "C:\git\Dual-Band-Wireless-Board\_autosave-DualBand.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  177673 -91630.5  109220 -91630.5  109220 -144590  112776 -144590
            177673 -144590  177673 -91630.5  177673 -91630.5)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_0603
      (place C1 170752 -109474 front 0 (PN 100n))
      (place C2 158750 -99250.5 front 0 (PN 1u))
      (place C3 138335 -138017 front 270 (PN 0.01u))
      (place C4 117729 -138748 front 0 (PN 10u))
      (place C5 159258 -95758 front 0 (PN 0.01u))
      (place C6 172022 -113030 front 0 (PN 1u))
      (place C7 167259 -105982 front 0 (PN 1u))
      (place C8 173990 -97726.5 front 0 (PN 1u))
      (place C9 170752 -105982 front 0 (PN 0.01u))
      (place C10 138271 -134588 front 90 (PN 1u))
      (place C11 163258 -114744 front 0 (PN 1u))
      (place C12 155258 -99250.5 front 0 (PN 0.01u))
      (place C13 162496 -111252 front 0 (PN 1u))
      (place C14 163004 -108014 front 90 (PN 0.01u))
      (place C15 152273 -95758 front 0 (PN 1u))
      (place C16 150495 -99250.5 front 180 (PN 1u))
      (place C17 128270 -104267 front 0 (PN 1u))
      (place C18 158496 -112014 front 0 (PN 1u))
      (place C19 174498 -109474 front 0 (PN 0.01u))
      (place C20 151257 -110998 front 0 (PN 1u))
      (place C21 155004 -112014 front 0 (PN 1u))
      (place C22 165989 -111252 front 0 (PN 0.01u))
      (place C23 128968 -106998 front 90 (PN 0.1u))
    )
    (component MyLib:D_0201
      (place D1 129222 -109220 front 0 (PN "SMS7630-061"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place J1 116468 -96889.5 front 0 (PN Conn_01x03_Male))
      (place J2 117589 -129374 front 0 (PN Conn_01x03_Male))
      (place J4 154686 -117221 front 0 (PN Conn_01x03_Male))
    )
    (component Pin_Headers:Pin_Header_Straight_1x10_Pitch2.54mm
      (place J3 150011 -117339 front 0 (PN Conn_01x10_Male))
      (place J6 130616 -113720 front 0 (PN Conn_01x10_Male))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J5 116533 -107382 front 0 (PN Conn_01x02_Male))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place J7 136779 -106490 front 0 (PN Conn_01x01_Male))
    )
    (component "Housings_SSOP:TSSOP-14_4.4x5mm_Pitch0.65mm"
      (place P1 140208 -119444 front 0 (PN AD8402ARUZ1))
    )
    (component Resistors_SMD:R_0603
      (place R1 163004 -118237 front 0 (PN 10k))
      (place R2 159004 -126746 front 0 (PN 10k))
      (place R3 124524 -109030 front 270 (PN 3.9k))
      (place R4 125032 -106236 front 0 (PN 1k))
      (place R5 169482 -123508 front 0 (PN 510k))
      (place R6 172974 -123508 front 0 (PN 510k))
      (place R7 141986 -138240 front 90 (PN 1.3k))
      (place R8 173736 -94234 front 0 (PN R))
      (place R9 161988 -126746 front 0 (PN R))
      (place R10 164973 -125032 front 0 (PN 10))
      (place R11 168275 -127000 front 0 (PN 10))
      (place R12 169228 -120015 front 0 (PN 24k))
      (place R13 169736 -116522 front 0 (PN 24k))
      (place R14 173736 -102489 front 0 (PN 250))
      (place R15 165989 -118237 front 0 (PN 820))
      (place R16 166497 -114744 front 0 (PN 820))
      (place R17 139002 -110998 front 0 (PN 10k))
      (place R18 155512 -95758 front 0 (PN 100))
      (place R19 164274 -122238 front 90 (PN 10k))
      (place R20 170752 -129984 front 270 (PN 1k))
      (place R21 166751 -130492 front 0 (PN 1k))
      (place R22 174498 -105982 front 180 (PN 287))
      (place R23 172530 -120015 front 0 (PN 2.4k))
      (place R24 172974 -116522 front 0 (PN 470))
      (place R25 161480 -130238 front 0 (PN 100))
      (place R26 158242 -130238 front 0 (PN 220))
      (place R27 141986 -135001 front 90 (PN 10k))
    )
    (component MyLib:FSM2JSMAATR
      (place SW1 167513 -94488 front 0 (PN SW_Push))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (place U1 117117 -122108 front 90 (PN LD1117V33))
    )
    (component "Housings_SSOP:TSSOP-20_4.4x6.5mm_Pitch0.65mm"
      (place U2 139783 -128115 front 0 (PN MSP430FR2311IPW20R))
    )
    (component "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (place U3 141536 -97967.2 front 0 (PN LMH6703MA/NOPB))
      (place U4 154750 -104775 front 0 (PN LMH6703MA/NOPB))
      (place U5 130560 -97836 front 0 (PN LMH6703MA/NOPB))
      (place U6 145034 -107886 front 90 (PN LMH6703MA/NOPB))
    )
  )
  (library
    (image Capacitors_SMD:C_0603
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin Rect[T]Pad_800x750_um 2 750 0)
      (pin Rect[T]Pad_800x750_um 1 -750 0)
    )
    (image MyLib:D_0201
      (pin Rect[T]Pad_280x300_um 1 0 0)
      (pin Rect[T]Pad_280x300_um 2 390 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x10_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  1800 -24650))
      (outline (path signal 50  1800 -24650  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Housings_SSOP:TSSOP-14_4.4x5mm_Pitch0.65mm"
      (outline (path signal 150  -1200 2500  2200 2500))
      (outline (path signal 150  2200 2500  2200 -2500))
      (outline (path signal 150  2200 -2500  -2200 -2500))
      (outline (path signal 150  -2200 -2500  -2200 1500))
      (outline (path signal 150  -2200 1500  -1200 2500))
      (outline (path signal 50  -3950 2800  -3950 -2800))
      (outline (path signal 50  3950 2800  3950 -2800))
      (outline (path signal 50  -3950 2800  3950 2800))
      (outline (path signal 50  -3950 -2800  3950 -2800))
      (outline (path signal 150  -2325 2625  -2325 2500))
      (outline (path signal 150  2325 2625  2325 2400))
      (outline (path signal 150  2325 -2625  2325 -2400))
      (outline (path signal 150  -2325 -2625  -2325 -2400))
      (outline (path signal 150  -2325 2625  2325 2625))
      (outline (path signal 150  -2325 -2625  2325 -2625))
      (outline (path signal 150  -2325 2500  -3675 2500))
      (pin Rect[T]Pad_1450x450_um 1 -2950 1950)
      (pin Rect[T]Pad_1450x450_um 2 -2950 1300)
      (pin Rect[T]Pad_1450x450_um 3 -2950 650)
      (pin Rect[T]Pad_1450x450_um 4 -2950 0)
      (pin Rect[T]Pad_1450x450_um 5 -2950 -650)
      (pin Rect[T]Pad_1450x450_um 6 -2950 -1300)
      (pin Rect[T]Pad_1450x450_um 7 -2950 -1950)
      (pin Rect[T]Pad_1450x450_um 8 2950 -1950)
      (pin Rect[T]Pad_1450x450_um 9 2950 -1300)
      (pin Rect[T]Pad_1450x450_um 10 2950 -650)
      (pin Rect[T]Pad_1450x450_um 11 2950 0)
      (pin Rect[T]Pad_1450x450_um 12 2950 650)
      (pin Rect[T]Pad_1450x450_um 13 2950 1300)
      (pin Rect[T]Pad_1450x450_um 14 2950 1950)
    )
    (image Resistors_SMD:R_0603
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  500 -680  -500 -680))
      (outline (path signal 120  -500 680  500 680))
      (outline (path signal 50  -1250 700  1250 700))
      (outline (path signal 50  -1250 700  -1250 -700))
      (outline (path signal 50  1250 -700  1250 700))
      (outline (path signal 50  1250 -700  -1250 -700))
      (pin Rect[T]Pad_500x900_um 1 -750 0)
      (pin Rect[T]Pad_500x900_um 2 750 0)
    )
    (image MyLib:FSM2JSMAATR
      (pin Rect[T]Pad_1400x2100_um 1 0 0)
      (pin Rect[T]Pad_1400x2100_um 1@1 0 -9100)
      (pin Rect[T]Pad_1400x2100_um 2 -4500 0)
      (pin Rect[T]Pad_1400x2100_um 2@1 -4500 -9100)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "Housings_SSOP:TSSOP-20_4.4x6.5mm_Pitch0.65mm"
      (outline (path signal 150  -1200 3250  2200 3250))
      (outline (path signal 150  2200 3250  2200 -3250))
      (outline (path signal 150  2200 -3250  -2200 -3250))
      (outline (path signal 150  -2200 -3250  -2200 2250))
      (outline (path signal 150  -2200 2250  -1200 3250))
      (outline (path signal 50  -3950 3550  -3950 -3550))
      (outline (path signal 50  3950 3550  3950 -3550))
      (outline (path signal 50  -3950 3550  3950 3550))
      (outline (path signal 50  -3950 -3550  3950 -3550))
      (outline (path signal 150  -2225 -3450  2225 -3450))
      (outline (path signal 150  -3750 3450  2225 3450))
      (pin Rect[T]Pad_1450x450_um 1 -2950 2925)
      (pin Rect[T]Pad_1450x450_um 2 -2950 2275)
      (pin Rect[T]Pad_1450x450_um 3 -2950 1625)
      (pin Rect[T]Pad_1450x450_um 4 -2950 975)
      (pin Rect[T]Pad_1450x450_um 5 -2950 325)
      (pin Rect[T]Pad_1450x450_um 6 -2950 -325)
      (pin Rect[T]Pad_1450x450_um 7 -2950 -975)
      (pin Rect[T]Pad_1450x450_um 8 -2950 -1625)
      (pin Rect[T]Pad_1450x450_um 9 -2950 -2275)
      (pin Rect[T]Pad_1450x450_um 10 -2950 -2925)
      (pin Rect[T]Pad_1450x450_um 11 2950 -2925)
      (pin Rect[T]Pad_1450x450_um 12 2950 -2275)
      (pin Rect[T]Pad_1450x450_um 13 2950 -1625)
      (pin Rect[T]Pad_1450x450_um 14 2950 -975)
      (pin Rect[T]Pad_1450x450_um 15 2950 -325)
      (pin Rect[T]Pad_1450x450_um 16 2950 325)
      (pin Rect[T]Pad_1450x450_um 17 2950 975)
      (pin Rect[T]Pad_1450x450_um 18 2950 1625)
      (pin Rect[T]Pad_1450x450_um 19 2950 2275)
      (pin Rect[T]Pad_1450x450_um 20 2950 2925)
    )
    (image "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (outline (path signal 100  -950 2450  1950 2450))
      (outline (path signal 100  1950 2450  1950 -2450))
      (outline (path signal 100  1950 -2450  -1950 -2450))
      (outline (path signal 100  -1950 -2450  -1950 1450))
      (outline (path signal 100  -1950 1450  -950 2450))
      (outline (path signal 50  -3730 2700  -3730 -2700))
      (outline (path signal 50  3730 2700  3730 -2700))
      (outline (path signal 50  -3730 2700  3730 2700))
      (outline (path signal 50  -3730 -2700  3730 -2700))
      (outline (path signal 150  -2075 2575  -2075 2525))
      (outline (path signal 150  2075 2575  2075 2430))
      (outline (path signal 150  2075 -2575  2075 -2430))
      (outline (path signal 150  -2075 -2575  -2075 -2430))
      (outline (path signal 150  -2075 2575  2075 2575))
      (outline (path signal 150  -2075 -2575  2075 -2575))
      (outline (path signal 150  -2075 2525  -3475 2525))
      (pin Rect[T]Pad_1550x600_um 1 -2700 1905)
      (pin Rect[T]Pad_1550x600_um 2 -2700 635)
      (pin Rect[T]Pad_1550x600_um 3 -2700 -635)
      (pin Rect[T]Pad_1550x600_um 4 -2700 -1905)
      (pin Rect[T]Pad_1550x600_um 5 2700 -1905)
      (pin Rect[T]Pad_1550x600_um 6 2700 -635)
      (pin Rect[T]Pad_1550x600_um 7 2700 635)
      (pin Rect[T]Pad_1550x600_um 8 2700 1905)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_280x300_um
      (shape (rect F.Cu -140 -150 140 150))
      (attach off)
    )
    (padstack Rect[T]Pad_500x900_um
      (shape (rect F.Cu -250 -450 250 450))
      (attach off)
    )
    (padstack Rect[T]Pad_800x750_um
      (shape (rect F.Cu -400 -375 400 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1400x2100_um
      (shape (rect F.Cu -700 -1050 700 1050))
      (attach off)
    )
    (padstack Rect[T]Pad_1450x450_um
      (shape (rect F.Cu -725 -225 725 225))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x600_um
      (shape (rect F.Cu -775 -300 775 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C2-2 C4-2 C5-2 C7-2 C9-2 C10-2 C12-2 C13-2 C14-2 C17-2 C18-2 C19-2
        C21-2 C22-2 C23-2 J1-2 J3-6 P1-1 P1-2 P1-4 P1-5 R4-2 R6-2 R9-2 R13-2 R16-2
        R21-2 R24-2 R25-2 R27-2 SW1-1 SW1-1@1 U1-1 U2-6 U3-4 U4-4 U5-4 U6-4)
    )
    (net +9V
      (pins C1-1 C7-1 C9-1 C13-1 C14-1 C18-1 C19-1 C21-1 C22-1 J1-3 R5-1 R8-1 R12-1
        R15-1 R20-1 R23-1 U1-3 U3-7 U4-7 U5-7 U6-7)
    )
    (net /DVCC
      (pins C2-1 C3-1 C10-1 C12-1 J2-2 J3-5 P1-11 R2-1 U2-5)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 J2-1 U1-2)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 J4-1 R1-1 R2-2)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R3-2 R4-1)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R5-2 R6-1 U3-3)
    )
    (net "Net-(C8-Pad2)"
      (pins C8-2 R7-1 U3-6)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 P1-13 R8-2 R9-1)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 R10-2 R11-1)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 R12-2 R13-1 U4-3)
    )
    (net "Net-(C15-Pad2)"
      (pins C15-2 R14-1 U4-6)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 R15-2 R16-1 R18-2)
    )
    (net /DataSignalIn
      (pins C16-2 J5-1)
    )
    (net "Net-(C16-Pad1)"
      (pins C16-1 R17-2)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 R19-2 R20-2 R21-1)
    )
    (net "Net-(C20-Pad2)"
      (pins C20-2 R22-1 U5-6)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 R23-2 R24-1 U6-3)
    )
    (net "Net-(C23-Pad1)"
      (pins C23-1 D1-1 J3-1 R27-1 U2-1)
    )
    (net /DataOut
      (pins D1-2 J6-1 J7-1 R26-1 U2-20 U6-6)
    )
    (net +3V3
      (pins J1-1 J2-3)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 U2-2)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U2-3)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 J4-3)
    )
    (net "Net-(J3-Pad7)"
      (pins J3-7 U2-7)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8 U2-8)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9 U2-9)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10 U2-10)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2 U2-4)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2 R3-1)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 U2-19)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 P1-10 U2-18)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4 P1-9 U2-17)
    )
    (net "Net-(J6-Pad5)"
      (pins J6-5 U2-16)
    )
    (net "Net-(J6-Pad6)"
      (pins J6-6 P1-8 U2-15)
    )
    (net /~SD
      (pins J6-7 U2-14 U3-8 U4-8 U5-8 U6-8)
    )
    (net "Net-(J6-Pad8)"
      (pins J6-8 P1-6 U2-13)
    )
    (net "Net-(J6-Pad9)"
      (pins J6-9 P1-7 U2-12)
    )
    (net "Net-(J6-Pad10)"
      (pins J6-10 U2-11)
    )
    (net "Net-(P1-Pad3)"
      (pins P1-3 R11-2)
    )
    (net "Net-(P1-Pad12)"
      (pins P1-12 P1-14 R10-1)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 SW1-2 SW1-2@1)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 U3-2)
    )
    (net "Net-(R14-Pad2)"
      (pins R14-2 U4-2)
    )
    (net "Net-(R17-Pad1)"
      (pins R17-1 R19-1 U5-3)
    )
    (net "Net-(R18-Pad1)"
      (pins R18-1 R22-2 U5-2)
    )
    (net "Net-(R25-Pad1)"
      (pins R25-1 R26-2 U6-2)
    )
    (class kicad_default "" +3V3 +9V /DVCC /DataOut /DataSignalIn /~SD GND
      "Net-(C11-Pad1)" "Net-(C11-Pad2)" "Net-(C15-Pad1)" "Net-(C15-Pad2)"
      "Net-(C16-Pad1)" "Net-(C17-Pad1)" "Net-(C20-Pad1)" "Net-(C20-Pad2)"
      "Net-(C23-Pad1)" "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C5-Pad1)" "Net-(C6-Pad1)"
      "Net-(C6-Pad2)" "Net-(C8-Pad1)" "Net-(C8-Pad2)" "Net-(J3-Pad10)" "Net-(J3-Pad2)"
      "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J3-Pad9)"
      "Net-(J4-Pad2)" "Net-(J5-Pad2)" "Net-(J6-Pad10)" "Net-(J6-Pad2)" "Net-(J6-Pad3)"
      "Net-(J6-Pad4)" "Net-(J6-Pad5)" "Net-(J6-Pad6)" "Net-(J6-Pad8)" "Net-(J6-Pad9)"
      "Net-(P1-Pad12)" "Net-(P1-Pad3)" "Net-(R1-Pad2)" "Net-(R14-Pad2)" "Net-(R17-Pad1)"
      "Net-(R18-Pad1)" "Net-(R25-Pad1)" "Net-(R7-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
