INFO: [VRFC 10-163] Analyzing VHDL file "/home/berkb/project_3/project_3.srcs/sim_3/new/top_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design_tb'
