#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 13:20:21 2017
# Process ID: 9564
# Current directory: C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1
# Command line: vivado.exe -log BLDC_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BLDC_design_wrapper.tcl -notrace
# Log file: C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper.vdi
# Journal file: C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BLDC_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 251.012 ; gain = 19.051
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_PWM_generator_0_0/BLDC_design_PWM_generator_0_0.dcp' for cell 'BLDC_design_i/PWM_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_btn_counter_0_0/BLDC_design_btn_counter_0_0.dcp' for cell 'BLDC_design_i/btn_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_debounce_0_0/BLDC_design_debounce_0_0.dcp' for cell 'BLDC_design_i/debounce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_debounce_0_1/BLDC_design_debounce_0_1.dcp' for cell 'BLDC_design_i/debounce_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_processing_system7_0_0/BLDC_design_processing_system7_0_0.dcp' for cell 'BLDC_design_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_processing_system7_0_0/BLDC_design_processing_system7_0_0.xdc] for cell 'BLDC_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_processing_system7_0_0/BLDC_design_processing_system7_0_0.xdc] for cell 'BLDC_design_i/processing_system7_0/inst'
Parsing XDC File [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc]
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[23]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[22]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[21]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[20]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[19]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[18]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[17]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[16]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[15]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[14]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[13]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[12]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[11]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[10]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[9]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[8]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[7]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[6]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[5]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[4]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[3]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[2]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[1]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in_1[0]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[23]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[22]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[21]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[20]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[19]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[18]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[17]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[16]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[15]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[14]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[13]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[12]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[11]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[10]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[9]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[8]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[7]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[6]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[5]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[4]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[3]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[2]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[1]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'delay_in[0]'. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/GIT/BLDC-motor-controller/BLDC-motor-controller.srcs/constrs_1/new/lab3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 532.199 ; gain = 281.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.899 . Memory (MB): peak = 542.844 ; gain = 10.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe7a7dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 109 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe7a7dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ead7e6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ead7e6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ead7e6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1007.629 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ead7e6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1007.629 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8fbc96e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1007.629 ; gain = 0.000
29 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.629 ; gain = 475.430
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_opt.dcp' has been generated.
Command: report_drc -file BLDC_design_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1007.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106de84c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13dfdd8ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2304dd85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2304dd85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2304dd85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2352ec659

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2352ec659

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1acf6a72a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185031c56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185031c56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a1a2036a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ad7160b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d1c2d6bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d1c2d6bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d1c2d6bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f38af0de

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f38af0de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.528. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c6d60501

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c6d60501

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c6d60501

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c6d60501

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12d5de56d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d5de56d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
Ending Placer Task | Checksum: 3d6e1edd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.629 ; gain = 0.000
48 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1011.035 ; gain = 3.406
INFO: [Common 17-1381] The checkpoint 'C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1011.727 ; gain = 0.691
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1011.727 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1011.727 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b0f3843 ConstDB: 0 ShapeSum: 325ee69a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 942b40ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 942b40ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 942b40ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 942b40ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bd6584ef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.461  | TNS=0.000  | WHS=-0.078 | THS=-1.644 |

Phase 2 Router Initialization | Checksum: 1a6f3ff06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 149bfaea0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14e87a357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891
Phase 4 Rip-up And Reroute | Checksum: 14e87a357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14e87a357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e87a357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891
Phase 5 Delay and Skew Optimization | Checksum: 14e87a357

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16e07e6ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.438  | TNS=0.000  | WHS=0.230  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e07e6ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891
Phase 6 Post Hold Fix | Checksum: 16e07e6ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104167 %
  Global Horizontal Routing Utilization  = 0.0932904 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1953b5770

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1953b5770

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b74c824

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.438  | TNS=0.000  | WHS=0.230  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17b74c824

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1096.363 ; gain = 81.891

Routing Is Done.
60 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1096.363 ; gain = 84.637
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1096.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_routed.dcp' has been generated.
Command: report_drc -file BLDC_design_wrapper_drc_routed.rpt -pb BLDC_design_wrapper_drc_routed.pb -rpx BLDC_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file BLDC_design_wrapper_methodology_drc_routed.rpt -rpx BLDC_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/GIT/BLDC-motor-controller/BLDC-motor-controller.runs/impl_1/BLDC_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file BLDC_design_wrapper_power_routed.rpt -pb BLDC_design_wrapper_power_summary_routed.pb -rpx BLDC_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 13:21:42 2017...
