# Pipeline-Implementation-of-mips32-processor
A 5 stage pipelines processor is implemented using Verilog. It contains support for basic R-type, I-type, memory, and branch instructions.

