[
  {
    "figure_id": "18.5.1",
    "figure_num": 1,
    "caption": "Existing VAR models and challenges of deploying VAR models on hardware.",
    "image_path": "images/18.5/fig_1.png"
  },
  {
    "figure_id": "18.5.2",
    "figure_num": 2,
    "caption": "Overall architecture of the chip and three special features. 317 18 is subsequently updated.",
    "image_path": "images/18.5/fig_2.png"
  },
  {
    "figure_id": "18.5.3",
    "figure_num": 3,
    "caption": "Operation of differential visual attention ampliﬁer and optimization of model processing.",
    "image_path": "images/18.5/fig_3.png"
  },
  {
    "figure_id": "18.5.4",
    "figure_num": 4,
    "caption": "Design of data distribution-aware full path optimized MXINT PE.",
    "image_path": "images/18.5/fig_4.png"
  },
  {
    "figure_id": "18.5.5",
    "figure_num": 5,
    "caption": "Implementation of chain-reaction-like parallel generation and skewed sort acceleration.",
    "image_path": "images/18.5/fig_5.png"
  },
  {
    "figure_id": "18.5.6",
    "figure_num": 6,
    "caption": "Measurement results and comparison table.",
    "image_path": "images/18.5/fig_6.png"
  },
  {
    "figure_id": "18.5.7",
    "figure_num": 7,
    "caption": "Chip speciﬁcation and die photo.",
    "image_path": "images/18.5/fig_7.png"
  }
]