      Lattice Mapping Report File for Design Module 'Tutorial_1_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Fri May 17 16:58:38 2019

Design Information
------------------

Command line:   map Tutorial_1_impl_1_syn.udb
     D:/GIT/Github/DigitaleSystemenVHDL/Lattice/Tutorial_1/Tutorial1.pdc -o
     Tutorial_1_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             2 out of  5280 (<1%)
      Number of logic LUT4s:               2
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIOs: 4
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 4 out of 36 (11%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 2 out of 3 (67%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net number1_c_0: 2 loads
      Net number2_c_0: 2 loads
      Net number1_c_1: 1 loads
      Net number2_c_1: 1 loads
      Net result1_c_0: 1 loads
      Net result1_c_1: 1 loads




   Number of warnings:  0
   Number of errors:    0





                                    Page 1





Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| number2[1]          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| result1[1]          | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| number1[1]          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| number1[0]          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| number2[0]          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| result1[0]          | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal result1_pad[0].vcc undriven or does not drive anything - clipped.
Signal number2_pad[0].gnd undriven or does not drive anything - clipped.
Block result1_pad[0].vhi_inst was optimized away.
Block number2_pad[0].vlo_inst was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 59 MB





















                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
