// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_ram) {
        ram[0] = "0b10111111110000111101000001001000";
        ram[1] = "0b00111101111101111001111100010011";
        ram[2] = "0b10111110001110111010010110101001";
        ram[3] = "0b00111110100100111101110110100010";
        ram[4] = "0b00111111000101001011100010000111";
        ram[5] = "0b10111110101010001000111001101101";
        ram[6] = "0b00111101100011001010000001111001";
        ram[7] = "0b10111110010010000010101110111010";
        ram[8] = "0b00111101100001101100100100101110";
        ram[9] = "0b10111111111011011100000111111101";
        ram[10] = "0b10111111011110000110010100110100";
        ram[11] = "0b10111111111010011011111001110000";
        ram[12] = "0b00111110010100010010110100100100";
        ram[13] = "0b00111101011111001010101110001100";
        ram[14] = "0b10111110101101110101010011000010";
        ram[15] = "0b00111110100101000001000000011011";
        ram[16] = "0b00111110110110001111110010011111";
        ram[17] = "0b00111111010100101110011010101101";
        ram[18] = "0b00111110111001000110101010010010";
        ram[19] = "0b10111101110001000011011001011100";
        ram[20] = "0b10111111001111110001010000010010";
        ram[21] = "0b10111101110110110111001101101001";
        ram[22] = "0b10111101011111110000101001000110";
        ram[23] = "0b10111110100000011000001111000011";
        ram[24] = "0b00111101111011111001101101001000";
        ram[25] = "0b10111110010100101010000110101111";
        ram[26] = "0b00111110100011011110000000101100";
        ram[27] = "0b00111111010100001001011110010000";
        ram[28] = "0b00111111000001011100100110111000";
        ram[29] = "0b11000000001001111110011111100000";
        ram[30] = "0b10111111011001010111010101001101";
        ram[31] = "0b10111111010001100010011101100000";
        ram[32] = "0b10111110100000001111001111001100";
        ram[33] = "0b10111110011111011100000101111110";
        ram[34] = "0b10111011110110100011011000110010";
        ram[35] = "0b10111111010101010110101100001001";
        ram[36] = "0b00111101110001101100010001011100";
        ram[37] = "0b00111111101011010111001000011011";
        ram[38] = "0b00111101111000101010010110100110";
        ram[39] = "0b10111111100110111100100000101011";
        ram[40] = "0b00111101110011000110010011100011";
        ram[41] = "0b10111100011111110110111110110110";
        ram[42] = "0b10111110000101001110110010100110";
        ram[43] = "0b00111101110010101010100011010100";
        ram[44] = "0b00111110000111110100011100100111";
        ram[45] = "0b10111111000110100111100111101101";
        ram[46] = "0b10111111000000111111110101001101";
        ram[47] = "0b00111110110110100010010001011110";
        ram[48] = "0b00111110100011000011000111100000";
        ram[49] = "0b10111111011100000110001110110101";
        ram[50] = "0b10111111100111010101001001000011";
        ram[51] = "0b00111110101011100001100000011110";
        ram[52] = "0b00111111000110111011110000001000";
        ram[53] = "0b10111101101010110010110100010101";
        ram[54] = "0b10111101110010111100000011100010";
        ram[55] = "0b10111110111010110100000111100101";
        ram[56] = "0b10111101110010111111011010101101";
        ram[57] = "0b00111111000001001110001111000100";
        ram[58] = "0b10111110101100001111110100010000";
        ram[59] = "0b10111111101011001000000111001010";
        ram[60] = "0b10111110110001000100010001110110";
        ram[61] = "0b00111110001011101001110111010111";
        ram[62] = "0b00111110011011101110100100101010";
        ram[63] = "0b00111110100110010100010011111001";
        ram[64] = "0b10111110110001001110110111000000";
        ram[65] = "0b00111101110110101010100000100010";
        ram[66] = "0b00111110100011110101100011110111";
        ram[67] = "0b00111101010101001010100011001010";
        ram[68] = "0b00111111000000010100110010000110";
        ram[69] = "0b10111111101100010001010101011100";
        ram[70] = "0b00111101110110001010010101111010";
        ram[71] = "0b00111110100001011111110001001101";
        ram[72] = "0b00111101000111011101010101001110";
        ram[73] = "0b00111101110000111111001100100101";
        ram[74] = "0b10111110100000100100010100100111";
        ram[75] = "0b10111101100101001101001001111000";
        ram[76] = "0b00111110100011111010100011110011";
        ram[77] = "0b00111101110001101000011010000111";
        ram[78] = "0b00111110001001010001111000010110";
        ram[79] = "0b10111111100110111111001011000111";
        ram[80] = "0b10111111011001001100100011000001";
        ram[81] = "0b10111110001001111110010000011000";
        ram[82] = "0b00111110110101000101000100100101";
        ram[83] = "0b00111101101001100111101110011101";
        ram[84] = "0b10111100111111011101011101111101";
        ram[85] = "0b00111110001001000010011110110110";
        ram[86] = "0b10111110000000000101100111000011";
        ram[87] = "0b10111110101001100110010110110010";
        ram[88] = "0b10111111000100000001110101110100";
        ram[89] = "0b10111111110111010011011001001110";
        ram[90] = "0b10111111100000000110110111100011";
        ram[91] = "0b00111111100000011011111000101111";
        ram[92] = "0b00111110011101110000110001110101";
        ram[93] = "0b00111110101001111101111101111001";
        ram[94] = "0b10111110100101110110101010111101";
        ram[95] = "0b00111111001111010010000000100001";
        ram[96] = "0b10111110110001110110000000001110";
        ram[97] = "0b00111111100101011011101001000011";
        ram[98] = "0b10111111110111011110010101100110";
        ram[99] = "0b00111111100001111100111011111110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_ram("nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6() {
    delete meminst;
}


};//endmodule
#endif
