Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon May 30 14:14:12 2016
| Host         : UML-02 running 64-bit major release  (build 9200)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 60

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#5 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#6 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#7 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#8 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#9 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#10 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#11 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#12 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#13 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#14 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#15 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#16 Warning
Output pipelining  
DSP basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

REQP-1723#1 Warning
DSP_Abus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#2 Warning
DSP_Abus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#3 Warning
DSP_Abus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#4 Warning
DSP_Abus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1724#1 Warning
DSP_Dbus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1724#2 Warning
DSP_Dbus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1724#3 Warning
DSP_Dbus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1724#4 Warning
DSP_Dbus_sign_bit_restriction  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FW_1.BF_1/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.A: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/dsp48s.dsps_only.vx5_dsp48es.B: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


