# ğŸ§  My Verilog RISC Processor

This project implements a simple RISC (Reduced Instruction Set Computer) processor using Verilog HDL. It includes fundamental components such as the ALU, control unit, registers, multiplexers, and memory, and is tested using multiple testbenches in ModelSim.

---

ğŸ§© Features
âœ… Modular RISC architecture with Verilog HDL

âœ… ALU supporting arithmetic and logic operations

âœ… Controller for instruction decoding and control signal generation

âœ… Register file with read/write operations

âœ… Program counter and memory interaction

âœ… Separate testbenches for each major component

âœ… Sample programs to simulate and verify behavior

â–¶ï¸ How to Simulate in ModelSim
This project is designed to be simulated using ModelSim.

---

ğŸ’» Steps:
Open ModelSim

Create a new project

Add all Verilog source files from the src/ folder

Add the relevant testbench from tb/ (e.g., risc_test.v)

Compile all files

Run the simulation

(Optional) Use Add Wave and view signals

---

ğŸ§ª Test Programs
CPUtest1.txt, CPUtest2.txt, and CPUtest3.txt contain sample programs in memory format.

You can modify or extend these programs to verify specific instructions or logic paths.

---

ğŸ” Possible Improvements
Add pipelining (e.g., 5-stage pipeline)

Add hazard detection and data forwarding

Expand ALU with more operations (e.g., shifts, comparisons)

Extend instruction set and control logic

Add instruction/data separation or caching

---

ğŸ‘¤ Author
George Jan

## ğŸ“ Project Structure

```text
my-verilog-RISC/
â”‚
â”œâ”€â”€ src/                         # Verilog source files
â”‚   â”œâ”€â”€ alu.v                    # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ controller.v             # Instruction decoder and control signals
â”‚   â”œâ”€â”€ counter.v                # Program counter
â”‚   â”œâ”€â”€ driver.v                 # Output driver logic
â”‚   â”œâ”€â”€ memory.v                 # Memory module (instruction/data)
â”‚   â”œâ”€â”€ multiplexor.v            # 2-to-1 multiplexer
â”‚   â”œâ”€â”€ register.v               # Register file
â”‚   â””â”€â”€ RISC.v                   # Top-level processor module
â”‚
â”œâ”€â”€ tb/                          # Testbenches and simulation inputs
â”‚   â”œâ”€â”€ alu_tb.v                 # ALU testbench
â”‚   â”œâ”€â”€ alu_test.v               # ALU stimulus
â”‚   â”œâ”€â”€ controller_tb.v          # Controller testbench
â”‚   â”œâ”€â”€ controller_test.v        # Controller stimulus
â”‚   â”œâ”€â”€ driver_tb.v              # Driver module testbench
â”‚   â”œâ”€â”€ driver_test.v            # Driver test vector
â”‚   â”œâ”€â”€ multiplexor_test.v       # Multiplexer testbench
â”‚   â”œâ”€â”€ register_tb.v            # Register file testbench
â”‚   â”œâ”€â”€ risc_test.v              # Top-level processor testbench
â”‚   â”œâ”€â”€ CPUtest1.txt             # Program 1 input file
â”‚   â”œâ”€â”€ CPUtest2.txt             # Program 2 input file
â”‚   â”œâ”€â”€ CPUtest3.txt             # Program 3 input file
â”‚
â”œâ”€â”€ README.md                    # Project documentation (this file)
