Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  8 19:39:54 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: nolabel_line16/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.499        0.000                      0                   55        0.267        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.499        0.000                      0                   55        0.267        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.505ns (42.378%)  route 3.406ns (57.622%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.161    11.235    nolabel_line16/clear
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[24]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    14.733    nolabel_line16/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.505ns (42.378%)  route 3.406ns (57.622%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.161    11.235    nolabel_line16/clear
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[25]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    14.733    nolabel_line16/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.505ns (42.378%)  route 3.406ns (57.622%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.161    11.235    nolabel_line16/clear
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[26]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    14.733    nolabel_line16/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.505ns (43.394%)  route 3.268ns (56.606%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.023    11.096    nolabel_line16/clear
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[20]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    14.735    nolabel_line16/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.505ns (43.394%)  route 3.268ns (56.606%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.023    11.096    nolabel_line16/clear
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[21]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    14.735    nolabel_line16/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.505ns (43.394%)  route 3.268ns (56.606%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.023    11.096    nolabel_line16/clear
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[22]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    14.735    nolabel_line16/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.505ns (43.394%)  route 3.268ns (56.606%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          1.023    11.096    nolabel_line16/clear
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[23]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    14.735    nolabel_line16/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.505ns (44.538%)  route 3.119ns (55.462%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          0.874    10.948    nolabel_line16/clear
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[16]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_R)       -0.524    14.736    nolabel_line16/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.505ns (44.538%)  route 3.119ns (55.462%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          0.874    10.948    nolabel_line16/clear
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[17]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_R)       -0.524    14.736    nolabel_line16/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 nolabel_line16/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.505ns (44.538%)  route 3.119ns (55.462%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y62          FDRE                                         r  nolabel_line16/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  nolabel_line16/counter_reg[1]/Q
                         net (fo=2, routed)           0.577     6.419    nolabel_line16/counter_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.075 r  nolabel_line16/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.075    nolabel_line16/counter_reg[0]_i_9_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  nolabel_line16/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.189    nolabel_line16/counter_reg[0]_i_10_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  nolabel_line16/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.303    nolabel_line16/counter_reg[0]_i_11_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  nolabel_line16/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.417    nolabel_line16/counter_reg[0]_i_13_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  nolabel_line16/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.531    nolabel_line16/counter_reg[0]_i_12_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  nolabel_line16/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.645    nolabel_line16/counter_reg[0]_i_14_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.979 r  nolabel_line16/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.819     8.798    nolabel_line16/p_0_in[26]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.303     9.101 r  nolabel_line16/counter[0]_i_7/O
                         net (fo=2, routed)           0.849     9.950    nolabel_line16/counter[0]_i_7_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.124    10.074 r  nolabel_line16/counter[0]_i_1/O
                         net (fo=27, routed)          0.874    10.948    nolabel_line16/clear
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.598    15.021    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDRE (Setup_fdre_C_R)       -0.524    14.736    nolabel_line16/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line16/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.810    nolabel_line16/counter_reg[14]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  nolabel_line16/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    nolabel_line16/counter_reg[12]_i_1_n_5
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line16/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line16/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.810    nolabel_line16/counter_reg[10]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  nolabel_line16/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    nolabel_line16/counter_reg[8]_i_1_n_5
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line16/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  nolabel_line16/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.809    nolabel_line16/counter_reg[18]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  nolabel_line16/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    nolabel_line16/counter_reg[16]_i_1_n_5
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    nolabel_line16/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  nolabel_line16/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.807    nolabel_line16/counter_reg[26]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  nolabel_line16/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    nolabel_line16/counter_reg[24]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y68          FDRE                                         r  nolabel_line16/counter_reg[26]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.650    nolabel_line16/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line16/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.810    nolabel_line16/counter_reg[14]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.956 r  nolabel_line16/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    nolabel_line16/counter_reg[12]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line16/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line16/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.810    nolabel_line16/counter_reg[10]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.956 r  nolabel_line16/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    nolabel_line16/counter_reg[8]_i_1_n_4
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y64          FDRE                                         r  nolabel_line16/counter_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line16/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  nolabel_line16/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.809    nolabel_line16/counter_reg[18]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.955 r  nolabel_line16/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    nolabel_line16/counter_reg[16]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[19]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    nolabel_line16/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  nolabel_line16/counter_reg[16]/Q
                         net (fo=2, routed)           0.183     1.865    nolabel_line16/counter_reg[16]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.980 r  nolabel_line16/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    nolabel_line16/counter_reg[16]_i_1_n_7
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y66          FDRE                                         r  nolabel_line16/counter_reg[16]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    nolabel_line16/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line16/counter_reg[12]/Q
                         net (fo=2, routed)           0.183     1.866    nolabel_line16/counter_reg[12]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.981 r  nolabel_line16/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    nolabel_line16/counter_reg[12]_i_1_n_7
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y65          FDRE                                         r  nolabel_line16/counter_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line16/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 nolabel_line16/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line16/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  nolabel_line16/counter_reg[20]/Q
                         net (fo=2, routed)           0.183     1.864    nolabel_line16/counter_reg[20]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.979 r  nolabel_line16/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    nolabel_line16/counter_reg[20]_i_1_n_7
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    nolabel_line16/counter_reg[0]_0
    SLICE_X2Y67          FDRE                                         r  nolabel_line16/counter_reg[20]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    nolabel_line16/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62     nolabel_line16/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     nolabel_line16/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     nolabel_line16/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     nolabel_line16/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     nolabel_line16/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     nolabel_line16/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     nolabel_line16/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     nolabel_line16/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     nolabel_line16/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     nolabel_line16/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     nolabel_line16/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     nolabel_line16/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     nolabel_line16/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     nolabel_line16/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     nolabel_line16/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62     nolabel_line16/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62     nolabel_line16/counter_reg[0]/C



