//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Mask[1];
.global .align 1 .b8 image_RNM0[1];
.global .align 1 .b8 image_RNM1[1];
.global .align 1 .b8 image_RNM2[1];
.global .align 1 .b8 uvtangent[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 1 .b8 rnd_seeds[1];
.global .align 4 .b8 directDir[12];
.global .align 4 .b8 directColor[12];
.global .align 4 .f32 shadowSpread;
.global .align 4 .u32 samples;
.global .align 4 .u32 ignoreNormal;
.global .align 4 .u32 lightCookie;
.global .align 16 .b8 lightTilingOffset[16];
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo9directDirE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11directColorE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12shadowSpreadE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12ignoreNormalE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11lightCookieE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo17lightTilingOffsetE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename9directDirE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename11directColorE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename12shadowSpreadE[6] = {102, 108, 111, 97, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12ignoreNormalE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename11lightCookieE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename17lightTilingOffsetE[7] = {102, 108, 111, 97, 116, 52, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum9directDirE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11directColorE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12shadowSpreadE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12ignoreNormalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11lightCookieE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum17lightTilingOffsetE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic9directDirE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11directColorE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12shadowSpreadE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12ignoreNormalE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11lightCookieE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic17lightTilingOffsetE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation9directDirE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11directColorE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12shadowSpreadE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12ignoreNormalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11lightCookieE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation17lightTilingOffsetE[1];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<148>;
	.reg .b16 	%rs<157>;
	.reg .f32 	%f<1170>;
	.reg .b32 	%r<412>;
	.reg .b64 	%rd<284>;


	mov.u64 	%rd283, __local_depot0;
	cvta.local.u64 	%SP, %rd283;
	ld.global.v2.u32 	{%r107, %r108}, [pixelID];
	cvt.u64.u32	%rd28, %r107;
	cvt.u64.u32	%rd29, %r108;
	mov.u64 	%rd32, uvnormal;
	cvta.global.u64 	%rd27, %rd32;
	mov.u32 	%r105, 2;
	mov.u32 	%r106, 4;
	mov.u64 	%rd31, 0;
	// inline asm
	call (%rd26), _rt_buffer_get_64, (%rd27, %r105, %r106, %rd28, %rd29, %rd31, %rd31);
	// inline asm
	ld.u32 	%r1, [%rd26];
	shr.u32 	%r111, %r1, 16;
	cvt.u16.u32	%rs1, %r111;
	and.b16  	%rs6, %rs1, 255;
	cvt.u16.u32	%rs7, %r1;
	or.b16  	%rs8, %rs7, %rs6;
	setp.eq.s16	%p6, %rs8, 0;
	mov.f32 	%f1116, 0f00000000;
	mov.f32 	%f1117, %f1116;
	mov.f32 	%f1118, %f1116;
	@%p6 bra 	BB0_2;

	ld.u8 	%rs9, [%rd26+1];
	and.b16  	%rs11, %rs7, 255;
	cvt.rn.f32.u16	%f202, %rs11;
	div.rn.f32 	%f203, %f202, 0f437F0000;
	fma.rn.f32 	%f204, %f203, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f205, %rs9;
	div.rn.f32 	%f206, %f205, 0f437F0000;
	fma.rn.f32 	%f207, %f206, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f208, %rs6;
	div.rn.f32 	%f209, %f208, 0f437F0000;
	fma.rn.f32 	%f210, %f209, 0f40000000, 0fBF800000;
	mul.f32 	%f211, %f207, %f207;
	fma.rn.f32 	%f212, %f204, %f204, %f211;
	fma.rn.f32 	%f213, %f210, %f210, %f212;
	sqrt.rn.f32 	%f214, %f213;
	rcp.rn.f32 	%f215, %f214;
	mul.f32 	%f1116, %f204, %f215;
	mul.f32 	%f1117, %f207, %f215;
	mul.f32 	%f1118, %f210, %f215;

BB0_2:
	ld.global.v2.u32 	{%r112, %r113}, [pixelID];
	ld.global.v2.u32 	{%r115, %r116}, [tileInfo];
	add.s32 	%r2, %r112, %r115;
	add.s32 	%r3, %r113, %r116;
	setp.eq.f32	%p7, %f1117, 0f00000000;
	setp.eq.f32	%p8, %f1116, 0f00000000;
	and.pred  	%p9, %p8, %p7;
	setp.eq.f32	%p10, %f1118, 0f00000000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_136;
	bra.uni 	BB0_3;

BB0_136:
	ld.global.u32 	%r411, [imageEnabled];
	and.b32  	%r340, %r411, 1;
	setp.eq.b32	%p141, %r340, 1;
	@!%p141 bra 	BB0_138;
	bra.uni 	BB0_137;

BB0_137:
	cvt.u64.u32	%rd186, %r2;
	cvt.u64.u32	%rd187, %r3;
	mov.u64 	%rd190, image;
	cvta.global.u64 	%rd185, %rd190;
	mov.u64 	%rd189, 0;
	// inline asm
	call (%rd184), _rt_buffer_get_64, (%rd185, %r105, %r106, %rd186, %rd187, %rd189, %rd189);
	// inline asm
	mov.u16 	%rs102, 0;
	st.v4.u8 	[%rd184], {%rs102, %rs102, %rs102, %rs102};
	ld.global.u32 	%r411, [imageEnabled];

BB0_138:
	and.b32  	%r343, %r411, 8;
	setp.eq.s32	%p142, %r343, 0;
	@%p142 bra 	BB0_140;

	cvt.u64.u32	%rd194, %r3;
	cvt.u64.u32	%rd193, %r2;
	mov.u64 	%rd197, image_Mask;
	cvta.global.u64 	%rd192, %rd197;
	mov.u64 	%rd196, 0;
	// inline asm
	call (%rd191), _rt_buffer_get_64, (%rd192, %r105, %r105, %rd193, %rd194, %rd196, %rd196);
	// inline asm
	mov.f32 	%f1016, 0f00000000;
	cvt.rzi.u32.f32	%r346, %f1016;
	cvt.u16.u32	%rs103, %r346;
	mov.u16 	%rs104, 0;
	st.v2.u8 	[%rd191], {%rs103, %rs104};
	ld.global.u32 	%r411, [imageEnabled];

BB0_140:
	cvt.u64.u32	%rd24, %r2;
	cvt.u64.u32	%rd25, %r3;
	and.b32  	%r347, %r411, 4;
	setp.eq.s32	%p143, %r347, 0;
	@%p143 bra 	BB0_144;

	ld.global.u32 	%r348, [additive];
	setp.eq.s32	%p144, %r348, 0;
	@%p144 bra 	BB0_143;

	mov.u64 	%rd210, image_HDR;
	cvta.global.u64 	%rd199, %rd210;
	mov.u32 	%r352, 8;
	mov.u64 	%rd209, 0;
	// inline asm
	call (%rd198), _rt_buffer_get_64, (%rd199, %r105, %r352, %rd24, %rd25, %rd209, %rd209);
	// inline asm
	ld.v4.u16 	{%rs111, %rs112, %rs113, %rs114}, [%rd198];
	// inline asm
	{  cvt.f32.f16 %f1017, %rs111;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1018, %rs112;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1019, %rs113;}

	// inline asm
	// inline asm
	call (%rd204), _rt_buffer_get_64, (%rd199, %r105, %r352, %rd24, %rd25, %rd209, %rd209);
	// inline asm
	add.f32 	%f1020, %f1017, 0f00000000;
	add.f32 	%f1021, %f1018, 0f00000000;
	add.f32 	%f1022, %f1019, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs110, %f1022;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs109, %f1021;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs108, %f1020;}

	// inline asm
	mov.u16 	%rs115, 0;
	st.v4.u16 	[%rd204], {%rs108, %rs109, %rs110, %rs115};
	bra.uni 	BB0_144;

BB0_3:
	ld.global.f32 	%f8, [directDir+4];
	ld.global.f32 	%f9, [directDir+8];
	ld.global.f32 	%f7, [directDir];
	ld.global.v2.u32 	{%r124, %r125}, [pixelID];
	cvt.u64.u32	%rd35, %r124;
	cvt.u64.u32	%rd36, %r125;
	mov.u64 	%rd45, uvpos;
	cvta.global.u64 	%rd34, %rd45;
	mov.u32 	%r121, 12;
	// inline asm
	call (%rd33), _rt_buffer_get_64, (%rd34, %r105, %r121, %rd35, %rd36, %rd31, %rd31);
	// inline asm
	ld.f32 	%f12, [%rd33+8];
	ld.f32 	%f11, [%rd33+4];
	ld.f32 	%f10, [%rd33];
	mul.f32 	%f219, %f10, 0f3456BF95;
	mul.f32 	%f220, %f11, 0f3456BF95;
	mul.f32 	%f221, %f12, 0f3456BF95;
	abs.f32 	%f222, %f1116;
	div.rn.f32 	%f223, %f219, %f222;
	abs.f32 	%f224, %f1117;
	div.rn.f32 	%f225, %f220, %f224;
	abs.f32 	%f226, %f1118;
	div.rn.f32 	%f227, %f221, %f226;
	abs.f32 	%f228, %f223;
	abs.f32 	%f229, %f225;
	abs.f32 	%f230, %f227;
	mov.f32 	%f231, 0f38D1B717;
	max.f32 	%f232, %f228, %f231;
	max.f32 	%f233, %f229, %f231;
	max.f32 	%f234, %f230, %f231;
	fma.rn.f32 	%f13, %f1116, %f232, %f10;
	fma.rn.f32 	%f14, %f1117, %f233, %f11;
	fma.rn.f32 	%f15, %f1118, %f234, %f12;
	abs.f32 	%f235, %f7;
	abs.f32 	%f236, %f9;
	setp.gt.f32	%p12, %f235, %f236;
	neg.f32 	%f237, %f8;
	neg.f32 	%f238, %f9;
	selp.f32	%f239, %f237, 0f00000000, %p12;
	selp.f32	%f240, %f7, %f238, %p12;
	selp.f32	%f241, 0f00000000, %f8, %p12;
	mul.f32 	%f242, %f240, %f240;
	fma.rn.f32 	%f243, %f239, %f239, %f242;
	fma.rn.f32 	%f244, %f241, %f241, %f243;
	sqrt.rn.f32 	%f245, %f244;
	rcp.rn.f32 	%f246, %f245;
	mul.f32 	%f16, %f239, %f246;
	mul.f32 	%f17, %f240, %f246;
	mul.f32 	%f18, %f241, %f246;
	mul.f32 	%f247, %f9, %f17;
	mul.f32 	%f248, %f8, %f18;
	sub.f32 	%f19, %f247, %f248;
	mul.f32 	%f249, %f7, %f18;
	mul.f32 	%f250, %f9, %f16;
	sub.f32 	%f20, %f249, %f250;
	mul.f32 	%f251, %f8, %f16;
	mul.f32 	%f252, %f7, %f17;
	sub.f32 	%f21, %f251, %f252;
	ld.global.v2.u32 	{%r128, %r129}, [pixelID];
	cvt.u64.u32	%rd41, %r128;
	cvt.u64.u32	%rd42, %r129;
	mov.u64 	%rd46, rnd_seeds;
	cvta.global.u64 	%rd40, %rd46;
	// inline asm
	call (%rd39), _rt_buffer_get_64, (%rd40, %r105, %r106, %rd41, %rd42, %rd31, %rd31);
	// inline asm
	ld.global.u32 	%r380, [samples];
	mov.f32 	%f1137, 0f00000000;
	setp.lt.s32	%p13, %r380, 1;
	@%p13 bra 	BB0_4;

	cvt.rn.f32.s32	%f256, %r380;
	rcp.rn.f32 	%f22, %f256;
	ld.u32 	%r406, [%rd39];
	mul.f32 	%f23, %f13, 0f3456BF95;
	mul.f32 	%f24, %f14, 0f3456BF95;
	mul.f32 	%f25, %f15, 0f3456BF95;
	mov.f32 	%f1137, 0f00000000;
	mov.u32 	%r381, 0;
	abs.f32 	%f257, %f24;
	abs.f32 	%f258, %f23;
	max.f32 	%f259, %f258, %f257;
	abs.f32 	%f260, %f25;
	max.f32 	%f261, %f259, %f260;
	mov.f32 	%f1138, %f1137;
	mov.f32 	%f1139, %f1137;

BB0_6:
	setp.lt.s32	%p14, %r380, 1;
	@%p14 bra 	BB0_55;

	max.f32 	%f30, %f261, %f231;
	mov.u32 	%r383, 0;

BB0_8:
	cvt.rn.f32.s32	%f1113, %r381;
	mad.lo.s32 	%r134, %r406, 1664525, 1013904223;
	and.b32  	%r135, %r134, 16777215;
	cvt.rn.f32.u32	%f263, %r135;
	fma.rn.f32 	%f264, %f263, 0f33800000, %f1113;
	mul.f32 	%f265, %f22, %f264;
	mad.lo.s32 	%r406, %r134, 1664525, 1013904223;
	and.b32  	%r136, %r406, 16777215;
	cvt.rn.f32.u32	%f266, %r136;
	cvt.rn.f32.s32	%f267, %r383;
	fma.rn.f32 	%f268, %f266, 0f33800000, %f267;
	mul.f32 	%f269, %f22, %f268;
	sqrt.rn.f32 	%f34, %f265;
	mul.f32 	%f1131, %f269, 0f40C90FDB;
	abs.f32 	%f36, %f1131;
	setp.neu.f32	%p15, %f36, 0f7F800000;
	mov.f32 	%f1125, %f1131;
	@%p15 bra 	BB0_10;

	mov.f32 	%f270, 0f00000000;
	mul.rn.f32 	%f1125, %f1131, %f270;

BB0_10:
	mul.f32 	%f271, %f1125, 0f3F22F983;
	cvt.rni.s32.f32	%r394, %f271;
	cvt.rn.f32.s32	%f272, %r394;
	neg.f32 	%f273, %f272;
	mov.f32 	%f274, 0f3FC90FDA;
	fma.rn.f32 	%f275, %f273, %f274, %f1125;
	mov.f32 	%f276, 0f33A22168;
	fma.rn.f32 	%f277, %f273, %f276, %f275;
	mov.f32 	%f278, 0f27C234C5;
	fma.rn.f32 	%f1126, %f273, %f278, %f277;
	abs.f32 	%f279, %f1125;
	setp.leu.f32	%p16, %f279, 0f47CE4780;
	@%p16 bra 	BB0_21;

	add.u64 	%rd48, %SP, 12;
	cvta.to.local.u64 	%rd3, %rd48;
	mov.b32 	 %r13, %f1125;
	shr.u32 	%r14, %r13, 23;
	shl.b32 	%r139, %r13, 8;
	or.b32  	%r15, %r139, -2147483648;
	mov.u32 	%r385, 0;
	mov.u64 	%rd280, 0;
	mov.u64 	%rd279, %rd3;
	mov.u32 	%r386, %r385;

BB0_12:
	.pragma "nounroll";
	shl.b64 	%rd49, %rd280, 2;
	mov.u64 	%rd50, __cudart_i2opi_f;
	add.s64 	%rd51, %rd50, %rd49;
	ld.const.u32 	%r142, [%rd51];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r15, %r386;
	madc.hi.u32     %r386, %r142, %r15,  0;
	}
	// inline asm
	st.local.u32 	[%rd279], %r140;
	add.s32 	%r385, %r385, 1;
	cvt.s64.s32	%rd280, %r385;
	mul.wide.s32 	%rd54, %r385, 4;
	add.s64 	%rd279, %rd3, %rd54;
	setp.ne.s32	%p17, %r385, 6;
	@%p17 bra 	BB0_12;

	add.u64 	%rd278, %SP, 12;
	and.b32  	%r145, %r14, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r20, %r13, -2147483648;
	cvta.to.local.u64 	%rd56, %rd278;
	st.local.u32 	[%rd56+24], %r386;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd57, %r149, 4;
	add.s64 	%rd8, %rd56, %rd57;
	ld.local.u32 	%r387, [%rd8];
	ld.local.u32 	%r388, [%rd8+-4];
	and.b32  	%r23, %r14, 31;
	setp.eq.s32	%p18, %r23, 0;
	@%p18 bra 	BB0_15;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r23;
	shr.u32 	%r152, %r388, %r151;
	shl.b32 	%r153, %r387, %r23;
	add.s32 	%r387, %r152, %r153;
	ld.local.u32 	%r154, [%rd8+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r388, %r23;
	add.s32 	%r388, %r155, %r156;

BB0_15:
	shr.u32 	%r157, %r388, 30;
	shl.b32 	%r158, %r387, 2;
	add.s32 	%r389, %r157, %r158;
	shl.b32 	%r29, %r388, 2;
	shr.u32 	%r159, %r389, 31;
	shr.u32 	%r160, %r387, 30;
	add.s32 	%r30, %r159, %r160;
	setp.eq.s32	%p19, %r159, 0;
	@%p19 bra 	BB0_16;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r390, %r20;
	mov.u32 	%r391, %r29;
	bra.uni 	BB0_18;

BB0_17:
	not.b32 	%r161, %r389;
	neg.s32 	%r391, %r29;
	setp.eq.s32	%p20, %r29, 0;
	selp.u32	%r162, 1, 0, %p20;
	add.s32 	%r389, %r162, %r161;
	xor.b32  	%r390, %r20, -2147483648;

BB0_18:
	clz.b32 	%r393, %r389;
	setp.eq.s32	%p21, %r393, 0;
	shl.b32 	%r163, %r389, %r393;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r393;
	shr.u32 	%r166, %r391, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r38, %r389, %r167, %p21;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r392, %r38, %r168;
	setp.eq.s32	%p22, %r20, 0;
	neg.s32 	%r169, %r30;
	selp.b32	%r394, %r30, %r169, %p22;
	setp.lt.s32	%p23, %r392, 1;
	@%p23 bra 	BB0_20;

	mul.lo.s32 	%r170, %r38, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r392, 1;
	add.s32 	%r392, %r171, %r172;
	add.s32 	%r393, %r393, 1;

BB0_20:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r393;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r392, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r390;
	mov.b32 	 %f1126, %r181;

BB0_21:
	mul.rn.f32 	%f42, %f1126, %f1126;
	add.s32 	%r46, %r394, 1;
	and.b32  	%r47, %r46, 1;
	setp.eq.s32	%p24, %r47, 0;
	@%p24 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	mov.f32 	%f282, 0f3C08839E;
	mov.f32 	%f283, 0fB94CA1F9;
	fma.rn.f32 	%f1127, %f283, %f42, %f282;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f280, 0fBAB6061A;
	mov.f32 	%f281, 0f37CCF5CE;
	fma.rn.f32 	%f1127, %f281, %f42, %f280;

BB0_24:
	@%p24 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mov.f32 	%f287, 0fBE2AAAA3;
	fma.rn.f32 	%f288, %f1127, %f42, %f287;
	mov.f32 	%f289, 0f00000000;
	fma.rn.f32 	%f1128, %f288, %f42, %f289;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f284, 0f3D2AAAA5;
	fma.rn.f32 	%f285, %f1127, %f42, %f284;
	mov.f32 	%f286, 0fBF000000;
	fma.rn.f32 	%f1128, %f285, %f42, %f286;

BB0_27:
	fma.rn.f32 	%f1129, %f1128, %f1126, %f1126;
	@%p24 bra 	BB0_29;

	mov.f32 	%f290, 0f3F800000;
	fma.rn.f32 	%f1129, %f1128, %f42, %f290;

BB0_29:
	and.b32  	%r182, %r46, 2;
	setp.eq.s32	%p27, %r182, 0;
	@%p27 bra 	BB0_31;

	mov.f32 	%f291, 0f00000000;
	mov.f32 	%f292, 0fBF800000;
	fma.rn.f32 	%f1129, %f1129, %f292, %f291;

BB0_31:
	@%p15 bra 	BB0_33;

	mov.f32 	%f293, 0f00000000;
	mul.rn.f32 	%f1131, %f1131, %f293;

BB0_33:
	mov.f32 	%f1115, 0f33A22168;
	mov.f32 	%f1114, 0f3FC90FDA;
	mul.f32 	%f294, %f1131, 0f3F22F983;
	cvt.rni.s32.f32	%r404, %f294;
	cvt.rn.f32.s32	%f295, %r404;
	neg.f32 	%f296, %f295;
	fma.rn.f32 	%f298, %f296, %f1114, %f1131;
	fma.rn.f32 	%f300, %f296, %f1115, %f298;
	fma.rn.f32 	%f1132, %f296, %f278, %f300;
	abs.f32 	%f302, %f1131;
	setp.leu.f32	%p29, %f302, 0f47CE4780;
	@%p29 bra 	BB0_44;

	add.u64 	%rd59, %SP, 12;
	cvta.to.local.u64 	%rd9, %rd59;
	mov.b32 	 %r49, %f1131;
	shr.u32 	%r50, %r49, 23;
	shl.b32 	%r185, %r49, 8;
	or.b32  	%r51, %r185, -2147483648;
	mov.u32 	%r395, 0;
	mov.u64 	%rd281, %rd9;
	mov.u64 	%rd282, %rd31;
	mov.u32 	%r396, %r395;

BB0_35:
	.pragma "nounroll";
	shl.b64 	%rd60, %rd282, 2;
	mov.u64 	%rd61, __cudart_i2opi_f;
	add.s64 	%rd62, %rd61, %rd60;
	ld.const.u32 	%r188, [%rd62];
	// inline asm
	{
	mad.lo.cc.u32   %r186, %r188, %r51, %r396;
	madc.hi.u32     %r396, %r188, %r51,  0;
	}
	// inline asm
	st.local.u32 	[%rd281], %r186;
	add.s32 	%r395, %r395, 1;
	cvt.s64.s32	%rd282, %r395;
	mul.wide.s32 	%rd63, %r395, 4;
	add.s64 	%rd281, %rd9, %rd63;
	setp.ne.s32	%p30, %r395, 6;
	@%p30 bra 	BB0_35;

	and.b32  	%r191, %r50, 255;
	add.s32 	%r192, %r191, -128;
	shr.u32 	%r193, %r192, 5;
	and.b32  	%r56, %r49, -2147483648;
	cvta.to.local.u64 	%rd65, %rd59;
	st.local.u32 	[%rd65+24], %r396;
	mov.u32 	%r194, 6;
	sub.s32 	%r195, %r194, %r193;
	mul.wide.s32 	%rd66, %r195, 4;
	add.s64 	%rd15, %rd65, %rd66;
	ld.local.u32 	%r397, [%rd15];
	ld.local.u32 	%r398, [%rd15+-4];
	and.b32  	%r59, %r50, 31;
	setp.eq.s32	%p31, %r59, 0;
	@%p31 bra 	BB0_38;

	mov.u32 	%r196, 32;
	sub.s32 	%r197, %r196, %r59;
	shr.u32 	%r198, %r398, %r197;
	shl.b32 	%r199, %r397, %r59;
	add.s32 	%r397, %r198, %r199;
	ld.local.u32 	%r200, [%rd15+-8];
	shr.u32 	%r201, %r200, %r197;
	shl.b32 	%r202, %r398, %r59;
	add.s32 	%r398, %r201, %r202;

BB0_38:
	shr.u32 	%r203, %r398, 30;
	shl.b32 	%r204, %r397, 2;
	add.s32 	%r399, %r203, %r204;
	shl.b32 	%r65, %r398, 2;
	shr.u32 	%r205, %r399, 31;
	shr.u32 	%r206, %r397, 30;
	add.s32 	%r66, %r205, %r206;
	setp.eq.s32	%p32, %r205, 0;
	@%p32 bra 	BB0_39;
	bra.uni 	BB0_40;

BB0_39:
	mov.u32 	%r400, %r56;
	mov.u32 	%r401, %r65;
	bra.uni 	BB0_41;

BB0_40:
	not.b32 	%r207, %r399;
	neg.s32 	%r401, %r65;
	setp.eq.s32	%p33, %r65, 0;
	selp.u32	%r208, 1, 0, %p33;
	add.s32 	%r399, %r208, %r207;
	xor.b32  	%r400, %r56, -2147483648;

BB0_41:
	clz.b32 	%r403, %r399;
	setp.eq.s32	%p34, %r403, 0;
	shl.b32 	%r209, %r399, %r403;
	mov.u32 	%r210, 32;
	sub.s32 	%r211, %r210, %r403;
	shr.u32 	%r212, %r401, %r211;
	add.s32 	%r213, %r212, %r209;
	selp.b32	%r74, %r399, %r213, %p34;
	mov.u32 	%r214, -921707870;
	mul.hi.u32 	%r402, %r74, %r214;
	setp.eq.s32	%p35, %r56, 0;
	neg.s32 	%r215, %r66;
	selp.b32	%r404, %r66, %r215, %p35;
	setp.lt.s32	%p36, %r402, 1;
	@%p36 bra 	BB0_43;

	mul.lo.s32 	%r216, %r74, -921707870;
	shr.u32 	%r217, %r216, 31;
	shl.b32 	%r218, %r402, 1;
	add.s32 	%r402, %r217, %r218;
	add.s32 	%r403, %r403, 1;

BB0_43:
	mov.u32 	%r219, 126;
	sub.s32 	%r220, %r219, %r403;
	shl.b32 	%r221, %r220, 23;
	add.s32 	%r222, %r402, 1;
	shr.u32 	%r223, %r222, 7;
	add.s32 	%r224, %r223, 1;
	shr.u32 	%r225, %r224, 1;
	add.s32 	%r226, %r225, %r221;
	or.b32  	%r227, %r226, %r400;
	mov.b32 	 %f1132, %r227;

BB0_44:
	mul.rn.f32 	%f59, %f1132, %f1132;
	and.b32  	%r82, %r404, 1;
	setp.eq.s32	%p37, %r82, 0;
	@%p37 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_46:
	mov.f32 	%f305, 0f3C08839E;
	mov.f32 	%f306, 0fB94CA1F9;
	fma.rn.f32 	%f1133, %f306, %f59, %f305;
	bra.uni 	BB0_47;

BB0_45:
	mov.f32 	%f303, 0fBAB6061A;
	mov.f32 	%f304, 0f37CCF5CE;
	fma.rn.f32 	%f1133, %f304, %f59, %f303;

BB0_47:
	@%p37 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	mov.f32 	%f310, 0fBE2AAAA3;
	fma.rn.f32 	%f311, %f1133, %f59, %f310;
	mov.f32 	%f312, 0f00000000;
	fma.rn.f32 	%f1134, %f311, %f59, %f312;
	bra.uni 	BB0_50;

BB0_48:
	mov.f32 	%f307, 0f3D2AAAA5;
	fma.rn.f32 	%f308, %f1133, %f59, %f307;
	mov.f32 	%f309, 0fBF000000;
	fma.rn.f32 	%f1134, %f308, %f59, %f309;

BB0_50:
	fma.rn.f32 	%f1135, %f1134, %f1132, %f1132;
	@%p37 bra 	BB0_52;

	mov.f32 	%f313, 0f3F800000;
	fma.rn.f32 	%f1135, %f1134, %f59, %f313;

BB0_52:
	and.b32  	%r228, %r404, 2;
	setp.eq.s32	%p40, %r228, 0;
	@%p40 bra 	BB0_54;

	mov.f32 	%f314, 0f00000000;
	mov.f32 	%f315, 0fBF800000;
	fma.rn.f32 	%f1135, %f1135, %f315, %f314;

BB0_54:
	mul.f32 	%f324, %f34, %f1129;
	add.u64 	%rd67, %SP, 0;
	cvta.to.local.u64 	%rd68, %rd67;
	mul.f32 	%f325, %f324, %f324;
	mov.f32 	%f326, 0f3F800000;
	sub.f32 	%f327, %f326, %f325;
	mul.f32 	%f328, %f34, %f1135;
	mul.f32 	%f329, %f328, %f328;
	sub.f32 	%f330, %f327, %f329;
	mov.f32 	%f331, 0f00000000;
	max.f32 	%f332, %f331, %f330;
	sqrt.rn.f32 	%f333, %f332;
	mul.f32 	%f334, %f16, %f328;
	mul.f32 	%f335, %f17, %f328;
	mul.f32 	%f336, %f18, %f328;
	fma.rn.f32 	%f337, %f19, %f324, %f334;
	fma.rn.f32 	%f338, %f20, %f324, %f335;
	fma.rn.f32 	%f339, %f21, %f324, %f336;
	fma.rn.f32 	%f340, %f7, %f333, %f337;
	fma.rn.f32 	%f341, %f8, %f333, %f338;
	fma.rn.f32 	%f342, %f9, %f333, %f339;
	add.f32 	%f343, %f7, %f340;
	add.f32 	%f344, %f8, %f341;
	add.f32 	%f345, %f9, %f342;
	ld.global.f32 	%f346, [shadowSpread];
	mul.f32 	%f347, %f346, %f343;
	mul.f32 	%f348, %f346, %f344;
	mul.f32 	%f349, %f346, %f345;
	sub.f32 	%f350, %f347, %f7;
	sub.f32 	%f351, %f348, %f8;
	sub.f32 	%f352, %f349, %f9;
	mul.f32 	%f353, %f351, %f351;
	fma.rn.f32 	%f354, %f350, %f350, %f353;
	fma.rn.f32 	%f355, %f352, %f352, %f354;
	sqrt.rn.f32 	%f356, %f355;
	rcp.rn.f32 	%f357, %f356;
	mul.f32 	%f319, %f357, %f350;
	mul.f32 	%f320, %f357, %f351;
	mul.f32 	%f321, %f357, %f352;
	ld.global.u32 	%r232, [imageEnabled];
	and.b32  	%r233, %r232, 32;
	setp.eq.s32	%p41, %r233, 0;
	selp.f32	%f358, 0f3F800000, 0f41200000, %p41;
	mul.f32 	%f322, %f358, %f30;
	mov.u32 	%r234, 1065353216;
	st.local.u32 	[%rd68+8], %r234;
	st.local.u32 	[%rd68+4], %r234;
	st.local.u32 	[%rd68], %r234;
	ld.global.u32 	%r229, [root];
	mov.u32 	%r230, 1;
	mov.f32 	%f323, 0f6C4ECB8F;
	// inline asm
	call _rt_trace_64, (%r229, %f13, %f14, %f15, %f319, %f320, %f321, %r230, %f322, %f323, %rd67, %r121);
	// inline asm
	ld.local.f32 	%f359, [%rd68];
	add.f32 	%f1139, %f1139, %f359;
	ld.local.f32 	%f360, [%rd68+4];
	add.f32 	%f1138, %f1138, %f360;
	ld.local.f32 	%f361, [%rd68+8];
	add.f32 	%f1137, %f1137, %f361;
	ld.global.u32 	%r380, [samples];
	add.s32 	%r383, %r383, 1;
	setp.lt.s32	%p42, %r383, %r380;
	@%p42 bra 	BB0_8;

BB0_55:
	add.s32 	%r381, %r381, 1;
	setp.lt.s32	%p43, %r381, %r380;
	@%p43 bra 	BB0_6;
	bra.uni 	BB0_56;

BB0_4:
	mov.f32 	%f1138, %f1137;
	mov.f32 	%f1139, %f1137;

BB0_56:
	mul.f32 	%f365, %f1118, %f9;
	mul.f32 	%f366, %f1117, %f8;
	neg.f32 	%f367, %f366;
	mul.f32 	%f368, %f1116, %f7;
	sub.f32 	%f369, %f367, %f368;
	sub.f32 	%f80, %f369, %f365;
	setp.eq.s32	%p44, %r380, 0;
	mov.f32 	%f1143, 0f3F800000;
	mov.f32 	%f1144, %f1143;
	mov.f32 	%f1145, %f1143;
	@%p44 bra 	BB0_58;

	mul.lo.s32 	%r235, %r380, %r380;
	cvt.rn.f32.s32	%f370, %r235;
	rcp.rn.f32 	%f371, %f370;
	mul.f32 	%f1143, %f1139, %f371;
	mul.f32 	%f1144, %f1138, %f371;
	mul.f32 	%f1145, %f1137, %f371;

BB0_58:
	mul.f32 	%f382, %f11, %f20;
	fma.rn.f32 	%f383, %f10, %f19, %f382;
	fma.rn.f32 	%f384, %f12, %f21, %f383;
	ld.global.v4.f32 	{%f385, %f386, %f387, %f388}, [lightTilingOffset];
	fma.rn.f32 	%f376, %f384, %f385, %f387;
	mul.f32 	%f391, %f11, %f17;
	fma.rn.f32 	%f392, %f10, %f16, %f391;
	fma.rn.f32 	%f393, %f12, %f18, %f392;
	fma.rn.f32 	%f377, %f393, %f386, %f388;
	ld.global.u32 	%r236, [lightCookie];
	mov.f32 	%f379, 0f00000000;
	// inline asm
	call (%f372, %f373, %f374, %f375), _rt_texture_get_f_id, (%r236, %r105, %f376, %f377, %f379, %f379);
	// inline asm
	min.f32 	%f396, %f372, %f373;
	min.f32 	%f397, %f396, %f374;
	mul.f32 	%f87, %f1143, %f397;
	ld.global.f32 	%f398, [directColor];
	mul.f32 	%f399, %f1143, %f398;
	ld.global.f32 	%f400, [directColor+4];
	mul.f32 	%f401, %f1144, %f400;
	ld.global.f32 	%f402, [directColor+8];
	mul.f32 	%f403, %f1145, %f402;
	mul.f32 	%f88, %f372, %f399;
	mul.f32 	%f89, %f373, %f401;
	mul.f32 	%f90, %f374, %f403;
	cvt.sat.f32.f32	%f404, %f80;
	mul.f32 	%f91, %f88, %f404;
	mul.f32 	%f92, %f89, %f404;
	mul.f32 	%f93, %f404, %f90;
	fma.rn.f32 	%f405, %f80, 0f3F000000, 0f3F000000;
	cvt.sat.f32.f32	%f406, %f405;
	add.f32 	%f94, %f406, %f406;
	mov.f32 	%f410, 0f41A00000;
	abs.f32 	%f96, %f94;
	setp.lt.f32	%p45, %f96, 0f00800000;
	mul.f32 	%f412, %f96, 0f4B800000;
	selp.f32	%f413, 0fC3170000, 0fC2FE0000, %p45;
	selp.f32	%f414, %f412, %f96, %p45;
	mov.b32 	 %r238, %f414;
	and.b32  	%r239, %r238, 8388607;
	or.b32  	%r240, %r239, 1065353216;
	mov.b32 	 %f415, %r240;
	shr.u32 	%r241, %r238, 23;
	cvt.rn.f32.u32	%f416, %r241;
	add.f32 	%f417, %f413, %f416;
	setp.gt.f32	%p46, %f415, 0f3FB504F3;
	mul.f32 	%f418, %f415, 0f3F000000;
	add.f32 	%f419, %f417, 0f3F800000;
	selp.f32	%f420, %f418, %f415, %p46;
	selp.f32	%f421, %f419, %f417, %p46;
	add.f32 	%f422, %f420, 0fBF800000;
	add.f32 	%f381, %f420, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f380,%f381;
	// inline asm
	add.f32 	%f423, %f422, %f422;
	mul.f32 	%f424, %f380, %f423;
	mul.f32 	%f425, %f424, %f424;
	mov.f32 	%f426, 0f3C4CAF63;
	mov.f32 	%f427, 0f3B18F0FE;
	fma.rn.f32 	%f428, %f427, %f425, %f426;
	mov.f32 	%f429, 0f3DAAAABD;
	fma.rn.f32 	%f430, %f428, %f425, %f429;
	mul.rn.f32 	%f431, %f430, %f425;
	mul.rn.f32 	%f432, %f431, %f424;
	sub.f32 	%f433, %f422, %f424;
	neg.f32 	%f434, %f424;
	add.f32 	%f435, %f433, %f433;
	fma.rn.f32 	%f436, %f434, %f422, %f435;
	mul.rn.f32 	%f437, %f380, %f436;
	add.f32 	%f438, %f432, %f424;
	sub.f32 	%f439, %f424, %f438;
	add.f32 	%f440, %f432, %f439;
	add.f32 	%f441, %f437, %f440;
	add.f32 	%f442, %f438, %f441;
	sub.f32 	%f443, %f438, %f442;
	add.f32 	%f444, %f441, %f443;
	mov.f32 	%f445, 0f3F317200;
	mul.rn.f32 	%f446, %f421, %f445;
	mov.f32 	%f447, 0f35BFBE8E;
	mul.rn.f32 	%f448, %f421, %f447;
	add.f32 	%f449, %f446, %f442;
	sub.f32 	%f450, %f446, %f449;
	add.f32 	%f451, %f442, %f450;
	add.f32 	%f452, %f444, %f451;
	add.f32 	%f453, %f448, %f452;
	add.f32 	%f454, %f449, %f453;
	sub.f32 	%f455, %f449, %f454;
	add.f32 	%f456, %f453, %f455;
	mul.rn.f32 	%f457, %f410, %f454;
	neg.f32 	%f458, %f457;
	fma.rn.f32 	%f459, %f410, %f454, %f458;
	fma.rn.f32 	%f460, %f410, %f456, %f459;
	fma.rn.f32 	%f461, %f379, %f454, %f460;
	add.rn.f32 	%f462, %f457, %f461;
	neg.f32 	%f463, %f462;
	add.rn.f32 	%f464, %f457, %f463;
	add.rn.f32 	%f465, %f464, %f461;
	mov.b32 	 %r242, %f462;
	setp.eq.s32	%p47, %r242, 1118925336;
	add.s32 	%r243, %r242, -1;
	mov.b32 	 %f466, %r243;
	add.f32 	%f467, %f465, 0f37000000;
	selp.f32	%f468, %f466, %f462, %p47;
	selp.f32	%f97, %f467, %f465, %p47;
	mul.f32 	%f469, %f468, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f470, %f469;
	mov.f32 	%f471, 0fBF317200;
	fma.rn.f32 	%f472, %f470, %f471, %f468;
	mov.f32 	%f473, 0fB5BFBE8E;
	fma.rn.f32 	%f474, %f470, %f473, %f472;
	mul.f32 	%f475, %f474, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f476, %f475;
	add.f32 	%f477, %f470, 0f00000000;
	ex2.approx.f32 	%f478, %f477;
	mul.f32 	%f479, %f476, %f478;
	setp.lt.f32	%p48, %f468, 0fC2D20000;
	selp.f32	%f480, 0f00000000, %f479, %p48;
	setp.gt.f32	%p49, %f468, 0f42D20000;
	selp.f32	%f1146, 0f7F800000, %f480, %p49;
	setp.eq.f32	%p50, %f1146, 0f7F800000;
	@%p50 bra 	BB0_60;

	fma.rn.f32 	%f1146, %f1146, %f97, %f1146;

BB0_60:
	mov.f32 	%f1050, 0f41200000;
	cvt.rzi.f32.f32	%f1049, %f1050;
	add.f32 	%f1048, %f1049, %f1049;
	mov.f32 	%f1047, 0f41A00000;
	sub.f32 	%f1046, %f1047, %f1048;
	abs.f32 	%f1045, %f1046;
	setp.lt.f32	%p51, %f94, 0f00000000;
	setp.eq.f32	%p52, %f1045, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	mov.b32 	 %r244, %f1146;
	xor.b32  	%r245, %r244, -2147483648;
	mov.b32 	 %f481, %r245;
	selp.f32	%f1148, %f481, %f1146, %p1;
	setp.eq.f32	%p53, %f94, 0f00000000;
	@%p53 bra 	BB0_63;
	bra.uni 	BB0_61;

BB0_63:
	add.f32 	%f484, %f94, %f94;
	selp.f32	%f1148, %f484, 0f00000000, %p52;
	bra.uni 	BB0_64;

BB0_61:
	setp.geu.f32	%p54, %f94, 0f00000000;
	@%p54 bra 	BB0_64;

	mov.f32 	%f1086, 0f41A00000;
	cvt.rzi.f32.f32	%f483, %f1086;
	setp.neu.f32	%p55, %f483, 0f41A00000;
	selp.f32	%f1148, 0f7FFFFFFF, %f1148, %p55;

BB0_64:
	add.f32 	%f485, %f96, 0f41A00000;
	mov.b32 	 %r246, %f485;
	setp.lt.s32	%p57, %r246, 2139095040;
	@%p57 bra 	BB0_69;

	setp.gtu.f32	%p58, %f96, 0f7F800000;
	@%p58 bra 	BB0_68;
	bra.uni 	BB0_66;

BB0_68:
	add.f32 	%f1148, %f94, 0f41A00000;
	bra.uni 	BB0_69;

BB0_66:
	setp.neu.f32	%p59, %f96, 0f7F800000;
	@%p59 bra 	BB0_69;

	selp.f32	%f1148, 0fFF800000, 0f7F800000, %p1;

BB0_69:
	setp.eq.f32	%p60, %f94, 0f3F800000;
	selp.f32	%f486, 0f3F800000, %f1148, %p60;
	cvt.sat.f32.f32	%f487, %f486;
	mul.f32 	%f108, %f88, %f487;
	mul.f32 	%f109, %f89, %f487;
	mul.f32 	%f110, %f90, %f487;
	ld.global.u32 	%r409, [imageEnabled];
	and.b32  	%r247, %r409, 8;
	setp.eq.s32	%p61, %r247, 0;
	@%p61 bra 	BB0_82;

	mov.f32 	%f1058, 0fB5BFBE8E;
	mov.f32 	%f1057, 0fBF317200;
	mov.f32 	%f1056, 0f00000000;
	mov.f32 	%f1055, 0f35BFBE8E;
	mov.f32 	%f1054, 0f3F317200;
	mov.f32 	%f1053, 0f3DAAAABD;
	mov.f32 	%f1052, 0f3C4CAF63;
	mov.f32 	%f1051, 0f3B18F0FE;
	cvt.u64.u32	%rd71, %r2;
	cvt.u64.u32	%rd72, %r3;
	mov.u64 	%rd75, image_Mask;
	cvta.global.u64 	%rd70, %rd75;
	// inline asm
	call (%rd69), _rt_buffer_get_64, (%rd70, %r105, %r105, %rd71, %rd72, %rd31, %rd31);
	// inline asm
	abs.f32 	%f112, %f87;
	setp.lt.f32	%p62, %f112, 0f00800000;
	mul.f32 	%f493, %f112, 0f4B800000;
	selp.f32	%f494, 0fC3170000, 0fC2FE0000, %p62;
	selp.f32	%f495, %f493, %f112, %p62;
	mov.b32 	 %r250, %f495;
	and.b32  	%r251, %r250, 8388607;
	or.b32  	%r252, %r251, 1065353216;
	mov.b32 	 %f496, %r252;
	shr.u32 	%r253, %r250, 23;
	cvt.rn.f32.u32	%f497, %r253;
	add.f32 	%f498, %f494, %f497;
	setp.gt.f32	%p63, %f496, 0f3FB504F3;
	mul.f32 	%f499, %f496, 0f3F000000;
	add.f32 	%f500, %f498, 0f3F800000;
	selp.f32	%f501, %f499, %f496, %p63;
	selp.f32	%f502, %f500, %f498, %p63;
	add.f32 	%f503, %f501, 0fBF800000;
	add.f32 	%f489, %f501, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f488,%f489;
	// inline asm
	add.f32 	%f504, %f503, %f503;
	mul.f32 	%f505, %f488, %f504;
	mul.f32 	%f506, %f505, %f505;
	fma.rn.f32 	%f509, %f1051, %f506, %f1052;
	fma.rn.f32 	%f511, %f509, %f506, %f1053;
	mul.rn.f32 	%f512, %f511, %f506;
	mul.rn.f32 	%f513, %f512, %f505;
	sub.f32 	%f514, %f503, %f505;
	neg.f32 	%f515, %f505;
	add.f32 	%f516, %f514, %f514;
	fma.rn.f32 	%f517, %f515, %f503, %f516;
	mul.rn.f32 	%f518, %f488, %f517;
	add.f32 	%f519, %f513, %f505;
	sub.f32 	%f520, %f505, %f519;
	add.f32 	%f521, %f513, %f520;
	add.f32 	%f522, %f518, %f521;
	add.f32 	%f523, %f519, %f522;
	sub.f32 	%f524, %f519, %f523;
	add.f32 	%f525, %f522, %f524;
	mul.rn.f32 	%f527, %f502, %f1054;
	mul.rn.f32 	%f529, %f502, %f1055;
	add.f32 	%f530, %f527, %f523;
	sub.f32 	%f531, %f527, %f530;
	add.f32 	%f532, %f523, %f531;
	add.f32 	%f533, %f525, %f532;
	add.f32 	%f534, %f529, %f533;
	add.f32 	%f535, %f530, %f534;
	sub.f32 	%f536, %f530, %f535;
	add.f32 	%f537, %f534, %f536;
	mov.f32 	%f538, 0f3EE8BA2E;
	mul.rn.f32 	%f539, %f538, %f535;
	neg.f32 	%f540, %f539;
	fma.rn.f32 	%f541, %f538, %f535, %f540;
	fma.rn.f32 	%f542, %f538, %f537, %f541;
	fma.rn.f32 	%f544, %f1056, %f535, %f542;
	add.rn.f32 	%f545, %f539, %f544;
	neg.f32 	%f546, %f545;
	add.rn.f32 	%f547, %f539, %f546;
	add.rn.f32 	%f548, %f547, %f544;
	mov.b32 	 %r254, %f545;
	setp.eq.s32	%p64, %r254, 1118925336;
	add.s32 	%r255, %r254, -1;
	mov.b32 	 %f549, %r255;
	add.f32 	%f550, %f548, 0f37000000;
	selp.f32	%f551, %f549, %f545, %p64;
	selp.f32	%f113, %f550, %f548, %p64;
	mul.f32 	%f552, %f551, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f553, %f552;
	fma.rn.f32 	%f555, %f553, %f1057, %f551;
	fma.rn.f32 	%f557, %f553, %f1058, %f555;
	mul.f32 	%f558, %f557, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f559, %f558;
	add.f32 	%f560, %f553, 0f00000000;
	ex2.approx.f32 	%f561, %f560;
	mul.f32 	%f562, %f559, %f561;
	setp.lt.f32	%p65, %f551, 0fC2D20000;
	selp.f32	%f563, 0f00000000, %f562, %p65;
	setp.gt.f32	%p66, %f551, 0f42D20000;
	selp.f32	%f1149, 0f7F800000, %f563, %p66;
	setp.eq.f32	%p67, %f1149, 0f7F800000;
	@%p67 bra 	BB0_72;

	fma.rn.f32 	%f1149, %f1149, %f113, %f1149;

BB0_72:
	mov.f32 	%f1090, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f1089, %f1090;
	fma.rn.f32 	%f1088, %f1089, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f1087, %f1088;
	setp.lt.f32	%p68, %f87, 0f00000000;
	setp.eq.f32	%p69, %f1087, 0f3F800000;
	and.pred  	%p2, %p68, %p69;
	mov.b32 	 %r256, %f1149;
	xor.b32  	%r257, %r256, -2147483648;
	mov.b32 	 %f564, %r257;
	selp.f32	%f1151, %f564, %f1149, %p2;
	setp.eq.f32	%p70, %f87, 0f00000000;
	@%p70 bra 	BB0_75;
	bra.uni 	BB0_73;

BB0_75:
	add.f32 	%f567, %f87, %f87;
	selp.f32	%f1151, %f567, 0f00000000, %p69;
	bra.uni 	BB0_76;

BB0_143:
	mov.u64 	%rd217, image_HDR;
	cvta.global.u64 	%rd212, %rd217;
	mov.u32 	%r354, 8;
	mov.u64 	%rd216, 0;
	// inline asm
	call (%rd211), _rt_buffer_get_64, (%rd212, %r105, %r354, %rd24, %rd25, %rd216, %rd216);
	// inline asm
	mov.f32 	%f1023, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs116, %f1023;}

	// inline asm
	mov.u16 	%rs117, 0;
	st.v4.u16 	[%rd211], {%rs116, %rs116, %rs116, %rs117};

BB0_144:
	ld.global.u32 	%r355, [additive];
	setp.eq.s32	%p145, %r355, 0;
	@%p145 bra 	BB0_146;

	mov.u64 	%rd230, image_RNM0;
	cvta.global.u64 	%rd219, %rd230;
	mov.u32 	%r359, 8;
	mov.u64 	%rd229, 0;
	// inline asm
	call (%rd218), _rt_buffer_get_64, (%rd219, %r105, %r359, %rd24, %rd25, %rd229, %rd229);
	// inline asm
	ld.v4.u16 	{%rs124, %rs125, %rs126, %rs127}, [%rd218];
	// inline asm
	{  cvt.f32.f16 %f1024, %rs124;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1025, %rs125;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1026, %rs126;}

	// inline asm
	// inline asm
	call (%rd224), _rt_buffer_get_64, (%rd219, %r105, %r359, %rd24, %rd25, %rd229, %rd229);
	// inline asm
	add.f32 	%f1027, %f1024, 0f00000000;
	add.f32 	%f1028, %f1025, 0f00000000;
	add.f32 	%f1029, %f1026, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs123, %f1029;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs122, %f1028;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs121, %f1027;}

	// inline asm
	mov.u16 	%rs128, 0;
	st.v4.u16 	[%rd224], {%rs121, %rs122, %rs123, %rs128};
	bra.uni 	BB0_147;

BB0_146:
	mov.u64 	%rd237, image_RNM0;
	cvta.global.u64 	%rd232, %rd237;
	mov.u32 	%r361, 8;
	mov.u64 	%rd236, 0;
	// inline asm
	call (%rd231), _rt_buffer_get_64, (%rd232, %r105, %r361, %rd24, %rd25, %rd236, %rd236);
	// inline asm
	mov.f32 	%f1030, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs129, %f1030;}

	// inline asm
	mov.u16 	%rs130, 0;
	st.v4.u16 	[%rd231], {%rs129, %rs129, %rs129, %rs130};

BB0_147:
	ld.global.u32 	%r362, [additive];
	setp.eq.s32	%p146, %r362, 0;
	@%p146 bra 	BB0_149;

	mov.u64 	%rd250, image_RNM1;
	cvta.global.u64 	%rd239, %rd250;
	mov.u32 	%r366, 8;
	mov.u64 	%rd249, 0;
	// inline asm
	call (%rd238), _rt_buffer_get_64, (%rd239, %r105, %r366, %rd24, %rd25, %rd249, %rd249);
	// inline asm
	ld.v4.u16 	{%rs137, %rs138, %rs139, %rs140}, [%rd238];
	// inline asm
	{  cvt.f32.f16 %f1031, %rs137;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1032, %rs138;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1033, %rs139;}

	// inline asm
	// inline asm
	call (%rd244), _rt_buffer_get_64, (%rd239, %r105, %r366, %rd24, %rd25, %rd249, %rd249);
	// inline asm
	add.f32 	%f1034, %f1031, 0f00000000;
	add.f32 	%f1035, %f1032, 0f00000000;
	add.f32 	%f1036, %f1033, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs136, %f1036;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs135, %f1035;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs134, %f1034;}

	// inline asm
	mov.u16 	%rs141, 0;
	st.v4.u16 	[%rd244], {%rs134, %rs135, %rs136, %rs141};
	bra.uni 	BB0_150;

BB0_149:
	mov.u64 	%rd257, image_RNM1;
	cvta.global.u64 	%rd252, %rd257;
	mov.u32 	%r368, 8;
	mov.u64 	%rd256, 0;
	// inline asm
	call (%rd251), _rt_buffer_get_64, (%rd252, %r105, %r368, %rd24, %rd25, %rd256, %rd256);
	// inline asm
	mov.f32 	%f1037, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs142, %f1037;}

	// inline asm
	mov.u16 	%rs143, 0;
	st.v4.u16 	[%rd251], {%rs142, %rs142, %rs142, %rs143};

BB0_150:
	ld.global.u32 	%r369, [additive];
	setp.eq.s32	%p147, %r369, 0;
	@%p147 bra 	BB0_152;

	mov.u64 	%rd270, image_RNM2;
	cvta.global.u64 	%rd259, %rd270;
	mov.u32 	%r373, 8;
	mov.u64 	%rd269, 0;
	// inline asm
	call (%rd258), _rt_buffer_get_64, (%rd259, %r105, %r373, %rd24, %rd25, %rd269, %rd269);
	// inline asm
	ld.v4.u16 	{%rs150, %rs151, %rs152, %rs153}, [%rd258];
	// inline asm
	{  cvt.f32.f16 %f1038, %rs150;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1039, %rs151;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1040, %rs152;}

	// inline asm
	// inline asm
	call (%rd264), _rt_buffer_get_64, (%rd259, %r105, %r373, %rd24, %rd25, %rd269, %rd269);
	// inline asm
	add.f32 	%f1041, %f1038, 0f00000000;
	add.f32 	%f1042, %f1039, 0f00000000;
	add.f32 	%f1043, %f1040, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs149, %f1043;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs148, %f1042;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs147, %f1041;}

	// inline asm
	mov.u16 	%rs154, 0;
	st.v4.u16 	[%rd264], {%rs147, %rs148, %rs149, %rs154};
	bra.uni 	BB0_153;

BB0_152:
	mov.u64 	%rd277, image_RNM2;
	cvta.global.u64 	%rd272, %rd277;
	mov.u32 	%r375, 8;
	mov.u64 	%rd276, 0;
	// inline asm
	call (%rd271), _rt_buffer_get_64, (%rd272, %r105, %r375, %rd24, %rd25, %rd276, %rd276);
	// inline asm
	mov.f32 	%f1044, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs155, %f1044;}

	// inline asm
	mov.u16 	%rs156, 0;
	st.v4.u16 	[%rd271], {%rs155, %rs155, %rs155, %rs156};
	bra.uni 	BB0_153;

BB0_73:
	setp.geu.f32	%p71, %f87, 0f00000000;
	@%p71 bra 	BB0_76;

	mov.f32 	%f1094, 0f3EE8BA2E;
	cvt.rzi.f32.f32	%f566, %f1094;
	setp.neu.f32	%p72, %f566, 0f3EE8BA2E;
	selp.f32	%f1151, 0f7FFFFFFF, %f1151, %p72;

BB0_76:
	abs.f32 	%f1091, %f87;
	add.f32 	%f568, %f1091, 0f3EE8BA2E;
	mov.b32 	 %r258, %f568;
	setp.lt.s32	%p74, %r258, 2139095040;
	@%p74 bra 	BB0_81;

	abs.f32 	%f1092, %f87;
	setp.gtu.f32	%p75, %f1092, 0f7F800000;
	@%p75 bra 	BB0_80;
	bra.uni 	BB0_78;

BB0_80:
	add.f32 	%f1151, %f87, 0f3EE8BA2E;
	bra.uni 	BB0_81;

BB0_78:
	abs.f32 	%f1093, %f87;
	setp.neu.f32	%p76, %f1093, 0f7F800000;
	@%p76 bra 	BB0_81;

	selp.f32	%f1151, 0fFF800000, 0f7F800000, %p2;

BB0_81:
	mul.f32 	%f569, %f1151, 0f437F0000;
	setp.eq.f32	%p77, %f87, 0f3F800000;
	selp.f32	%f570, 0f437F0000, %f569, %p77;
	cvt.rzi.u32.f32	%r259, %f570;
	cvt.u16.u32	%rs13, %r259;
	mov.u16 	%rs14, 255;
	st.v2.u8 	[%rd69], {%rs13, %rs14};
	ld.global.u32 	%r409, [imageEnabled];

BB0_82:
	and.b32  	%r260, %r409, 1;
	setp.eq.b32	%p78, %r260, 1;
	@!%p78 bra 	BB0_117;
	bra.uni 	BB0_83;

BB0_83:
	mov.f32 	%f1066, 0fB5BFBE8E;
	mov.f32 	%f1065, 0fBF317200;
	mov.f32 	%f1064, 0f00000000;
	mov.f32 	%f1063, 0f35BFBE8E;
	mov.f32 	%f1062, 0f3F317200;
	mov.f32 	%f1061, 0f3DAAAABD;
	mov.f32 	%f1060, 0f3C4CAF63;
	mov.f32 	%f1059, 0f3B18F0FE;
	abs.f32 	%f125, %f91;
	setp.lt.f32	%p79, %f125, 0f00800000;
	mul.f32 	%f576, %f125, 0f4B800000;
	selp.f32	%f577, 0fC3170000, 0fC2FE0000, %p79;
	selp.f32	%f578, %f576, %f125, %p79;
	mov.b32 	 %r261, %f578;
	and.b32  	%r262, %r261, 8388607;
	or.b32  	%r263, %r262, 1065353216;
	mov.b32 	 %f579, %r263;
	shr.u32 	%r264, %r261, 23;
	cvt.rn.f32.u32	%f580, %r264;
	add.f32 	%f581, %f577, %f580;
	setp.gt.f32	%p80, %f579, 0f3FB504F3;
	mul.f32 	%f582, %f579, 0f3F000000;
	add.f32 	%f583, %f581, 0f3F800000;
	selp.f32	%f584, %f582, %f579, %p80;
	selp.f32	%f585, %f583, %f581, %p80;
	add.f32 	%f586, %f584, 0fBF800000;
	add.f32 	%f572, %f584, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f571,%f572;
	// inline asm
	add.f32 	%f587, %f586, %f586;
	mul.f32 	%f588, %f571, %f587;
	mul.f32 	%f589, %f588, %f588;
	fma.rn.f32 	%f592, %f1059, %f589, %f1060;
	fma.rn.f32 	%f594, %f592, %f589, %f1061;
	mul.rn.f32 	%f595, %f594, %f589;
	mul.rn.f32 	%f596, %f595, %f588;
	sub.f32 	%f597, %f586, %f588;
	neg.f32 	%f598, %f588;
	add.f32 	%f599, %f597, %f597;
	fma.rn.f32 	%f600, %f598, %f586, %f599;
	mul.rn.f32 	%f601, %f571, %f600;
	add.f32 	%f602, %f596, %f588;
	sub.f32 	%f603, %f588, %f602;
	add.f32 	%f604, %f596, %f603;
	add.f32 	%f605, %f601, %f604;
	add.f32 	%f606, %f602, %f605;
	sub.f32 	%f607, %f602, %f606;
	add.f32 	%f608, %f605, %f607;
	mul.rn.f32 	%f610, %f585, %f1062;
	mul.rn.f32 	%f612, %f585, %f1063;
	add.f32 	%f613, %f610, %f606;
	sub.f32 	%f614, %f610, %f613;
	add.f32 	%f615, %f606, %f614;
	add.f32 	%f616, %f608, %f615;
	add.f32 	%f617, %f612, %f616;
	add.f32 	%f618, %f613, %f617;
	sub.f32 	%f619, %f613, %f618;
	add.f32 	%f620, %f617, %f619;
	mov.f32 	%f621, 0f3EE66666;
	mul.rn.f32 	%f622, %f621, %f618;
	neg.f32 	%f623, %f622;
	fma.rn.f32 	%f624, %f621, %f618, %f623;
	fma.rn.f32 	%f625, %f621, %f620, %f624;
	fma.rn.f32 	%f627, %f1064, %f618, %f625;
	add.rn.f32 	%f628, %f622, %f627;
	neg.f32 	%f629, %f628;
	add.rn.f32 	%f630, %f622, %f629;
	add.rn.f32 	%f631, %f630, %f627;
	mov.b32 	 %r265, %f628;
	setp.eq.s32	%p81, %r265, 1118925336;
	add.s32 	%r266, %r265, -1;
	mov.b32 	 %f632, %r266;
	add.f32 	%f633, %f631, 0f37000000;
	selp.f32	%f634, %f632, %f628, %p81;
	selp.f32	%f126, %f633, %f631, %p81;
	mul.f32 	%f635, %f634, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f636, %f635;
	fma.rn.f32 	%f638, %f636, %f1065, %f634;
	fma.rn.f32 	%f640, %f636, %f1066, %f638;
	mul.f32 	%f641, %f640, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f642, %f641;
	add.f32 	%f643, %f636, 0f00000000;
	ex2.approx.f32 	%f644, %f643;
	mul.f32 	%f645, %f642, %f644;
	setp.lt.f32	%p82, %f634, 0fC2D20000;
	selp.f32	%f646, 0f00000000, %f645, %p82;
	setp.gt.f32	%p83, %f634, 0f42D20000;
	selp.f32	%f1152, 0f7F800000, %f646, %p83;
	setp.eq.f32	%p84, %f1152, 0f7F800000;
	@%p84 bra 	BB0_85;

	fma.rn.f32 	%f1152, %f1152, %f126, %f1152;

BB0_85:
	mov.f32 	%f1098, 0f3E666666;
	cvt.rzi.f32.f32	%f1097, %f1098;
	fma.rn.f32 	%f1096, %f1097, 0fC0000000, 0f3EE66666;
	abs.f32 	%f1095, %f1096;
	setp.lt.f32	%p85, %f91, 0f00000000;
	setp.eq.f32	%p86, %f1095, 0f3F800000;
	and.pred  	%p3, %p85, %p86;
	mov.b32 	 %r267, %f1152;
	xor.b32  	%r268, %r267, -2147483648;
	mov.b32 	 %f647, %r268;
	selp.f32	%f1154, %f647, %f1152, %p3;
	setp.eq.f32	%p87, %f91, 0f00000000;
	@%p87 bra 	BB0_88;
	bra.uni 	BB0_86;

BB0_88:
	add.f32 	%f650, %f91, %f91;
	selp.f32	%f1154, %f650, 0f00000000, %p86;
	bra.uni 	BB0_89;

BB0_86:
	setp.geu.f32	%p88, %f91, 0f00000000;
	@%p88 bra 	BB0_89;

	mov.f32 	%f1106, 0f3EE66666;
	cvt.rzi.f32.f32	%f649, %f1106;
	setp.neu.f32	%p89, %f649, 0f3EE66666;
	selp.f32	%f1154, 0f7FFFFFFF, %f1154, %p89;

BB0_89:
	abs.f32 	%f1099, %f91;
	add.f32 	%f651, %f1099, 0f3EE66666;
	mov.b32 	 %r269, %f651;
	setp.lt.s32	%p91, %r269, 2139095040;
	@%p91 bra 	BB0_94;

	abs.f32 	%f1104, %f91;
	setp.gtu.f32	%p92, %f1104, 0f7F800000;
	@%p92 bra 	BB0_93;
	bra.uni 	BB0_91;

BB0_93:
	add.f32 	%f1154, %f91, 0f3EE66666;
	bra.uni 	BB0_94;

BB0_91:
	abs.f32 	%f1105, %f91;
	setp.neu.f32	%p93, %f1105, 0f7F800000;
	@%p93 bra 	BB0_94;

	selp.f32	%f1154, 0fFF800000, 0f7F800000, %p3;

BB0_94:
	mov.f32 	%f1100, 0f3EE66666;
	mov.f32 	%f1074, 0fB5BFBE8E;
	mov.f32 	%f1073, 0fBF317200;
	mov.f32 	%f1072, 0f00000000;
	mov.f32 	%f1071, 0f35BFBE8E;
	mov.f32 	%f1070, 0f3F317200;
	mov.f32 	%f1069, 0f3DAAAABD;
	mov.f32 	%f1068, 0f3C4CAF63;
	mov.f32 	%f1067, 0f3B18F0FE;
	setp.eq.f32	%p94, %f91, 0f3F800000;
	selp.f32	%f137, 0f3F800000, %f1154, %p94;
	abs.f32 	%f138, %f92;
	setp.lt.f32	%p95, %f138, 0f00800000;
	mul.f32 	%f654, %f138, 0f4B800000;
	selp.f32	%f655, 0fC3170000, 0fC2FE0000, %p95;
	selp.f32	%f656, %f654, %f138, %p95;
	mov.b32 	 %r270, %f656;
	and.b32  	%r271, %r270, 8388607;
	or.b32  	%r272, %r271, 1065353216;
	mov.b32 	 %f657, %r272;
	shr.u32 	%r273, %r270, 23;
	cvt.rn.f32.u32	%f658, %r273;
	add.f32 	%f659, %f655, %f658;
	setp.gt.f32	%p96, %f657, 0f3FB504F3;
	mul.f32 	%f660, %f657, 0f3F000000;
	add.f32 	%f661, %f659, 0f3F800000;
	selp.f32	%f662, %f660, %f657, %p96;
	selp.f32	%f663, %f661, %f659, %p96;
	add.f32 	%f664, %f662, 0fBF800000;
	add.f32 	%f653, %f662, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f652,%f653;
	// inline asm
	add.f32 	%f665, %f664, %f664;
	mul.f32 	%f666, %f652, %f665;
	mul.f32 	%f667, %f666, %f666;
	fma.rn.f32 	%f670, %f1067, %f667, %f1068;
	fma.rn.f32 	%f672, %f670, %f667, %f1069;
	mul.rn.f32 	%f673, %f672, %f667;
	mul.rn.f32 	%f674, %f673, %f666;
	sub.f32 	%f675, %f664, %f666;
	neg.f32 	%f676, %f666;
	add.f32 	%f677, %f675, %f675;
	fma.rn.f32 	%f678, %f676, %f664, %f677;
	mul.rn.f32 	%f679, %f652, %f678;
	add.f32 	%f680, %f674, %f666;
	sub.f32 	%f681, %f666, %f680;
	add.f32 	%f682, %f674, %f681;
	add.f32 	%f683, %f679, %f682;
	add.f32 	%f684, %f680, %f683;
	sub.f32 	%f685, %f680, %f684;
	add.f32 	%f686, %f683, %f685;
	mul.rn.f32 	%f688, %f663, %f1070;
	mul.rn.f32 	%f690, %f663, %f1071;
	add.f32 	%f691, %f688, %f684;
	sub.f32 	%f692, %f688, %f691;
	add.f32 	%f693, %f684, %f692;
	add.f32 	%f694, %f686, %f693;
	add.f32 	%f695, %f690, %f694;
	add.f32 	%f696, %f691, %f695;
	sub.f32 	%f697, %f691, %f696;
	add.f32 	%f698, %f695, %f697;
	mul.rn.f32 	%f700, %f1100, %f696;
	neg.f32 	%f701, %f700;
	fma.rn.f32 	%f702, %f1100, %f696, %f701;
	fma.rn.f32 	%f703, %f1100, %f698, %f702;
	fma.rn.f32 	%f705, %f1072, %f696, %f703;
	add.rn.f32 	%f706, %f700, %f705;
	neg.f32 	%f707, %f706;
	add.rn.f32 	%f708, %f700, %f707;
	add.rn.f32 	%f709, %f708, %f705;
	mov.b32 	 %r274, %f706;
	setp.eq.s32	%p97, %r274, 1118925336;
	add.s32 	%r275, %r274, -1;
	mov.b32 	 %f710, %r275;
	add.f32 	%f711, %f709, 0f37000000;
	selp.f32	%f712, %f710, %f706, %p97;
	selp.f32	%f139, %f711, %f709, %p97;
	mul.f32 	%f713, %f712, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f714, %f713;
	fma.rn.f32 	%f716, %f714, %f1073, %f712;
	fma.rn.f32 	%f718, %f714, %f1074, %f716;
	mul.f32 	%f719, %f718, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f720, %f719;
	add.f32 	%f721, %f714, 0f00000000;
	ex2.approx.f32 	%f722, %f721;
	mul.f32 	%f723, %f720, %f722;
	setp.lt.f32	%p98, %f712, 0fC2D20000;
	selp.f32	%f724, 0f00000000, %f723, %p98;
	setp.gt.f32	%p99, %f712, 0f42D20000;
	selp.f32	%f1155, 0f7F800000, %f724, %p99;
	setp.eq.f32	%p100, %f1155, 0f7F800000;
	@%p100 bra 	BB0_96;

	fma.rn.f32 	%f1155, %f1155, %f139, %f1155;

BB0_96:
	setp.lt.f32	%p101, %f92, 0f00000000;
	and.pred  	%p4, %p101, %p86;
	mov.b32 	 %r276, %f1155;
	xor.b32  	%r277, %r276, -2147483648;
	mov.b32 	 %f725, %r277;
	selp.f32	%f1157, %f725, %f1155, %p4;
	setp.eq.f32	%p103, %f92, 0f00000000;
	@%p103 bra 	BB0_99;
	bra.uni 	BB0_97;

BB0_99:
	add.f32 	%f728, %f92, %f92;
	selp.f32	%f1157, %f728, 0f00000000, %p86;
	bra.uni 	BB0_100;

BB0_97:
	setp.geu.f32	%p104, %f92, 0f00000000;
	@%p104 bra 	BB0_100;

	mov.f32 	%f1103, 0f3EE66666;
	cvt.rzi.f32.f32	%f727, %f1103;
	setp.neu.f32	%p105, %f727, 0f3EE66666;
	selp.f32	%f1157, 0f7FFFFFFF, %f1157, %p105;

BB0_100:
	abs.f32 	%f1107, %f92;
	add.f32 	%f729, %f1107, 0f3EE66666;
	mov.b32 	 %r278, %f729;
	setp.lt.s32	%p107, %r278, 2139095040;
	@%p107 bra 	BB0_105;

	abs.f32 	%f1108, %f92;
	setp.gtu.f32	%p108, %f1108, 0f7F800000;
	@%p108 bra 	BB0_104;
	bra.uni 	BB0_102;

BB0_104:
	add.f32 	%f1157, %f92, 0f3EE66666;
	bra.uni 	BB0_105;

BB0_102:
	abs.f32 	%f1109, %f92;
	setp.neu.f32	%p109, %f1109, 0f7F800000;
	@%p109 bra 	BB0_105;

	selp.f32	%f1157, 0fFF800000, 0f7F800000, %p4;

BB0_105:
	mov.f32 	%f1101, 0f3EE66666;
	mov.f32 	%f1082, 0fB5BFBE8E;
	mov.f32 	%f1081, 0fBF317200;
	mov.f32 	%f1080, 0f00000000;
	mov.f32 	%f1079, 0f35BFBE8E;
	mov.f32 	%f1078, 0f3F317200;
	mov.f32 	%f1077, 0f3DAAAABD;
	mov.f32 	%f1076, 0f3C4CAF63;
	mov.f32 	%f1075, 0f3B18F0FE;
	setp.eq.f32	%p110, %f92, 0f3F800000;
	selp.f32	%f150, 0f3F800000, %f1157, %p110;
	abs.f32 	%f151, %f93;
	setp.lt.f32	%p111, %f151, 0f00800000;
	mul.f32 	%f732, %f151, 0f4B800000;
	selp.f32	%f733, 0fC3170000, 0fC2FE0000, %p111;
	selp.f32	%f734, %f732, %f151, %p111;
	mov.b32 	 %r279, %f734;
	and.b32  	%r280, %r279, 8388607;
	or.b32  	%r281, %r280, 1065353216;
	mov.b32 	 %f735, %r281;
	shr.u32 	%r282, %r279, 23;
	cvt.rn.f32.u32	%f736, %r282;
	add.f32 	%f737, %f733, %f736;
	setp.gt.f32	%p112, %f735, 0f3FB504F3;
	mul.f32 	%f738, %f735, 0f3F000000;
	add.f32 	%f739, %f737, 0f3F800000;
	selp.f32	%f740, %f738, %f735, %p112;
	selp.f32	%f741, %f739, %f737, %p112;
	add.f32 	%f742, %f740, 0fBF800000;
	add.f32 	%f731, %f740, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f730,%f731;
	// inline asm
	add.f32 	%f743, %f742, %f742;
	mul.f32 	%f744, %f730, %f743;
	mul.f32 	%f745, %f744, %f744;
	fma.rn.f32 	%f748, %f1075, %f745, %f1076;
	fma.rn.f32 	%f750, %f748, %f745, %f1077;
	mul.rn.f32 	%f751, %f750, %f745;
	mul.rn.f32 	%f752, %f751, %f744;
	sub.f32 	%f753, %f742, %f744;
	neg.f32 	%f754, %f744;
	add.f32 	%f755, %f753, %f753;
	fma.rn.f32 	%f756, %f754, %f742, %f755;
	mul.rn.f32 	%f757, %f730, %f756;
	add.f32 	%f758, %f752, %f744;
	sub.f32 	%f759, %f744, %f758;
	add.f32 	%f760, %f752, %f759;
	add.f32 	%f761, %f757, %f760;
	add.f32 	%f762, %f758, %f761;
	sub.f32 	%f763, %f758, %f762;
	add.f32 	%f764, %f761, %f763;
	mul.rn.f32 	%f766, %f741, %f1078;
	mul.rn.f32 	%f768, %f741, %f1079;
	add.f32 	%f769, %f766, %f762;
	sub.f32 	%f770, %f766, %f769;
	add.f32 	%f771, %f762, %f770;
	add.f32 	%f772, %f764, %f771;
	add.f32 	%f773, %f768, %f772;
	add.f32 	%f774, %f769, %f773;
	sub.f32 	%f775, %f769, %f774;
	add.f32 	%f776, %f773, %f775;
	mul.rn.f32 	%f778, %f1101, %f774;
	neg.f32 	%f779, %f778;
	fma.rn.f32 	%f780, %f1101, %f774, %f779;
	fma.rn.f32 	%f781, %f1101, %f776, %f780;
	fma.rn.f32 	%f783, %f1080, %f774, %f781;
	add.rn.f32 	%f784, %f778, %f783;
	neg.f32 	%f785, %f784;
	add.rn.f32 	%f786, %f778, %f785;
	add.rn.f32 	%f787, %f786, %f783;
	mov.b32 	 %r283, %f784;
	setp.eq.s32	%p113, %r283, 1118925336;
	add.s32 	%r284, %r283, -1;
	mov.b32 	 %f788, %r284;
	add.f32 	%f789, %f787, 0f37000000;
	selp.f32	%f790, %f788, %f784, %p113;
	selp.f32	%f152, %f789, %f787, %p113;
	mul.f32 	%f791, %f790, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f792, %f791;
	fma.rn.f32 	%f794, %f792, %f1081, %f790;
	fma.rn.f32 	%f796, %f792, %f1082, %f794;
	mul.f32 	%f797, %f796, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f798, %f797;
	add.f32 	%f799, %f792, 0f00000000;
	ex2.approx.f32 	%f800, %f799;
	mul.f32 	%f801, %f798, %f800;
	setp.lt.f32	%p114, %f790, 0fC2D20000;
	selp.f32	%f802, 0f00000000, %f801, %p114;
	setp.gt.f32	%p115, %f790, 0f42D20000;
	selp.f32	%f1158, 0f7F800000, %f802, %p115;
	setp.eq.f32	%p116, %f1158, 0f7F800000;
	@%p116 bra 	BB0_107;

	fma.rn.f32 	%f1158, %f1158, %f152, %f1158;

BB0_107:
	setp.lt.f32	%p117, %f93, 0f00000000;
	and.pred  	%p5, %p117, %p86;
	mov.b32 	 %r285, %f1158;
	xor.b32  	%r286, %r285, -2147483648;
	mov.b32 	 %f803, %r286;
	selp.f32	%f1160, %f803, %f1158, %p5;
	setp.eq.f32	%p119, %f93, 0f00000000;
	@%p119 bra 	BB0_110;
	bra.uni 	BB0_108;

BB0_110:
	add.f32 	%f806, %f93, %f93;
	selp.f32	%f1160, %f806, 0f00000000, %p86;
	bra.uni 	BB0_111;

BB0_108:
	setp.geu.f32	%p120, %f93, 0f00000000;
	@%p120 bra 	BB0_111;

	mov.f32 	%f1102, 0f3EE66666;
	cvt.rzi.f32.f32	%f805, %f1102;
	setp.neu.f32	%p121, %f805, 0f3EE66666;
	selp.f32	%f1160, 0f7FFFFFFF, %f1160, %p121;

BB0_111:
	abs.f32 	%f1110, %f93;
	add.f32 	%f807, %f1110, 0f3EE66666;
	mov.b32 	 %r287, %f807;
	setp.lt.s32	%p123, %r287, 2139095040;
	@%p123 bra 	BB0_116;

	abs.f32 	%f1111, %f93;
	setp.gtu.f32	%p124, %f1111, 0f7F800000;
	@%p124 bra 	BB0_115;
	bra.uni 	BB0_113;

BB0_115:
	add.f32 	%f1160, %f93, 0f3EE66666;
	bra.uni 	BB0_116;

BB0_113:
	abs.f32 	%f1112, %f93;
	setp.neu.f32	%p125, %f1112, 0f7F800000;
	@%p125 bra 	BB0_116;

	selp.f32	%f1160, 0fFF800000, 0f7F800000, %p5;

BB0_116:
	mov.u32 	%r376, 4;
	setp.eq.f32	%p126, %f93, 0f3F800000;
	selp.f32	%f808, 0f3F800000, %f1160, %p126;
	cvt.u64.u32	%rd79, %r3;
	cvt.u64.u32	%rd78, %r2;
	mov.u64 	%rd82, image;
	cvta.global.u64 	%rd77, %rd82;
	// inline asm
	call (%rd76), _rt_buffer_get_64, (%rd77, %r105, %r376, %rd78, %rd79, %rd31, %rd31);
	// inline asm
	cvt.sat.f32.f32	%f809, %f808;
	mul.f32 	%f810, %f809, 0f437FFD71;
	cvt.rzi.u32.f32	%r290, %f810;
	cvt.sat.f32.f32	%f811, %f150;
	mul.f32 	%f812, %f811, 0f437FFD71;
	cvt.rzi.u32.f32	%r291, %f812;
	cvt.sat.f32.f32	%f813, %f137;
	mul.f32 	%f814, %f813, 0f437FFD71;
	cvt.rzi.u32.f32	%r292, %f814;
	cvt.u16.u32	%rs15, %r290;
	cvt.u16.u32	%rs16, %r292;
	cvt.u16.u32	%rs17, %r291;
	mov.u16 	%rs18, 255;
	st.v4.u8 	[%rd76], {%rs15, %rs17, %rs16, %rs18};
	ld.global.u32 	%r409, [imageEnabled];

BB0_117:
	and.b32  	%r293, %r409, 4;
	setp.eq.s32	%p127, %r293, 0;
	@%p127 bra 	BB0_121;

	ld.global.u32 	%r294, [additive];
	setp.eq.s32	%p128, %r294, 0;
	cvt.u64.u32	%rd17, %r2;
	cvt.u64.u32	%rd18, %r3;
	mov.f32 	%f815, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f815;}

	// inline asm
	@%p128 bra 	BB0_120;

	mov.u64 	%rd95, image_HDR;
	cvta.global.u64 	%rd84, %rd95;
	mov.u32 	%r298, 8;
	// inline asm
	call (%rd83), _rt_buffer_get_64, (%rd84, %r105, %r298, %rd17, %rd18, %rd31, %rd31);
	// inline asm
	ld.v4.u16 	{%rs26, %rs27, %rs28, %rs29}, [%rd83];
	// inline asm
	{  cvt.f32.f16 %f816, %rs26;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f817, %rs27;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f818, %rs28;}

	// inline asm
	// inline asm
	call (%rd89), _rt_buffer_get_64, (%rd84, %r105, %r298, %rd17, %rd18, %rd31, %rd31);
	// inline asm
	add.f32 	%f819, %f91, %f816;
	add.f32 	%f820, %f92, %f817;
	add.f32 	%f821, %f93, %f818;
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f821;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f820;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f819;}

	// inline asm
	st.v4.u16 	[%rd89], {%rs23, %rs24, %rs25, %rs19};
	bra.uni 	BB0_121;

BB0_120:
	mov.u64 	%rd102, image_HDR;
	cvta.global.u64 	%rd97, %rd102;
	mov.u32 	%r300, 8;
	// inline asm
	call (%rd96), _rt_buffer_get_64, (%rd97, %r105, %r300, %rd17, %rd18, %rd31, %rd31);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f93;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f92;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f91;}

	// inline asm
	st.v4.u16 	[%rd96], {%rs30, %rs31, %rs32, %rs19};

BB0_121:
	mov.f32 	%f1161, 0f00000000;
	mov.u32 	%r377, 4;
	ld.global.v2.u32 	{%r303, %r304}, [pixelID];
	cvt.u64.u32	%rd105, %r303;
	cvt.u64.u32	%rd106, %r304;
	mov.u64 	%rd109, uvtangent;
	cvta.global.u64 	%rd104, %rd109;
	// inline asm
	call (%rd103), _rt_buffer_get_64, (%rd104, %r105, %r377, %rd105, %rd106, %rd31, %rd31);
	// inline asm
	ld.u32 	%r94, [%rd103];
	shr.u32 	%r95, %r94, 16;
	cvt.u16.u32	%rs33, %r95;
	and.b16  	%rs34, %rs33, 255;
	cvt.u16.u32	%rs35, %r94;
	or.b16  	%rs36, %rs35, %rs34;
	setp.eq.s16	%p129, %rs36, 0;
	mov.f32 	%f1162, %f1161;
	mov.f32 	%f1163, %f1161;
	@%p129 bra 	BB0_123;

	ld.u8 	%rs37, [%rd103+1];
	and.b16  	%rs39, %rs35, 255;
	cvt.rn.f32.u16	%f828, %rs39;
	div.rn.f32 	%f829, %f828, 0f437F0000;
	fma.rn.f32 	%f830, %f829, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f831, %rs37;
	div.rn.f32 	%f832, %f831, 0f437F0000;
	fma.rn.f32 	%f833, %f832, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f834, %rs34;
	div.rn.f32 	%f835, %f834, 0f437F0000;
	fma.rn.f32 	%f836, %f835, 0f40000000, 0fBF800000;
	mul.f32 	%f837, %f833, %f833;
	fma.rn.f32 	%f838, %f830, %f830, %f837;
	fma.rn.f32 	%f839, %f836, %f836, %f838;
	sqrt.rn.f32 	%f840, %f839;
	rcp.rn.f32 	%f841, %f840;
	mul.f32 	%f1161, %f830, %f841;
	mul.f32 	%f1162, %f833, %f841;
	mul.f32 	%f1163, %f836, %f841;

BB0_123:
	mov.f32 	%f1164, 0f00000000;
	mov.u32 	%r378, 4;
	mul.f32 	%f845, %f1118, %f1162;
	mul.f32 	%f846, %f1117, %f1163;
	sub.f32 	%f847, %f846, %f845;
	mul.f32 	%f848, %f1116, %f1163;
	mul.f32 	%f849, %f1118, %f1161;
	sub.f32 	%f850, %f849, %f848;
	mul.f32 	%f851, %f1117, %f1161;
	mul.f32 	%f852, %f1116, %f1162;
	sub.f32 	%f853, %f852, %f851;
	setp.lt.u32	%p130, %r94, 16777216;
	selp.f32	%f854, 0fBF800000, 0f3F800000, %p130;
	mul.f32 	%f855, %f847, %f854;
	mul.f32 	%f856, %f850, %f854;
	mul.f32 	%f857, %f853, %f854;
	mul.f32 	%f858, %f855, 0f00000000;
	mul.f32 	%f859, %f856, 0f00000000;
	mul.f32 	%f860, %f857, 0f00000000;
	fma.rn.f32 	%f861, %f1161, 0f3F5105EC, %f858;
	fma.rn.f32 	%f862, %f1162, 0f3F5105EC, %f859;
	fma.rn.f32 	%f863, %f1163, 0f3F5105EC, %f860;
	mul.f32 	%f169, %f1116, 0f3F13CD3A;
	add.f32 	%f170, %f169, %f861;
	mul.f32 	%f171, %f1117, 0f3F13CD3A;
	add.f32 	%f172, %f171, %f862;
	mul.f32 	%f173, %f1118, 0f3F13CD3A;
	add.f32 	%f174, %f173, %f863;
	ld.global.v2.u32 	{%r309, %r310}, [pixelID];
	cvt.u64.u32	%rd112, %r309;
	cvt.u64.u32	%rd113, %r310;
	// inline asm
	call (%rd110), _rt_buffer_get_64, (%rd104, %r105, %r378, %rd112, %rd113, %rd31, %rd31);
	// inline asm
	ld.u32 	%r96, [%rd110];
	shr.u32 	%r97, %r96, 16;
	cvt.u16.u32	%rs42, %r97;
	and.b16  	%rs43, %rs42, 255;
	cvt.u16.u32	%rs44, %r96;
	or.b16  	%rs45, %rs44, %rs43;
	setp.eq.s16	%p131, %rs45, 0;
	mov.f32 	%f1165, %f1164;
	mov.f32 	%f1166, %f1164;
	@%p131 bra 	BB0_125;

	ld.u8 	%rs46, [%rd110+1];
	and.b16  	%rs48, %rs44, 255;
	cvt.rn.f32.u16	%f864, %rs48;
	div.rn.f32 	%f865, %f864, 0f437F0000;
	fma.rn.f32 	%f866, %f865, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f867, %rs46;
	div.rn.f32 	%f868, %f867, 0f437F0000;
	fma.rn.f32 	%f869, %f868, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f870, %rs43;
	div.rn.f32 	%f871, %f870, 0f437F0000;
	fma.rn.f32 	%f872, %f871, 0f40000000, 0fBF800000;
	mul.f32 	%f873, %f869, %f869;
	fma.rn.f32 	%f874, %f866, %f866, %f873;
	fma.rn.f32 	%f875, %f872, %f872, %f874;
	sqrt.rn.f32 	%f876, %f875;
	rcp.rn.f32 	%f877, %f876;
	mul.f32 	%f1164, %f866, %f877;
	mul.f32 	%f1165, %f869, %f877;
	mul.f32 	%f1166, %f872, %f877;

BB0_125:
	mov.f32 	%f1167, 0f00000000;
	mov.u32 	%r379, 4;
	mul.f32 	%f881, %f1118, %f1165;
	mul.f32 	%f882, %f1117, %f1166;
	sub.f32 	%f883, %f882, %f881;
	mul.f32 	%f884, %f1116, %f1166;
	mul.f32 	%f885, %f1118, %f1164;
	sub.f32 	%f886, %f885, %f884;
	mul.f32 	%f887, %f1117, %f1164;
	mul.f32 	%f888, %f1116, %f1165;
	sub.f32 	%f889, %f888, %f887;
	setp.lt.u32	%p132, %r96, 16777216;
	selp.f32	%f890, 0fBF800000, 0f3F800000, %p132;
	mul.f32 	%f891, %f883, %f890;
	mul.f32 	%f892, %f886, %f890;
	mul.f32 	%f893, %f889, %f890;
	mul.f32 	%f894, %f891, 0f3F3504F3;
	mul.f32 	%f895, %f892, 0f3F3504F3;
	mul.f32 	%f896, %f893, 0f3F3504F3;
	fma.rn.f32 	%f897, %f1164, 0fBED105EC, %f894;
	fma.rn.f32 	%f898, %f1165, 0fBED105EC, %f895;
	fma.rn.f32 	%f899, %f1166, 0fBED105EC, %f896;
	add.f32 	%f181, %f169, %f897;
	add.f32 	%f182, %f171, %f898;
	add.f32 	%f183, %f173, %f899;
	ld.global.v2.u32 	{%r315, %r316}, [pixelID];
	cvt.u64.u32	%rd119, %r315;
	cvt.u64.u32	%rd120, %r316;
	// inline asm
	call (%rd117), _rt_buffer_get_64, (%rd104, %r105, %r379, %rd119, %rd120, %rd31, %rd31);
	// inline asm
	ld.u32 	%r98, [%rd117];
	shr.u32 	%r99, %r98, 16;
	cvt.u16.u32	%rs51, %r99;
	and.b16  	%rs52, %rs51, 255;
	cvt.u16.u32	%rs53, %r98;
	or.b16  	%rs54, %rs53, %rs52;
	setp.eq.s16	%p133, %rs54, 0;
	mov.f32 	%f1168, %f1167;
	mov.f32 	%f1169, %f1167;
	@%p133 bra 	BB0_127;

	ld.u8 	%rs55, [%rd117+1];
	and.b16  	%rs57, %rs53, 255;
	cvt.rn.f32.u16	%f900, %rs57;
	div.rn.f32 	%f901, %f900, 0f437F0000;
	fma.rn.f32 	%f902, %f901, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f903, %rs55;
	div.rn.f32 	%f904, %f903, 0f437F0000;
	fma.rn.f32 	%f905, %f904, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f906, %rs52;
	div.rn.f32 	%f907, %f906, 0f437F0000;
	fma.rn.f32 	%f908, %f907, 0f40000000, 0fBF800000;
	mul.f32 	%f909, %f905, %f905;
	fma.rn.f32 	%f910, %f902, %f902, %f909;
	fma.rn.f32 	%f911, %f908, %f908, %f910;
	sqrt.rn.f32 	%f912, %f911;
	rcp.rn.f32 	%f913, %f912;
	mul.f32 	%f1167, %f902, %f913;
	mul.f32 	%f1168, %f905, %f913;
	mul.f32 	%f1169, %f908, %f913;

BB0_127:
	mul.f32 	%f915, %f1118, %f1168;
	mul.f32 	%f916, %f1117, %f1169;
	sub.f32 	%f917, %f916, %f915;
	mul.f32 	%f918, %f1116, %f1169;
	mul.f32 	%f919, %f1118, %f1167;
	sub.f32 	%f920, %f919, %f918;
	mul.f32 	%f921, %f1117, %f1167;
	mul.f32 	%f922, %f1116, %f1168;
	sub.f32 	%f923, %f922, %f921;
	setp.lt.u32	%p134, %r98, 16777216;
	selp.f32	%f924, 0fBF800000, 0f3F800000, %p134;
	mul.f32 	%f925, %f917, %f924;
	mul.f32 	%f926, %f920, %f924;
	mul.f32 	%f927, %f923, %f924;
	mul.f32 	%f928, %f925, 0fBF3504F3;
	mul.f32 	%f929, %f926, 0fBF3504F3;
	mul.f32 	%f930, %f927, 0fBF3504F3;
	fma.rn.f32 	%f931, %f1167, 0fBED105EC, %f928;
	fma.rn.f32 	%f932, %f1168, 0fBED105EC, %f929;
	fma.rn.f32 	%f933, %f1169, 0fBED105EC, %f930;
	add.f32 	%f934, %f169, %f931;
	add.f32 	%f935, %f171, %f932;
	add.f32 	%f936, %f173, %f933;
	ld.global.f32 	%f937, [directDir];
	mul.f32 	%f938, %f170, %f937;
	ld.global.f32 	%f939, [directDir+4];
	mul.f32 	%f940, %f172, %f939;
	neg.f32 	%f941, %f940;
	sub.f32 	%f942, %f941, %f938;
	ld.global.f32 	%f943, [directDir+8];
	mul.f32 	%f944, %f174, %f943;
	sub.f32 	%f945, %f942, %f944;
	cvt.sat.f32.f32	%f946, %f945;
	mul.f32 	%f947, %f108, %f946;
	mul.f32 	%f948, %f109, %f946;
	mul.f32 	%f949, %f110, %f946;
	mul.f32 	%f950, %f181, %f937;
	mul.f32 	%f951, %f182, %f939;
	neg.f32 	%f952, %f951;
	sub.f32 	%f953, %f952, %f950;
	mul.f32 	%f954, %f183, %f943;
	sub.f32 	%f955, %f953, %f954;
	cvt.sat.f32.f32	%f956, %f955;
	mul.f32 	%f957, %f108, %f956;
	mul.f32 	%f958, %f109, %f956;
	mul.f32 	%f959, %f110, %f956;
	mul.f32 	%f960, %f934, %f937;
	mul.f32 	%f961, %f935, %f939;
	neg.f32 	%f962, %f961;
	sub.f32 	%f963, %f962, %f960;
	mul.f32 	%f964, %f936, %f943;
	sub.f32 	%f965, %f963, %f964;
	cvt.sat.f32.f32	%f966, %f965;
	mul.f32 	%f967, %f108, %f966;
	mul.f32 	%f968, %f109, %f966;
	mul.f32 	%f969, %f110, %f966;
	add.f32 	%f970, %f947, %f957;
	add.f32 	%f971, %f948, %f958;
	add.f32 	%f972, %f949, %f959;
	add.f32 	%f973, %f970, %f967;
	add.f32 	%f974, %f971, %f968;
	add.f32 	%f975, %f972, %f969;
	mul.f32 	%f976, %f973, 0f3F13CD3A;
	mul.f32 	%f977, %f974, 0f3F13CD3A;
	mul.f32 	%f978, %f975, 0f3F13CD3A;
	div.rn.f32 	%f979, %f91, %f976;
	div.rn.f32 	%f980, %f92, %f977;
	div.rn.f32 	%f981, %f93, %f978;
	setp.eq.f32	%p135, %f91, 0f00000000;
	selp.f32	%f982, 0f00000000, %f979, %p135;
	setp.eq.f32	%p136, %f92, 0f00000000;
	selp.f32	%f983, 0f00000000, %f980, %p136;
	setp.eq.f32	%p137, %f93, 0f00000000;
	selp.f32	%f984, 0f00000000, %f981, %p137;
	mul.f32 	%f190, %f947, %f982;
	mul.f32 	%f191, %f948, %f983;
	mul.f32 	%f192, %f949, %f984;
	mul.f32 	%f193, %f957, %f982;
	mul.f32 	%f194, %f958, %f983;
	mul.f32 	%f195, %f959, %f984;
	mul.f32 	%f196, %f967, %f982;
	mul.f32 	%f197, %f968, %f983;
	mul.f32 	%f198, %f969, %f984;
	ld.global.u32 	%r319, [additive];
	setp.eq.s32	%p138, %r319, 0;
	cvt.u64.u32	%rd22, %r2;
	cvt.u64.u32	%rd23, %r3;
	mov.f32 	%f914, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs60, %f914;}

	// inline asm
	@%p138 bra 	BB0_129;

	mov.u64 	%rd136, image_RNM0;
	cvta.global.u64 	%rd125, %rd136;
	mov.u32 	%r323, 8;
	// inline asm
	call (%rd124), _rt_buffer_get_64, (%rd125, %r105, %r323, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	ld.v4.u16 	{%rs67, %rs68, %rs69, %rs70}, [%rd124];
	// inline asm
	{  cvt.f32.f16 %f985, %rs67;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f986, %rs68;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f987, %rs69;}

	// inline asm
	// inline asm
	call (%rd130), _rt_buffer_get_64, (%rd125, %r105, %r323, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	add.f32 	%f988, %f190, %f985;
	add.f32 	%f989, %f191, %f986;
	add.f32 	%f990, %f192, %f987;
	// inline asm
	{  cvt.rn.f16.f32 %rs66, %f990;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs65, %f989;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs64, %f988;}

	// inline asm
	st.v4.u16 	[%rd130], {%rs64, %rs65, %rs66, %rs60};
	bra.uni 	BB0_130;

BB0_129:
	mov.u64 	%rd143, image_RNM0;
	cvta.global.u64 	%rd138, %rd143;
	mov.u32 	%r325, 8;
	// inline asm
	call (%rd137), _rt_buffer_get_64, (%rd138, %r105, %r325, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs73, %f192;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs72, %f191;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs71, %f190;}

	// inline asm
	st.v4.u16 	[%rd137], {%rs71, %rs72, %rs73, %rs60};

BB0_130:
	ld.global.u32 	%r326, [additive];
	setp.eq.s32	%p139, %r326, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs74, %f914;}

	// inline asm
	@%p139 bra 	BB0_132;

	mov.u64 	%rd156, image_RNM1;
	cvta.global.u64 	%rd145, %rd156;
	mov.u32 	%r330, 8;
	// inline asm
	call (%rd144), _rt_buffer_get_64, (%rd145, %r105, %r330, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	ld.v4.u16 	{%rs81, %rs82, %rs83, %rs84}, [%rd144];
	// inline asm
	{  cvt.f32.f16 %f995, %rs81;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f996, %rs82;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f997, %rs83;}

	// inline asm
	// inline asm
	call (%rd150), _rt_buffer_get_64, (%rd145, %r105, %r330, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	add.f32 	%f998, %f193, %f995;
	add.f32 	%f999, %f194, %f996;
	add.f32 	%f1000, %f195, %f997;
	// inline asm
	{  cvt.rn.f16.f32 %rs80, %f1000;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs79, %f999;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs78, %f998;}

	// inline asm
	st.v4.u16 	[%rd150], {%rs78, %rs79, %rs80, %rs74};
	bra.uni 	BB0_133;

BB0_132:
	mov.u64 	%rd163, image_RNM1;
	cvta.global.u64 	%rd158, %rd163;
	mov.u32 	%r332, 8;
	// inline asm
	call (%rd157), _rt_buffer_get_64, (%rd158, %r105, %r332, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs87, %f195;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs86, %f194;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs85, %f193;}

	// inline asm
	st.v4.u16 	[%rd157], {%rs85, %rs86, %rs87, %rs74};

BB0_133:
	ld.global.u32 	%r333, [additive];
	setp.eq.s32	%p140, %r333, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs88, %f914;}

	// inline asm
	@%p140 bra 	BB0_135;

	mov.u64 	%rd176, image_RNM2;
	cvta.global.u64 	%rd165, %rd176;
	mov.u32 	%r337, 8;
	// inline asm
	call (%rd164), _rt_buffer_get_64, (%rd165, %r105, %r337, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	ld.v4.u16 	{%rs95, %rs96, %rs97, %rs98}, [%rd164];
	// inline asm
	{  cvt.f32.f16 %f1005, %rs95;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1006, %rs96;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1007, %rs97;}

	// inline asm
	// inline asm
	call (%rd170), _rt_buffer_get_64, (%rd165, %r105, %r337, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	add.f32 	%f1008, %f196, %f1005;
	add.f32 	%f1009, %f197, %f1006;
	add.f32 	%f1010, %f198, %f1007;
	// inline asm
	{  cvt.rn.f16.f32 %rs94, %f1010;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs93, %f1009;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs92, %f1008;}

	// inline asm
	st.v4.u16 	[%rd170], {%rs92, %rs93, %rs94, %rs88};
	bra.uni 	BB0_153;

BB0_135:
	mov.u64 	%rd183, image_RNM2;
	cvta.global.u64 	%rd178, %rd183;
	mov.u32 	%r339, 8;
	// inline asm
	call (%rd177), _rt_buffer_get_64, (%rd178, %r105, %r339, %rd22, %rd23, %rd31, %rd31);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs101, %f198;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs100, %f197;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs99, %f196;}

	// inline asm
	st.v4.u16 	[%rd177], {%rs99, %rs100, %rs101, %rs88};

BB0_153:
	ret;
}


