{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 15:14:23 2022 " "Info: Processing started: Sat Apr 02 15:14:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "63 " "Warning: Found 63 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr82~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr82~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr82~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector72~2 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector72~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector72~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[11\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[11\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[11\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst1 " "Info: Detected ripple clock \"STEP2:inst25\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst2 " "Info: Detected ripple clock \"STEP2:inst25\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst25\|inst3 " "Info: Detected gated clock \"STEP2:inst25\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst " "Info: Detected ripple clock \"STEP2:inst25\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register REG16A_V:inst2\|c_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] 4.087 ns " "Info: Slack time is 4.087 ns for clock \"iCLK_50\" between source register \"REG16A_V:inst2\|c_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "62.84 MHz 15.913 ns " "Info: Fmax is 62.84 MHz (period= 15.913 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.353 ns + Largest register register " "Info: + Largest register to register requirement is 13.353 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.433 ns + Largest " "Info: + Largest clock skew is -6.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.792 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 819 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 819; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.537 ns) 2.792 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] 3 REG LCFF_X70_Y38_N23 1 " "Info: 3: + IC(1.184 ns) + CELL(0.537 ns) = 2.792 ns; Loc. = LCFF_X70_Y38_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.721 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.58 % ) " "Info: Total cell delay = 1.496 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.296 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.225 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 9.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.149 ns) 3.578 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y39_N2 3 " "Info: 2: + IC(2.470 ns) + CELL(0.149 ns) = 3.578 ns; Loc. = LCCOMB_X76_Y39_N2; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.591 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y39_N1 9 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.591 ns; Loc. = LCFF_X76_Y39_N1; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.420 ns) 5.343 ns inst21 4 COMB LCCOMB_X76_Y39_N18 1 " "Info: 4: + IC(0.332 ns) + CELL(0.420 ns) = 5.343 ns; Loc. = LCCOMB_X76_Y39_N18; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.000 ns) 7.524 ns inst21~clkctrl 5 COMB CLKCTRL_G11 11 " "Info: 5: + IC(2.181 ns) + CELL(0.000 ns) = 7.524 ns; Loc. = CLKCTRL_G11; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.537 ns) 9.225 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X75_Y37_N29 1 " "Info: 6: + IC(1.164 ns) + CELL(0.537 ns) = 9.225 ns; Loc. = LCFF_X75_Y37_N29; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.701 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 30.92 % ) " "Info: Total cell delay = 2.852 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.373 ns ( 69.08 % ) " "Info: Total interconnect delay = 6.373 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.266 ns - Longest register register " "Info: - Longest register to register delay is 9.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X75_Y37_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y37_N29; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X75_Y37_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X75_Y37_N26 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X75_Y37_N26; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.413 ns) 1.963 ns REG_AR7:inst8\|ramdata~202 4 COMB LCCOMB_X75_Y34_N16 1 " "Info: 4: + IC(0.835 ns) + CELL(0.413 ns) = 1.963 ns; Loc. = LCCOMB_X75_Y34_N16; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~202'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.248 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~202 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.150 ns) 2.539 ns REG_AR7:inst8\|ramdata~203 5 COMB LCCOMB_X76_Y34_N10 1 " "Info: 5: + IC(0.426 ns) + CELL(0.150 ns) = 2.539 ns; Loc. = LCCOMB_X76_Y34_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~203'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.576 ns" { REG_AR7:inst8|ramdata~202 REG_AR7:inst8|ramdata~203 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.413 ns REG_AR7:inst8\|ramdata~206 6 COMB LCCOMB_X76_Y36_N26 3 " "Info: 6: + IC(0.724 ns) + CELL(0.150 ns) = 3.413 ns; Loc. = LCCOMB_X76_Y36_N26; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~206'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~206 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.150 ns) 4.550 ns REGT_V:inst11\|c_out\[4\]~40 7 COMB LCCOMB_X72_Y37_N16 23 " "Info: 7: + IC(0.987 ns) + CELL(0.150 ns) = 4.550 ns; Loc. = LCCOMB_X72_Y37_N16; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[4\]~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.137 ns" { REG_AR7:inst8|ramdata~206 REGT_V:inst11|c_out[4]~40 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.393 ns) 5.935 ns ALU_V:inst1\|Add0~48 8 COMB LCCOMB_X71_Y36_N26 2 " "Info: 8: + IC(0.992 ns) + CELL(0.393 ns) = 5.935 ns; Loc. = LCCOMB_X71_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.385 ns" { REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.006 ns ALU_V:inst1\|Add0~50 9 COMB LCCOMB_X71_Y36_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.006 ns; Loc. = LCCOMB_X71_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.152 ns ALU_V:inst1\|Add0~52 10 COMB LCCOMB_X71_Y36_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 6.152 ns; Loc. = LCCOMB_X71_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.223 ns ALU_V:inst1\|Add0~54 11 COMB LCCOMB_X71_Y35_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.223 ns; Loc. = LCCOMB_X71_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.294 ns ALU_V:inst1\|Add0~56 12 COMB LCCOMB_X71_Y35_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.294 ns; Loc. = LCCOMB_X71_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.365 ns ALU_V:inst1\|Add0~58 13 COMB LCCOMB_X71_Y35_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.365 ns; Loc. = LCCOMB_X71_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.436 ns ALU_V:inst1\|Add0~60 14 COMB LCCOMB_X71_Y35_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.436 ns; Loc. = LCCOMB_X71_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.507 ns ALU_V:inst1\|Add0~62 15 COMB LCCOMB_X71_Y35_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.507 ns; Loc. = LCCOMB_X71_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.578 ns ALU_V:inst1\|Add0~64 16 COMB LCCOMB_X71_Y35_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.578 ns; Loc. = LCCOMB_X71_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.988 ns ALU_V:inst1\|Add0~65 17 COMB LCCOMB_X71_Y35_N12 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 6.988 ns; Loc. = LCCOMB_X71_Y35_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.275 ns) 8.089 ns ALU_V:inst1\|Add0~77 18 COMB LCCOMB_X70_Y38_N2 1 " "Info: 18: + IC(0.826 ns) + CELL(0.275 ns) = 8.089 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~77'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.101 ns" { ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 8.756 ns ALU_V:inst1\|Add0~78 19 COMB LCCOMB_X70_Y38_N0 6 " "Info: 19: + IC(0.247 ns) + CELL(0.420 ns) = 8.756 ns; Loc. = LCCOMB_X70_Y38_N0; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~78'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.149 ns) 9.182 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]~feeder 20 COMB LCCOMB_X70_Y38_N22 1 " "Info: 20: + IC(0.277 ns) + CELL(0.149 ns) = 9.182 ns; Loc. = LCCOMB_X70_Y38_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]~feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.426 ns" { ALU_V:inst1|Add0~78 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.266 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\] 21 REG LCFF_X70_Y38_N23 1 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 9.266 ns; Loc. = LCFF_X70_Y38_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.709 ns ( 40.03 % ) " "Info: Total cell delay = 3.709 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.557 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.557 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.266 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~202 REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~206 REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.266 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~202 {} REG_AR7:inst8|ramdata~203 {} REG_AR7:inst8|ramdata~206 {} REGT_V:inst11|c_out[4]~40 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.243ns 0.835ns 0.426ns 0.724ns 0.987ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.247ns 0.277ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.413ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.792 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.792 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.112ns 1.184ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.266 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~202 REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~206 REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.266 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~202 {} REG_AR7:inst8|ramdata~203 {} REG_AR7:inst8|ramdata~206 {} REGT_V:inst11|c_out[4]~40 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4] {} } { 0.000ns 0.000ns 0.243ns 0.835ns 0.426ns 0.724ns 0.987ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.247ns 0.277ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.413ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_1\[0\] register CONTRLA:inst5\|current_state.in2 register REGT_V:inst11\|v1\[12\] 3.839 us " "Info: Slack time is 3.839 us for clock \"GPIO_1\[0\]\" between source register \"CONTRLA:inst5\|current_state.in2\" and destination register \"REGT_V:inst11\|v1\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "51.44 MHz 19.442 ns " "Info: Fmax is 51.44 MHz (period= 19.442 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3853.943 ns + Largest register register " "Info: + Largest register to register requirement is 3853.943 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3849.018 ns + " "Info: + Setup relationship between source and destination is 3849.018 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3849.018 ns " "Info: - Launch edge is -3849.018 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.139 ns + Largest " "Info: + Largest clock skew is 5.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 7.482 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 7.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.787 ns) 3.136 ns CONTRLA:inst5\|current_state.jmp1 2 REG LCFF_X76_Y40_N25 2 " "Info: 2: + IC(1.497 ns) + CELL(0.787 ns) = 3.136 ns; Loc. = LCFF_X76_Y40_N25; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmp1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.284 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmp1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 3.459 ns CONTRLA:inst5\|WideOr6~1 3 COMB LCCOMB_X76_Y40_N24 6 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.459 ns; Loc. = LCCOMB_X76_Y40_N24; Fanout = 6; COMB Node = 'CONTRLA:inst5\|WideOr6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { CONTRLA:inst5|current_state.jmp1 CONTRLA:inst5|WideOr6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 4.055 ns inst20 4 COMB LCCOMB_X75_Y40_N8 1 " "Info: 4: + IC(0.446 ns) + CELL(0.150 ns) = 4.055 ns; Loc. = LCCOMB_X75_Y40_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.596 ns" { CONTRLA:inst5|WideOr6~1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.000 ns) 5.736 ns inst20~clkctrl 5 COMB CLKCTRL_G9 16 " "Info: 5: + IC(1.681 ns) + CELL(0.000 ns) = 5.736 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.681 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 7.482 ns REGT_V:inst11\|v1\[12\] 6 REG LCFF_X69_Y35_N25 1 " "Info: 6: + IC(1.209 ns) + CELL(0.537 ns) = 7.482 ns; Loc. = LCFF_X69_Y35_N25; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { inst20~clkctrl REGT_V:inst11|v1[12] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.649 ns ( 35.40 % ) " "Info: Total cell delay = 2.649 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.833 ns ( 64.60 % ) " "Info: Total interconnect delay = 4.833 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.482 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmp1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.482 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmp1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[12] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.446ns 1.681ns 1.209ns } { 0.000ns 0.852ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.343 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.537 ns) 2.343 ns CONTRLA:inst5\|current_state.in2 2 REG LCFF_X93_Y44_N17 17 " "Info: 2: + IC(0.954 ns) + CELL(0.537 ns) = 2.343 ns; Loc. = LCFF_X93_Y44_N17; Fanout = 17; REG Node = 'CONTRLA:inst5\|current_state.in2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.491 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 59.28 % ) " "Info: Total cell delay = 1.389 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 40.72 % ) " "Info: Total interconnect delay = 0.954 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.482 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmp1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.482 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmp1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[12] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.446ns 1.681ns 1.209ns } { 0.000ns 0.852ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.482 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmp1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.482 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmp1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[12] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.446ns 1.681ns 1.209ns } { 0.000ns 0.852ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.646 ns - Longest register register " "Info: - Longest register to register delay is 14.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.in2 1 REG LCFF_X93_Y44_N17 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y44_N17; Fanout = 17; REG Node = 'CONTRLA:inst5\|current_state.in2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.398 ns) 2.996 ns CONTRLA:inst5\|com_in~0 2 COMB LCCOMB_X74_Y39_N12 3 " "Info: 2: + IC(2.598 ns) + CELL(0.398 ns) = 2.996 ns; Loc. = LCCOMB_X74_Y39_N12; Fanout = 3; COMB Node = 'CONTRLA:inst5\|com_in~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.996 ns" { CONTRLA:inst5|current_state.in2 CONTRLA:inst5|com_in~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 3.896 ns CONTRLA:inst5\|Selector71~1 3 COMB LCCOMB_X75_Y37_N14 1 " "Info: 3: + IC(0.750 ns) + CELL(0.150 ns) = 3.896 ns; Loc. = LCCOMB_X75_Y37_N14; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector71~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { CONTRLA:inst5|com_in~0 CONTRLA:inst5|Selector71~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.420 ns) 4.588 ns CONTRLA:inst5\|Selector71~2 4 COMB LCCOMB_X75_Y37_N12 57 " "Info: 4: + IC(0.272 ns) + CELL(0.420 ns) = 4.588 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector71~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.692 ns" { CONTRLA:inst5|Selector71~1 CONTRLA:inst5|Selector71~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.420 ns) 5.824 ns REG_AR7:inst8\|ramdata~177 5 COMB LCCOMB_X75_Y36_N12 1 " "Info: 5: + IC(0.816 ns) + CELL(0.420 ns) = 5.824 ns; Loc. = LCCOMB_X75_Y36_N12; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~177'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.236 ns" { CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 6.525 ns REG_AR7:inst8\|ramdata~178 6 COMB LCCOMB_X75_Y36_N14 1 " "Info: 6: + IC(0.263 ns) + CELL(0.438 ns) = 6.525 ns; Loc. = LCCOMB_X75_Y36_N14; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~178'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.701 ns" { REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.419 ns) 7.677 ns REG_AR7:inst8\|ramdata~181 7 COMB LCCOMB_X75_Y37_N10 3 " "Info: 7: + IC(0.733 ns) + CELL(0.419 ns) = 7.677 ns; Loc. = LCCOMB_X75_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~181'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.152 ns" { REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.150 ns) 8.930 ns REGT_V:inst11\|c_out\[9\]~25 8 COMB LCCOMB_X71_Y34_N6 22 " "Info: 8: + IC(1.103 ns) + CELL(0.150 ns) = 8.930 ns; Loc. = LCCOMB_X71_Y34_N6; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[9\]~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.253 ns" { REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.393 ns) 10.069 ns ALU_V:inst1\|Add0~58 9 COMB LCCOMB_X71_Y35_N4 2 " "Info: 9: + IC(0.746 ns) + CELL(0.393 ns) = 10.069 ns; Loc. = LCCOMB_X71_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.139 ns" { REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.140 ns ALU_V:inst1\|Add0~60 10 COMB LCCOMB_X71_Y35_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.140 ns; Loc. = LCCOMB_X71_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.211 ns ALU_V:inst1\|Add0~62 11 COMB LCCOMB_X71_Y35_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.211 ns; Loc. = LCCOMB_X71_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.282 ns ALU_V:inst1\|Add0~64 12 COMB LCCOMB_X71_Y35_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.282 ns; Loc. = LCCOMB_X71_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.692 ns ALU_V:inst1\|Add0~65 13 COMB LCCOMB_X71_Y35_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 10.692 ns; Loc. = LCCOMB_X71_Y35_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.275 ns) 11.793 ns ALU_V:inst1\|Add0~77 14 COMB LCCOMB_X70_Y38_N2 1 " "Info: 14: + IC(0.826 ns) + CELL(0.275 ns) = 11.793 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~77'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.101 ns" { ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 12.460 ns ALU_V:inst1\|Add0~78 15 COMB LCCOMB_X70_Y38_N0 6 " "Info: 15: + IC(0.247 ns) + CELL(0.420 ns) = 12.460 ns; Loc. = LCCOMB_X70_Y38_N0; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~78'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 12.884 ns SFT4A:inst12\|Mux0~7 16 COMB LCCOMB_X70_Y38_N12 2 " "Info: 16: + IC(0.274 ns) + CELL(0.150 ns) = 12.884 ns; Loc. = LCCOMB_X70_Y38_N12; Fanout = 2; COMB Node = 'SFT4A:inst12\|Mux0~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.424 ns" { ALU_V:inst1|Add0~78 SFT4A:inst12|Mux0~7 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.438 ns) 14.562 ns SFT4A:inst12\|Mux3~1 17 COMB LCCOMB_X69_Y35_N24 1 " "Info: 17: + IC(1.240 ns) + CELL(0.438 ns) = 14.562 ns; Loc. = LCCOMB_X69_Y35_N24; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux3~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.678 ns" { SFT4A:inst12|Mux0~7 SFT4A:inst12|Mux3~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.646 ns REGT_V:inst11\|v1\[12\] 18 REG LCFF_X69_Y35_N25 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 14.646 ns; Loc. = LCFF_X69_Y35_N25; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux3~1 REGT_V:inst11|v1[12] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.778 ns ( 32.62 % ) " "Info: Total cell delay = 4.778 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.868 ns ( 67.38 % ) " "Info: Total interconnect delay = 9.868 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { CONTRLA:inst5|current_state.in2 CONTRLA:inst5|com_in~0 CONTRLA:inst5|Selector71~1 CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 SFT4A:inst12|Mux0~7 SFT4A:inst12|Mux3~1 REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { CONTRLA:inst5|current_state.in2 {} CONTRLA:inst5|com_in~0 {} CONTRLA:inst5|Selector71~1 {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~177 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~181 {} REGT_V:inst11|c_out[9]~25 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} SFT4A:inst12|Mux0~7 {} SFT4A:inst12|Mux3~1 {} REGT_V:inst11|v1[12] {} } { 0.000ns 2.598ns 0.750ns 0.272ns 0.816ns 0.263ns 0.733ns 1.103ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.247ns 0.274ns 1.240ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.420ns 0.438ns 0.419ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.482 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmp1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.482 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmp1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[12] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.446ns 1.681ns 1.209ns } { 0.000ns 0.852ns 0.787ns 0.323ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.852ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { CONTRLA:inst5|current_state.in2 CONTRLA:inst5|com_in~0 CONTRLA:inst5|Selector71~1 CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 SFT4A:inst12|Mux0~7 SFT4A:inst12|Mux3~1 REGT_V:inst11|v1[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { CONTRLA:inst5|current_state.in2 {} CONTRLA:inst5|com_in~0 {} CONTRLA:inst5|Selector71~1 {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~177 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~181 {} REGT_V:inst11|c_out[9]~25 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} SFT4A:inst12|Mux0~7 {} SFT4A:inst12|Mux3~1 {} REGT_V:inst11|v1[12] {} } { 0.000ns 2.598ns 0.750ns 0.272ns 0.816ns 0.263ns 0.733ns 1.103ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.247ns 0.274ns 1.240ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.420ns 0.438ns 0.419ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:auto_hub\|tdo 246.145 us " "Info: Slack time is 246.145 us for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "79.53 MHz 12.574 ns " "Info: Fmax is 79.53 MHz (period= 12.574 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "246150.759 ns + Largest register register " "Info: + Largest register to register requirement is 246150.759 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "246150.982 ns + " "Info: + Setup relationship between source and destination is 246150.982 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 246150.982 ns " "Info: + Latch edge is 246150.982 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.618 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 4.618 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X58_Y35_N25 2 " "Info: 3: + IC(1.208 ns) + CELL(0.537 ns) = 4.618 ns; Loc. = LCFF_X58_Y35_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.745 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.63 % ) " "Info: Total cell delay = 0.537 ns ( 11.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 88.37 % ) " "Info: Total interconnect delay = 4.081 ns ( 88.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.618 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.618 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.208ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.627 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LCFF_X57_Y34_N29 44 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X57_Y34_N29; Fanout = 44; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.618 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.618 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.208ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.618 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.618 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.208ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.064 ns - Longest register register " "Info: - Longest register to register delay is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LCFF_X57_Y34_N29 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y34_N29; Fanout = 44; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.420 ns) 1.471 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable 2 COMB LCCOMB_X60_Y36_N24 4 " "Info: 2: + IC(1.051 ns) + CELL(0.420 ns) = 1.471 ns; Loc. = LCCOMB_X60_Y36_N24; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.471 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 2.489 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X61_Y38_N30 18 " "Info: 3: + IC(0.743 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X61_Y38_N30; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.018 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.419 ns) 3.167 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X61_Y38_N28 1 " "Info: 4: + IC(0.259 ns) + CELL(0.419 ns) = 3.167 ns; Loc. = LCCOMB_X61_Y38_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.678 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.150 ns) 3.747 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X60_Y38_N18 1 " "Info: 5: + IC(0.430 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X60_Y38_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.580 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.436 ns) 5.158 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X57_Y35_N16 1 " "Info: 6: + IC(0.975 ns) + CELL(0.436 ns) = 5.158 ns; Loc. = LCCOMB_X57_Y35_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.411 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.393 ns) 5.980 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X58_Y35_N24 1 " "Info: 7: + IC(0.429 ns) + CELL(0.393 ns) = 5.980 ns; Loc. = LCCOMB_X58_Y35_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.822 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.064 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X58_Y35_N25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.064 ns; Loc. = LCFF_X58_Y35_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 35.90 % ) " "Info: Total cell delay = 2.177 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.887 ns ( 64.10 % ) " "Info: Total interconnect delay = 3.887 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.064 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.051ns 0.743ns 0.259ns 0.430ns 0.975ns 0.429ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.419ns 0.150ns 0.436ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.618 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.618 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.208ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.064 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.064 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.051ns 0.743ns 0.259ns 0.430ns 0.975ns 0.429ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.419ns 0.150ns 0.436ns 0.393ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register STEP2:inst25\|inst register REG_AR7:inst8\|ramdata~138 -1.615 ns " "Info: Minimum slack time is -1.615 ns for clock \"iCLK_50\" between source register \"STEP2:inst25\|inst\" and destination register \"REG_AR7:inst8\|ramdata~138\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.890 ns + Shortest register register " "Info: + Shortest register to register delay is 3.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STEP2:inst25\|inst 1 REG LCFF_X76_Y39_N31 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y39_N31; Fanout = 20; REG Node = 'STEP2:inst25\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 1.554 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[6\]~5 2 COMB LCCOMB_X74_Y33_N22 1 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 1.554 ns; Loc. = LCCOMB_X74_Y33_N22; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[6\]~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { STEP2:inst25|inst lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.415 ns) 2.716 ns REGT_V:inst11\|c_out\[6\]~33 3 COMB LCCOMB_X75_Y35_N24 2 " "Info: 3: + IC(0.747 ns) + CELL(0.415 ns) = 2.716 ns; Loc. = LCCOMB_X75_Y35_N24; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[6\]~33'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.162 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 REGT_V:inst11|c_out[6]~33 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.252 ns REGT_V:inst11\|c_out\[6\]~34 4 COMB LCCOMB_X75_Y35_N4 22 " "Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 3.252 ns; Loc. = LCCOMB_X75_Y35_N4; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[6\]~34'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { REGT_V:inst11|c_out[6]~33 REGT_V:inst11|c_out[6]~34 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.366 ns) 3.890 ns REG_AR7:inst8\|ramdata~138 5 REG LCFF_X75_Y35_N7 1 " "Info: 5: + IC(0.272 ns) + CELL(0.366 ns) = 3.890 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.638 ns" { REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 31.00 % ) " "Info: Total cell delay = 1.206 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 69.00 % ) " "Info: Total interconnect delay = 2.684 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.890 ns" { STEP2:inst25|inst lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 REGT_V:inst11|c_out[6]~33 REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.890 ns" { STEP2:inst25|inst {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 {} REGT_V:inst11|c_out[6]~33 {} REGT_V:inst11|c_out[6]~34 {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 1.404ns 0.747ns 0.261ns 0.272ns } { 0.000ns 0.150ns 0.415ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.505 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.505 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.489 ns + Smallest " "Info: + Smallest clock skew is 5.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 9.830 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 9.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.149 ns) 3.578 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y39_N2 3 " "Info: 2: + IC(2.470 ns) + CELL(0.149 ns) = 3.578 ns; Loc. = LCCOMB_X76_Y39_N2; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.591 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y39_N1 9 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.591 ns; Loc. = LCFF_X76_Y39_N1; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.438 ns) 6.499 ns inst18 4 COMB LCCOMB_X94_Y44_N8 1 " "Info: 4: + IC(1.470 ns) + CELL(0.438 ns) = 6.499 ns; Loc. = LCCOMB_X94_Y44_N8; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.908 ns" { STEP2:inst25|inst1 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 8.105 ns inst18~clkctrl 5 COMB CLKCTRL_G5 128 " "Info: 5: + IC(1.606 ns) + CELL(0.000 ns) = 8.105 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 9.830 ns REG_AR7:inst8\|ramdata~138 6 REG LCFF_X75_Y35_N7 1 " "Info: 6: + IC(1.188 ns) + CELL(0.537 ns) = 9.830 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.725 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 29.20 % ) " "Info: Total cell delay = 2.870 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 70.80 % ) " "Info: Total interconnect delay = 6.960 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.830 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.830 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.188ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 4.341 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 4.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.149 ns) 3.578 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y39_N2 3 " "Info: 2: + IC(2.470 ns) + CELL(0.149 ns) = 3.578 ns; Loc. = LCCOMB_X76_Y39_N2; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.537 ns) 4.341 ns STEP2:inst25\|inst 3 REG LCFF_X76_Y39_N31 20 " "Info: 3: + IC(0.226 ns) + CELL(0.537 ns) = 4.341 ns; Loc. = LCFF_X76_Y39_N31; Fanout = 20; REG Node = 'STEP2:inst25\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.763 ns" { STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 37.89 % ) " "Info: Total cell delay = 1.645 ns ( 37.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 62.11 % ) " "Info: Total interconnect delay = 2.696 ns ( 62.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.341 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.341 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} } { 0.000ns 0.000ns 2.470ns 0.226ns } { 0.000ns 0.959ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.830 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.830 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.188ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.341 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.341 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} } { 0.000ns 0.000ns 2.470ns 0.226ns } { 0.000ns 0.959ns 0.149ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.830 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.830 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.188ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.341 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.341 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} } { 0.000ns 0.000ns 2.470ns 0.226ns } { 0.000ns 0.959ns 0.149ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.890 ns" { STEP2:inst25|inst lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 REGT_V:inst11|c_out[6]~33 REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.890 ns" { STEP2:inst25|inst {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]~5 {} REGT_V:inst11|c_out[6]~33 {} REGT_V:inst11|c_out[6]~34 {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 1.404ns 0.747ns 0.261ns 0.272ns } { 0.000ns 0.150ns 0.415ns 0.275ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.830 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.830 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.188ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.341 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.341 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} } { 0.000ns 0.000ns 2.470ns 0.226ns } { 0.000ns 0.959ns 0.149ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "iCLK_50 104 " "Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 104 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_1\[0\] register REG_AR7:inst8\|ramdata~138 register REG_AR7:inst8\|ramdata~138 -231 ps " "Info: Minimum slack time is -231 ps for clock \"GPIO_1\[0\]\" between source register \"REG_AR7:inst8\|ramdata~138\" and destination register \"REG_AR7:inst8\|ramdata~138\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns + Shortest register register " "Info: + Shortest register to register delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~138 1 REG LCFF_X75_Y35_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns REG_AR7:inst8\|ramdata~193 2 COMB LCCOMB_X75_Y35_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X75_Y35_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~193'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG_AR7:inst8|ramdata~138 REG_AR7:inst8|ramdata~193 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 0.713 ns REG_AR7:inst8\|ramdata~196 3 COMB LCCOMB_X75_Y35_N22 3 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 0.713 ns; Loc. = LCCOMB_X75_Y35_N22; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~196'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { REG_AR7:inst8|ramdata~193 REG_AR7:inst8|ramdata~196 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 1.397 ns REGT_V:inst11\|c_out\[6\]~34 4 COMB LCCOMB_X75_Y35_N4 22 " "Info: 4: + IC(0.265 ns) + CELL(0.419 ns) = 1.397 ns; Loc. = LCCOMB_X75_Y35_N4; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[6\]~34'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.684 ns" { REG_AR7:inst8|ramdata~196 REGT_V:inst11|c_out[6]~34 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.366 ns) 2.035 ns REG_AR7:inst8\|ramdata~138 5 REG LCFF_X75_Y35_N7 1 " "Info: 5: + IC(0.272 ns) + CELL(0.366 ns) = 2.035 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.638 ns" { REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 61.82 % ) " "Info: Total cell delay = 1.258 ns ( 61.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 38.18 % ) " "Info: Total interconnect delay = 0.777 ns ( 38.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.035 ns" { REG_AR7:inst8|ramdata~138 REG_AR7:inst8|ramdata~193 REG_AR7:inst8|ramdata~196 REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.035 ns" { REG_AR7:inst8|ramdata~138 {} REG_AR7:inst8|ramdata~193 {} REG_AR7:inst8|ramdata~196 {} REGT_V:inst11|c_out[6]~34 {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.240ns 0.265ns 0.272ns } { 0.000ns 0.323ns 0.150ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.266 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.266 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.250 ns + Smallest " "Info: + Smallest clock skew is 2.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 8.813 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 8.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.787 ns) 2.369 ns CONTRLA:inst5\|current_state.rotr2 2 REG LCFF_X94_Y44_N21 1 " "Info: 2: + IC(0.730 ns) + CELL(0.787 ns) = 2.369 ns; Loc. = LCFF_X94_Y44_N21; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.rotr2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.517 ns" { GPIO_1[0] CONTRLA:inst5|current_state.rotr2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.398 ns) 3.095 ns CONTRLA:inst5\|WideOr75~2 3 COMB LCCOMB_X94_Y44_N14 2 " "Info: 3: + IC(0.328 ns) + CELL(0.398 ns) = 3.095 ns; Loc. = LCCOMB_X94_Y44_N14; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr75~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.726 ns" { CONTRLA:inst5|current_state.rotr2 CONTRLA:inst5|WideOr75~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.406 ns) 3.932 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X94_Y44_N26 3 " "Info: 4: + IC(0.431 ns) + CELL(0.406 ns) = 3.932 ns; Loc. = LCCOMB_X94_Y44_N26; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { CONTRLA:inst5|WideOr75~2 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 4.827 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X94_Y44_N22 2 " "Info: 5: + IC(0.457 ns) + CELL(0.438 ns) = 4.827 ns; Loc. = LCCOMB_X94_Y44_N22; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 5.482 ns inst18 6 COMB LCCOMB_X94_Y44_N8 1 " "Info: 6: + IC(0.262 ns) + CELL(0.393 ns) = 5.482 ns; Loc. = LCCOMB_X94_Y44_N8; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.655 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 7.088 ns inst18~clkctrl 7 COMB CLKCTRL_G5 128 " "Info: 7: + IC(1.606 ns) + CELL(0.000 ns) = 7.088 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 8.813 ns REG_AR7:inst8\|ramdata~138 8 REG LCFF_X75_Y35_N7 1 " "Info: 8: + IC(1.188 ns) + CELL(0.537 ns) = 8.813 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.725 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.811 ns ( 43.24 % ) " "Info: Total cell delay = 3.811 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.002 ns ( 56.76 % ) " "Info: Total interconnect delay = 5.002 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.813 ns" { GPIO_1[0] CONTRLA:inst5|current_state.rotr2 CONTRLA:inst5|WideOr75~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.813 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.rotr2 {} CONTRLA:inst5|WideOr75~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.730ns 0.328ns 0.431ns 0.457ns 0.262ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 6.563 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to source register is 6.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.787 ns) 2.593 ns CONTRLA:inst5\|current_state.in2 2 REG LCFF_X93_Y44_N17 17 " "Info: 2: + IC(0.954 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X93_Y44_N17; Fanout = 17; REG Node = 'CONTRLA:inst5\|current_state.in2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.741 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.150 ns) 3.232 ns inst18 3 COMB LCCOMB_X94_Y44_N8 1 " "Info: 3: + IC(0.489 ns) + CELL(0.150 ns) = 3.232 ns; Loc. = LCCOMB_X94_Y44_N8; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.639 ns" { CONTRLA:inst5|current_state.in2 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 4.838 ns inst18~clkctrl 4 COMB CLKCTRL_G5 128 " "Info: 4: + IC(1.606 ns) + CELL(0.000 ns) = 4.838 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 6.563 ns REG_AR7:inst8\|ramdata~138 5 REG LCFF_X75_Y35_N7 1 " "Info: 5: + IC(1.188 ns) + CELL(0.537 ns) = 6.563 ns; Loc. = LCFF_X75_Y35_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~138'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.725 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 35.44 % ) " "Info: Total cell delay = 2.326 ns ( 35.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 64.56 % ) " "Info: Total interconnect delay = 4.237 ns ( 64.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.563 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.563 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.954ns 0.489ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.813 ns" { GPIO_1[0] CONTRLA:inst5|current_state.rotr2 CONTRLA:inst5|WideOr75~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.813 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.rotr2 {} CONTRLA:inst5|WideOr75~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.730ns 0.328ns 0.431ns 0.457ns 0.262ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.563 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.563 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.954ns 0.489ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.813 ns" { GPIO_1[0] CONTRLA:inst5|current_state.rotr2 CONTRLA:inst5|WideOr75~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.813 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.rotr2 {} CONTRLA:inst5|WideOr75~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.730ns 0.328ns 0.431ns 0.457ns 0.262ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.563 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.563 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.954ns 0.489ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.035 ns" { REG_AR7:inst8|ramdata~138 REG_AR7:inst8|ramdata~193 REG_AR7:inst8|ramdata~196 REGT_V:inst11|c_out[6]~34 REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.035 ns" { REG_AR7:inst8|ramdata~138 {} REG_AR7:inst8|ramdata~193 {} REG_AR7:inst8|ramdata~196 {} REGT_V:inst11|c_out[6]~34 {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.240ns 0.265ns 0.272ns } { 0.000ns 0.323ns 0.150ns 0.419ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.813 ns" { GPIO_1[0] CONTRLA:inst5|current_state.rotr2 CONTRLA:inst5|WideOr75~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.813 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.rotr2 {} CONTRLA:inst5|WideOr75~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.730ns 0.328ns 0.431ns 0.457ns 0.262ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.563 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~138 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.563 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~138 {} } { 0.000ns 0.000ns 0.954ns 0.489ns 1.606ns 1.188ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "GPIO_1\[0\] 4 " "Warning: Can't achieve minimum setup and hold requirement GPIO_1\[0\] along 4 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X57_Y34_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y34_N5; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X57_Y34_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y34_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y34_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y34_N5; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.627 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y34_N5 3 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X57_Y34_N5; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.627 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y34_N5 3 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X57_Y34_N5; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.incPC iSW\[5\] GPIO_1\[0\] 9.467 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.incPC\" (data pin = \"iSW\[5\]\", clock pin = \"GPIO_1\[0\]\") is 9.467 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.389 ns + Longest pin register " "Info: + Longest pin to register delay is 12.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[5\] 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'iSW\[5\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[5] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.129 ns) + CELL(0.245 ns) 4.196 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[5\]~6 2 COMB LCCOMB_X71_Y34_N22 1 " "Info: 2: + IC(3.129 ns) + CELL(0.245 ns) = 4.196 ns; Loc. = LCCOMB_X71_Y34_N22; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[5\]~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.374 ns" { iSW[5] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.150 ns) 5.145 ns REGT_V:inst11\|c_out\[5\]~36 3 COMB LCCOMB_X71_Y37_N26 2 " "Info: 3: + IC(0.799 ns) + CELL(0.150 ns) = 5.145 ns; Loc. = LCCOMB_X71_Y37_N26; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[5\]~36'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 REGT_V:inst11|c_out[5]~36 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.545 ns REGT_V:inst11\|c_out\[5\]~37 4 COMB LCCOMB_X71_Y37_N16 23 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 5.545 ns; Loc. = LCCOMB_X71_Y37_N16; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[5\]~37'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { REGT_V:inst11|c_out[5]~36 REGT_V:inst11|c_out[5]~37 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.420 ns) 7.522 ns COMP_V:inst4\|Equal0~2 5 COMB LCCOMB_X68_Y36_N28 1 " "Info: 5: + IC(1.557 ns) + CELL(0.420 ns) = 7.522 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.977 ns" { REGT_V:inst11|c_out[5]~37 COMP_V:inst4|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 8.167 ns COMP_V:inst4\|Equal0~4 6 COMB LCCOMB_X68_Y36_N22 1 " "Info: 6: + IC(0.252 ns) + CELL(0.393 ns) = 8.167 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.645 ns" { COMP_V:inst4|Equal0~2 COMP_V:inst4|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.393 ns) 9.578 ns COMP_V:inst4\|Equal0~10 7 COMB LCCOMB_X72_Y38_N10 2 " "Info: 7: + IC(1.018 ns) + CELL(0.393 ns) = 9.578 ns; Loc. = LCCOMB_X72_Y38_N10; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.411 ns" { COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.438 ns) 11.006 ns COMP_V:inst4\|Mux0~8 8 COMB LCCOMB_X75_Y40_N6 1 " "Info: 8: + IC(0.990 ns) + CELL(0.438 ns) = 11.006 ns; Loc. = LCCOMB_X75_Y40_N6; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.428 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 11.396 ns COMP_V:inst4\|Mux0~9 9 COMB LCCOMB_X75_Y40_N14 2 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 11.396 ns; Loc. = LCCOMB_X75_Y40_N14; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.438 ns) 12.305 ns CONTRLA:inst5\|Selector8~4 10 COMB LCCOMB_X76_Y40_N4 1 " "Info: 10: + IC(0.471 ns) + CELL(0.438 ns) = 12.305 ns; Loc. = LCCOMB_X76_Y40_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector8~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.909 ns" { COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.389 ns CONTRLA:inst5\|current_state.incPC 11 REG LCFF_X76_Y40_N5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 12.389 ns; Loc. = LCFF_X76_Y40_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.683 ns ( 29.73 % ) " "Info: Total cell delay = 3.683 ns ( 29.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.706 ns ( 70.27 % ) " "Info: Total interconnect delay = 8.706 ns ( 70.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "12.389 ns" { iSW[5] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 REGT_V:inst11|c_out[5]~36 REGT_V:inst11|c_out[5]~37 COMP_V:inst4|Equal0~2 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "12.389 ns" { iSW[5] {} iSW[5]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 {} REGT_V:inst11|c_out[5]~36 {} REGT_V:inst11|c_out[5]~37 {} COMP_V:inst4|Equal0~2 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 3.129ns 0.799ns 0.250ns 1.557ns 0.252ns 1.018ns 0.990ns 0.240ns 0.471ns 0.000ns } { 0.000ns 0.822ns 0.245ns 0.150ns 0.150ns 0.420ns 0.393ns 0.393ns 0.438ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.886 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.537 ns) 2.886 ns CONTRLA:inst5\|current_state.incPC 2 REG LCFF_X76_Y40_N5 2 " "Info: 2: + IC(1.497 ns) + CELL(0.537 ns) = 2.886 ns; Loc. = LCFF_X76_Y40_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 48.13 % ) " "Info: Total cell delay = 1.389 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 51.87 % ) " "Info: Total interconnect delay = 1.497 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "12.389 ns" { iSW[5] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 REGT_V:inst11|c_out[5]~36 REGT_V:inst11|c_out[5]~37 COMP_V:inst4|Equal0~2 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "12.389 ns" { iSW[5] {} iSW[5]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]~6 {} REGT_V:inst11|c_out[5]~36 {} REGT_V:inst11|c_out[5]~37 {} COMP_V:inst4|Equal0~2 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 3.129ns 0.799ns 0.250ns 1.557ns 0.252ns 1.018ns 0.990ns 0.240ns 0.471ns 0.000ns } { 0.000ns 0.822ns 0.245ns 0.150ns 0.150ns 0.420ns 0.393ns 0.393ns 0.438ns 0.150ns 0.438ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 CompOut REG16A_V:inst2\|c_out\[4\] 24.203 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"CompOut\" through register \"REG16A_V:inst2\|c_out\[4\]\" is 24.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.225 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 9.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.149 ns) 3.578 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y39_N2 3 " "Info: 2: + IC(2.470 ns) + CELL(0.149 ns) = 3.578 ns; Loc. = LCCOMB_X76_Y39_N2; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.591 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y39_N1 9 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.591 ns; Loc. = LCFF_X76_Y39_N1; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.420 ns) 5.343 ns inst21 4 COMB LCCOMB_X76_Y39_N18 1 " "Info: 4: + IC(0.332 ns) + CELL(0.420 ns) = 5.343 ns; Loc. = LCCOMB_X76_Y39_N18; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.000 ns) 7.524 ns inst21~clkctrl 5 COMB CLKCTRL_G11 11 " "Info: 5: + IC(2.181 ns) + CELL(0.000 ns) = 7.524 ns; Loc. = CLKCTRL_G11; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.181 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.537 ns) 9.225 ns REG16A_V:inst2\|c_out\[4\] 6 REG LCFF_X75_Y37_N31 1 " "Info: 6: + IC(1.164 ns) + CELL(0.537 ns) = 9.225 ns; Loc. = LCFF_X75_Y37_N31; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.701 ns" { inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 30.92 % ) " "Info: Total cell delay = 2.852 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.373 ns ( 69.08 % ) " "Info: Total interconnect delay = 6.373 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.728 ns + Longest register pin " "Info: + Longest register to pin delay is 14.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LCFF_X75_Y37_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y37_N31; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector71~0 2 COMB LCCOMB_X75_Y37_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X75_Y37_N30; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector71~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector71~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector71~2 3 COMB LCCOMB_X75_Y37_N12 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector71~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector71~0 CONTRLA:inst5|Selector71~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.420 ns) 1.951 ns REG_AR7:inst8\|ramdata~177 4 COMB LCCOMB_X75_Y36_N12 1 " "Info: 4: + IC(0.816 ns) + CELL(0.420 ns) = 1.951 ns; Loc. = LCCOMB_X75_Y36_N12; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~177'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.236 ns" { CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 2.652 ns REG_AR7:inst8\|ramdata~178 5 COMB LCCOMB_X75_Y36_N14 1 " "Info: 5: + IC(0.263 ns) + CELL(0.438 ns) = 2.652 ns; Loc. = LCCOMB_X75_Y36_N14; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~178'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.701 ns" { REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.419 ns) 3.804 ns REG_AR7:inst8\|ramdata~181 6 COMB LCCOMB_X75_Y37_N10 3 " "Info: 6: + IC(0.733 ns) + CELL(0.419 ns) = 3.804 ns; Loc. = LCCOMB_X75_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~181'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.152 ns" { REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.150 ns) 5.057 ns REGT_V:inst11\|c_out\[9\]~25 7 COMB LCCOMB_X71_Y34_N6 22 " "Info: 7: + IC(1.103 ns) + CELL(0.150 ns) = 5.057 ns; Loc. = LCCOMB_X71_Y34_N6; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[9\]~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.253 ns" { REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.414 ns) 7.345 ns COMP_V:inst4\|LessThan1~19 8 COMB LCCOMB_X67_Y36_N18 1 " "Info: 8: + IC(1.874 ns) + CELL(0.414 ns) = 7.345 ns; Loc. = LCCOMB_X67_Y36_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.288 ns" { REGT_V:inst11|c_out[9]~25 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.416 ns COMP_V:inst4\|LessThan1~21 9 COMB LCCOMB_X67_Y36_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.416 ns; Loc. = LCCOMB_X67_Y36_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.487 ns COMP_V:inst4\|LessThan1~23 10 COMB LCCOMB_X67_Y36_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.487 ns; Loc. = LCCOMB_X67_Y36_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.558 ns COMP_V:inst4\|LessThan1~25 11 COMB LCCOMB_X67_Y36_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.558 ns; Loc. = LCCOMB_X67_Y36_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.629 ns COMP_V:inst4\|LessThan1~27 12 COMB LCCOMB_X67_Y36_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.629 ns; Loc. = LCCOMB_X67_Y36_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.700 ns COMP_V:inst4\|LessThan1~29 13 COMB LCCOMB_X67_Y36_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.700 ns; Loc. = LCCOMB_X67_Y36_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.110 ns COMP_V:inst4\|LessThan1~30 14 COMB LCCOMB_X67_Y36_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 8.110 ns; Loc. = LCCOMB_X67_Y36_N30; Fanout = 2; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.438 ns) 9.809 ns COMP_V:inst4\|Mux0~10 15 COMB LCCOMB_X75_Y40_N22 1 " "Info: 15: + IC(1.261 ns) + CELL(0.438 ns) = 9.809 ns; Loc. = LCCOMB_X75_Y40_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.699 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~10 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 10.527 ns COMP_V:inst4\|Mux0~9 16 COMB LCCOMB_X75_Y40_N14 2 " "Info: 16: + IC(0.443 ns) + CELL(0.275 ns) = 10.527 ns; Loc. = LCCOMB_X75_Y40_N14; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.718 ns" { COMP_V:inst4|Mux0~10 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(2.612 ns) 14.728 ns CompOut 17 PIN PIN_L21 0 " "Info: 17: + IC(1.589 ns) + CELL(2.612 ns) = 14.728 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'CompOut'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.403 ns ( 43.48 % ) " "Info: Total cell delay = 6.403 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.325 ns ( 56.52 % ) " "Info: Total interconnect delay = 8.325 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.728 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector71~0 CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~10 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.728 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector71~0 {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~177 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~181 {} REGT_V:inst11|c_out[9]~25 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~10 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.816ns 0.263ns 0.733ns 1.103ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.261ns 0.443ns 1.589ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.419ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.225 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.225 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 2.470ns 0.226ns 0.332ns 2.181ns 1.164ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.728 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector71~0 CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~177 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~181 REGT_V:inst11|c_out[9]~25 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~10 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.728 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector71~0 {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~177 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~181 {} REGT_V:inst11|c_out[9]~25 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~10 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.816ns 0.263ns 0.733ns 1.103ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.261ns 0.443ns 1.589ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.419ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[7\] ALU\[13\] 15.636 ns Longest " "Info: Longest tpd from source pin \"iSW\[7\]\" to destination pin \"ALU\[13\]\" is 15.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[7\] 1 PIN PIN_AD25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AD25; Fanout = 2; PIN Node = 'iSW\[7\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[7] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.396 ns) + CELL(0.245 ns) 4.473 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[7\]~4 2 COMB LCCOMB_X71_Y34_N12 1 " "Info: 2: + IC(3.396 ns) + CELL(0.245 ns) = 4.473 ns; Loc. = LCCOMB_X71_Y34_N12; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[7\]~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.641 ns" { iSW[7] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.413 ns) 5.711 ns REGT_V:inst11\|c_out\[7\]~30 3 COMB LCCOMB_X71_Y38_N24 2 " "Info: 3: + IC(0.825 ns) + CELL(0.413 ns) = 5.711 ns; Loc. = LCCOMB_X71_Y38_N24; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[7\]~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.238 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]~4 REGT_V:inst11|c_out[7]~30 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.271 ns) 6.241 ns REGT_V:inst11\|c_out\[7\]~31 4 COMB LCCOMB_X71_Y38_N14 22 " "Info: 4: + IC(0.259 ns) + CELL(0.271 ns) = 6.241 ns; Loc. = LCCOMB_X71_Y38_N14; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[7\]~31'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { REGT_V:inst11|c_out[7]~30 REGT_V:inst11|c_out[7]~31 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.414 ns) 7.524 ns ALU_V:inst1\|Add0~54 5 COMB LCCOMB_X71_Y35_N0 2 " "Info: 5: + IC(0.869 ns) + CELL(0.414 ns) = 7.524 ns; Loc. = LCCOMB_X71_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { REGT_V:inst11|c_out[7]~31 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.595 ns ALU_V:inst1\|Add0~56 6 COMB LCCOMB_X71_Y35_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.595 ns; Loc. = LCCOMB_X71_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.666 ns ALU_V:inst1\|Add0~58 7 COMB LCCOMB_X71_Y35_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.666 ns; Loc. = LCCOMB_X71_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.737 ns ALU_V:inst1\|Add0~60 8 COMB LCCOMB_X71_Y35_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.737 ns; Loc. = LCCOMB_X71_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.808 ns ALU_V:inst1\|Add0~62 9 COMB LCCOMB_X71_Y35_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.808 ns; Loc. = LCCOMB_X71_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.879 ns ALU_V:inst1\|Add0~64 10 COMB LCCOMB_X71_Y35_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.879 ns; Loc. = LCCOMB_X71_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.289 ns ALU_V:inst1\|Add0~65 11 COMB LCCOMB_X71_Y35_N12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.289 ns; Loc. = LCCOMB_X71_Y35_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.275 ns) 9.390 ns ALU_V:inst1\|Add0~77 12 COMB LCCOMB_X70_Y38_N2 1 " "Info: 12: + IC(0.826 ns) + CELL(0.275 ns) = 9.390 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~77'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.101 ns" { ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 10.057 ns ALU_V:inst1\|Add0~78 13 COMB LCCOMB_X70_Y38_N0 6 " "Info: 13: + IC(0.247 ns) + CELL(0.420 ns) = 10.057 ns; Loc. = LCCOMB_X70_Y38_N0; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~78'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.977 ns) + CELL(2.602 ns) 15.636 ns ALU\[13\] 14 PIN PIN_T22 0 " "Info: 14: + IC(2.977 ns) + CELL(2.602 ns) = 15.636 ns; Loc. = PIN_T22; Fanout = 0; PIN Node = 'ALU\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.579 ns" { ALU_V:inst1|Add0~78 ALU[13] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.237 ns ( 39.89 % ) " "Info: Total cell delay = 6.237 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.399 ns ( 60.11 % ) " "Info: Total interconnect delay = 9.399 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "15.636 ns" { iSW[7] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]~4 REGT_V:inst11|c_out[7]~30 REGT_V:inst11|c_out[7]~31 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 ALU[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "15.636 ns" { iSW[7] {} iSW[7]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]~4 {} REGT_V:inst11|c_out[7]~30 {} REGT_V:inst11|c_out[7]~31 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} ALU[13] {} } { 0.000ns 0.000ns 3.396ns 0.825ns 0.259ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.247ns 2.977ns } { 0.000ns 0.832ns 0.245ns 0.413ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.420ns 2.602ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_AR7:inst8\|ramdata~127 iSW\[11\] iCLK_50 4.075 ns register " "Info: th for register \"REG_AR7:inst8\|ramdata~127\" (data pin = \"iSW\[11\]\", clock pin = \"iCLK_50\") is 4.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 9.837 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 9.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.149 ns) 3.578 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y39_N2 3 " "Info: 2: + IC(2.470 ns) + CELL(0.149 ns) = 3.578 ns; Loc. = LCCOMB_X76_Y39_N2; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.591 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y39_N1 9 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.591 ns; Loc. = LCFF_X76_Y39_N1; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.013 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.438 ns) 6.499 ns inst18 4 COMB LCCOMB_X94_Y44_N8 1 " "Info: 4: + IC(1.470 ns) + CELL(0.438 ns) = 6.499 ns; Loc. = LCCOMB_X94_Y44_N8; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.908 ns" { STEP2:inst25|inst1 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 8.105 ns inst18~clkctrl 5 COMB CLKCTRL_G5 128 " "Info: 5: + IC(1.606 ns) + CELL(0.000 ns) = 8.105 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 9.837 ns REG_AR7:inst8\|ramdata~127 6 REG LCFF_X74_Y34_N19 1 " "Info: 6: + IC(1.195 ns) + CELL(0.537 ns) = 9.837 ns; Loc. = LCFF_X74_Y34_N19; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~127'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.732 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 29.18 % ) " "Info: Total cell delay = 2.870 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.967 ns ( 70.82 % ) " "Info: Total interconnect delay = 6.967 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.837 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.837 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~127 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.195ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.028 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[11\] 1 PIN PIN_V10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V10; Fanout = 2; PIN Node = 'iSW\[11\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[11] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.420 ns) 4.543 ns REGT_V:inst11\|c_out\[11\]~17 2 COMB LCCOMB_X71_Y34_N2 3 " "Info: 2: + IC(3.301 ns) + CELL(0.420 ns) = 4.543 ns; Loc. = LCCOMB_X71_Y34_N2; Fanout = 3; COMB Node = 'REGT_V:inst11\|c_out\[11\]~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.721 ns" { iSW[11] REGT_V:inst11|c_out[11]~17 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.936 ns REGT_V:inst11\|c_out\[11\]~19 3 COMB LCCOMB_X71_Y34_N0 23 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 4.936 ns; Loc. = LCCOMB_X71_Y34_N0; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[11\]~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { REGT_V:inst11|c_out[11]~17 REGT_V:inst11|c_out[11]~19 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.366 ns) 6.028 ns REG_AR7:inst8\|ramdata~127 4 REG LCFF_X74_Y34_N19 1 " "Info: 4: + IC(0.726 ns) + CELL(0.366 ns) = 6.028 ns; Loc. = LCFF_X74_Y34_N19; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~127'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.092 ns" { REGT_V:inst11|c_out[11]~19 REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.758 ns ( 29.16 % ) " "Info: Total cell delay = 1.758 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.270 ns ( 70.84 % ) " "Info: Total interconnect delay = 4.270 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.028 ns" { iSW[11] REGT_V:inst11|c_out[11]~17 REGT_V:inst11|c_out[11]~19 REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.028 ns" { iSW[11] {} iSW[11]~combout {} REGT_V:inst11|c_out[11]~17 {} REGT_V:inst11|c_out[11]~19 {} REG_AR7:inst8|ramdata~127 {} } { 0.000ns 0.000ns 3.301ns 0.243ns 0.726ns } { 0.000ns 0.822ns 0.420ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.837 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.837 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~127 {} } { 0.000ns 0.000ns 2.470ns 0.226ns 1.470ns 1.606ns 1.195ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.028 ns" { iSW[11] REGT_V:inst11|c_out[11]~17 REGT_V:inst11|c_out[11]~19 REG_AR7:inst8|ramdata~127 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.028 ns" { iSW[11] {} iSW[11]~combout {} REGT_V:inst11|c_out[11]~17 {} REGT_V:inst11|c_out[11]~19 {} REG_AR7:inst8|ramdata~127 {} } { 0.000ns 0.000ns 3.301ns 0.243ns 0.726ns } { 0.000ns 0.822ns 0.420ns 0.150ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4396 " "Info: Peak virtual memory: 4396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 15:14:25 2022 " "Info: Processing ended: Sat Apr 02 15:14:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
