Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 03:43:43 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x/post_synth_power.rpt
| Design           : vecmat_mul_x
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 312.264      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 206.600      |
| Device Static (mW)       | 105.665      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |    26.919  |        3 |       --- |             --- |
| Slice Logic    |    36.693  |    11202 |       --- |             --- |
|   LUT as Logic |    31.205  |     5901 |     53200 |           11.09 |
|   CARRY4       |     4.485  |     1200 |     13300 |            9.02 |
|   Register     |     1.002  |     3600 |    106400 |            3.38 |
|   Others       |     0.000  |      401 |       --- |             --- |
| Signals        |    34.158  |    13301 |       --- |             --- |
| DSPs           |   108.830  |      100 |       220 |           45.45 |
| Static Power   |   105.665  |          |           |                 |
| Total          |   312.265  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.215 |       0.207 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+------------+
| Name         | Power (mW) |
+--------------+------------+
| vecmat_mul_x |   206.600  |
|   mult_u0    |     1.760  |
|   mult_u1    |     1.760  |
|   mult_u10   |     1.760  |
|   mult_u11   |     1.760  |
|   mult_u12   |     1.760  |
|   mult_u13   |     1.760  |
|   mult_u14   |     1.760  |
|   mult_u15   |     1.760  |
|   mult_u16   |     1.760  |
|   mult_u17   |     1.760  |
|   mult_u18   |     1.760  |
|   mult_u19   |     1.760  |
|   mult_u2    |     1.760  |
|   mult_u20   |     1.760  |
|   mult_u21   |     1.760  |
|   mult_u22   |     1.760  |
|   mult_u23   |     1.760  |
|   mult_u24   |     1.760  |
|   mult_u25   |     1.760  |
|   mult_u26   |     1.760  |
|   mult_u27   |     1.760  |
|   mult_u28   |     1.760  |
|   mult_u29   |     1.760  |
|   mult_u3    |     1.760  |
|   mult_u30   |     1.760  |
|   mult_u31   |     1.760  |
|   mult_u32   |     1.760  |
|   mult_u33   |     1.760  |
|   mult_u34   |     1.760  |
|   mult_u35   |     1.760  |
|   mult_u36   |     1.760  |
|   mult_u37   |     1.760  |
|   mult_u38   |     1.760  |
|   mult_u39   |     1.760  |
|   mult_u4    |     1.760  |
|   mult_u40   |     1.760  |
|   mult_u41   |     1.760  |
|   mult_u42   |     1.760  |
|   mult_u43   |     1.760  |
|   mult_u44   |     1.760  |
|   mult_u45   |     1.760  |
|   mult_u46   |     1.760  |
|   mult_u47   |     1.760  |
|   mult_u48   |     1.760  |
|   mult_u49   |     1.760  |
|   mult_u5    |     1.760  |
|   mult_u50   |     1.760  |
|   mult_u51   |     1.760  |
|   mult_u52   |     1.760  |
|   mult_u53   |     1.760  |
|   mult_u54   |     1.760  |
|   mult_u55   |     1.760  |
|   mult_u56   |     1.760  |
|   mult_u57   |     1.760  |
|   mult_u58   |     1.760  |
|   mult_u59   |     1.760  |
|   mult_u6    |     1.760  |
|   mult_u60   |     1.760  |
|   mult_u61   |     1.760  |
|   mult_u62   |     1.760  |
|   mult_u63   |     1.760  |
|   mult_u64   |     1.760  |
|   mult_u65   |     1.760  |
|   mult_u66   |     1.760  |
|   mult_u67   |     1.760  |
|   mult_u68   |     1.760  |
|   mult_u69   |     1.760  |
|   mult_u7    |     1.760  |
|   mult_u70   |     1.760  |
|   mult_u71   |     1.760  |
|   mult_u72   |     1.760  |
|   mult_u73   |     1.760  |
|   mult_u74   |     1.760  |
|   mult_u75   |     1.760  |
|   mult_u76   |     1.760  |
|   mult_u77   |     1.760  |
|   mult_u78   |     1.760  |
|   mult_u79   |     1.760  |
|   mult_u8    |     1.760  |
|   mult_u80   |     1.760  |
|   mult_u81   |     1.760  |
|   mult_u82   |     1.760  |
|   mult_u83   |     1.760  |
|   mult_u84   |     1.760  |
|   mult_u85   |     1.760  |
|   mult_u86   |     1.760  |
|   mult_u87   |     1.760  |
|   mult_u88   |     1.760  |
|   mult_u89   |     1.760  |
|   mult_u9    |     1.760  |
|   mult_u90   |     1.760  |
|   mult_u91   |     1.760  |
|   mult_u92   |     1.760  |
|   mult_u93   |     1.760  |
|   mult_u94   |     1.760  |
|   mult_u95   |     1.760  |
|   mult_u96   |     1.760  |
|   mult_u97   |     1.760  |
|   mult_u98   |     1.760  |
|   mult_u99   |     1.760  |
+--------------+------------+


