verilog xil_defaultlib --include "../../../../project_fpga.gen/sources_1/ip/jtag_axi_0/hdl/verilog" \
"../../../../project_fpga.gen/sources_1/ip/jtag_axi_0/sim/jtag_axi_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
