INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/quadadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/Downloads/alu_opcodes_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'alu_opcodes_pkg' is previously defined, ignoring this definition [C:/Users/pwnies/Downloads/alu_opcodes_pkg.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/Downloads/tb_miriscv_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miriscv_alu
WARNING: [VRFC 10-3380] identifier 'line_dump' is used before its declaration [C:/Users/pwnies/Downloads/tb_miriscv_alu.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pwnies/Downloads/nexys_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_alu
