============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 00:40:01 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1110110001111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1389/10 useful/useless nets, 761/2 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1242/2 useful/useless nets, 1023/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1226/16 useful/useless nets, 1011/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1095/15 useful/useless nets, 880/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1099/40 useful/useless nets, 887/13 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 55 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1407/9 useful/useless nets, 1195/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4806, tnet num: 1407, tinst num: 1194, tnode num: 6088, tedge num: 7275.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1407 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 126 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.598812s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (95.8%)

RUN-1004 : used memory is 142 MB, reserved memory is 108 MB, peak memory is 151 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 800 instances
RUN-0007 : 301 luts, 352 seqs, 73 mslices, 46 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1025 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 613 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     192     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     152     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 798 instances, 301 luts, 352 seqs, 119 slices, 18 macros(119 instances: 73 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3967, tnet num: 1023, tinst num: 798, tnode num: 5266, tedge num: 6622.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226059s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (69.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 243692
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 798.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 136412, overlap = 9
PHY-3002 : Step(2): len = 86229.5, overlap = 4.5
PHY-3002 : Step(3): len = 56722.8, overlap = 9
PHY-3002 : Step(4): len = 41821.1, overlap = 9
PHY-3002 : Step(5): len = 32580.7, overlap = 9
PHY-3002 : Step(6): len = 29749.2, overlap = 9
PHY-3002 : Step(7): len = 26216.9, overlap = 9
PHY-3002 : Step(8): len = 22092.6, overlap = 9
PHY-3002 : Step(9): len = 21716.7, overlap = 9
PHY-3002 : Step(10): len = 20460, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19563e-05
PHY-3002 : Step(11): len = 20404.7, overlap = 6.75
PHY-3002 : Step(12): len = 17901.4, overlap = 4.5
PHY-3002 : Step(13): len = 17349.1, overlap = 4.5
PHY-3002 : Step(14): len = 16560.9, overlap = 4.5
PHY-3002 : Step(15): len = 16508.4, overlap = 9
PHY-3002 : Step(16): len = 16442.2, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.39126e-05
PHY-3002 : Step(17): len = 16501, overlap = 4.5
PHY-3002 : Step(18): len = 16459.4, overlap = 4.5
PHY-3002 : Step(19): len = 16430.5, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167825
PHY-3002 : Step(20): len = 16451.7, overlap = 4.5
PHY-3002 : Step(21): len = 16441.7, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007866s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(22): len = 16873.3, overlap = 7.09375
PHY-3002 : Step(23): len = 17085.6, overlap = 7.53125
PHY-3002 : Step(24): len = 15946.4, overlap = 8.28125
PHY-3002 : Step(25): len = 16229.8, overlap = 11.7188
PHY-3002 : Step(26): len = 16179.8, overlap = 17.9375
PHY-3002 : Step(27): len = 16100.2, overlap = 21.75
PHY-3002 : Step(28): len = 14863.3, overlap = 23.1875
PHY-3002 : Step(29): len = 14904, overlap = 23.5625
PHY-3002 : Step(30): len = 14868.7, overlap = 22.3125
PHY-3002 : Step(31): len = 14697.2, overlap = 20.5312
PHY-3002 : Step(32): len = 13842.7, overlap = 19.0938
PHY-3002 : Step(33): len = 13902.9, overlap = 19.125
PHY-3002 : Step(34): len = 14069.7, overlap = 19.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000550941
PHY-3002 : Step(35): len = 13808.1, overlap = 14.2812
PHY-3002 : Step(36): len = 13882.4, overlap = 13.9062
PHY-3002 : Step(37): len = 13806.4, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110188
PHY-3002 : Step(38): len = 13232.2, overlap = 15.4062
PHY-3002 : Step(39): len = 13232.2, overlap = 15.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46309e-05
PHY-3002 : Step(40): len = 14008.1, overlap = 28.625
PHY-3002 : Step(41): len = 14008.1, overlap = 28.625
PHY-3002 : Step(42): len = 13420, overlap = 28.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92617e-05
PHY-3002 : Step(43): len = 14342.7, overlap = 24.6875
PHY-3002 : Step(44): len = 14508.9, overlap = 24.75
PHY-3002 : Step(45): len = 14411, overlap = 25.375
PHY-3002 : Step(46): len = 14370.6, overlap = 27.5
PHY-3002 : Step(47): len = 14185.1, overlap = 25.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.85235e-05
PHY-3002 : Step(48): len = 14190.9, overlap = 26.125
PHY-3002 : Step(49): len = 14190.9, overlap = 26.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000117047
PHY-3002 : Step(50): len = 14745.7, overlap = 25.5625
PHY-3002 : Step(51): len = 14745.7, overlap = 25.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000234094
PHY-3002 : Step(52): len = 15446.7, overlap = 23.5938
PHY-3002 : Step(53): len = 15446.7, overlap = 23.5938
PHY-3002 : Step(54): len = 14978, overlap = 23.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000468188
PHY-3002 : Step(55): len = 15304.4, overlap = 20.9688
PHY-3002 : Step(56): len = 15468.1, overlap = 20.2188
PHY-3002 : Step(57): len = 15567.2, overlap = 19.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000936375
PHY-3002 : Step(58): len = 15139.2, overlap = 19.9062
PHY-3002 : Step(59): len = 15139.2, overlap = 19.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00187275
PHY-3002 : Step(60): len = 15338, overlap = 20.0625
PHY-3002 : Step(61): len = 15394.8, overlap = 20.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0037455
PHY-3002 : Step(62): len = 15349.9, overlap = 19.9688
PHY-3002 : Step(63): len = 15349.9, overlap = 19.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.007491
PHY-3002 : Step(64): len = 15419.3, overlap = 20.0312
PHY-3002 : Step(65): len = 15419.3, overlap = 20.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.014982
PHY-3002 : Step(66): len = 15436.2, overlap = 19.8438
PHY-3002 : Step(67): len = 15436.2, overlap = 19.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3967, tnet num: 1023, tinst num: 798, tnode num: 5266, tedge num: 6622.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 52.16 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17008, over cnt = 65(0%), over = 265, worst = 20
PHY-1001 : End global iterations;  0.057066s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 26.16, top5 = 10.82, top10 = 6.14, top15 = 4.10.
PHY-1001 : End incremental global routing;  0.121525s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (51.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.161829s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (57.9%)

OPT-1001 : Current memory(MB): used = 190, reserve = 157, peak = 190.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 587/1025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17008, over cnt = 65(0%), over = 265, worst = 20
PHY-1002 : len = 19944, over cnt = 33(0%), over = 43, worst = 3
PHY-1002 : len = 20320, over cnt = 14(0%), over = 16, worst = 3
PHY-1002 : len = 20600, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093230s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (50.3%)

PHY-1001 : Congestion index: top1 = 25.52, top5 = 12.20, top10 = 7.12, top15 = 4.78.
OPT-1001 : End congestion update;  0.149579s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (73.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022121s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.171918s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (72.7%)

OPT-1001 : Current memory(MB): used = 191, reserve = 158, peak = 191.
OPT-1001 : End physical optimization;  0.518385s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (81.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 301 LUT to BLE ...
SYN-4008 : Packed 301 LUT and 164 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4005 : Packed 101 SEQ with LUT/SLICE
SYN-4006 : 50 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 388/635 primitive instances ...
PHY-3001 : End packing;  0.032020s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 167 mslices, 168 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 862 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 449 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 335 slices, 18 macros(119 instances: 73 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15485.4, Over = 28.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3312, tnet num: 860, tinst num: 361, tnode num: 4247, tedge num: 5789.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.196170s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46641e-05
PHY-3002 : Step(68): len = 14936.2, overlap = 28
PHY-3002 : Step(69): len = 15013.5, overlap = 26.5
PHY-3002 : Step(70): len = 14923.1, overlap = 25.25
PHY-3002 : Step(71): len = 14560.4, overlap = 26.75
PHY-3002 : Step(72): len = 14578.8, overlap = 26.25
PHY-3002 : Step(73): len = 14571.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.93281e-05
PHY-3002 : Step(74): len = 14532.4, overlap = 25.25
PHY-3002 : Step(75): len = 14711.9, overlap = 25.75
PHY-3002 : Step(76): len = 15025, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.86563e-05
PHY-3002 : Step(77): len = 15142.3, overlap = 23.75
PHY-3002 : Step(78): len = 15381.9, overlap = 23
PHY-3002 : Step(79): len = 15381.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.153064s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (40.8%)

PHY-3001 : Trial Legalized: Len = 23861.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104799
PHY-3002 : Step(80): len = 21098.1, overlap = 3
PHY-3002 : Step(81): len = 20076.4, overlap = 5.25
PHY-3002 : Step(82): len = 17687, overlap = 9.5
PHY-3002 : Step(83): len = 17506.6, overlap = 10.25
PHY-3002 : Step(84): len = 17397.2, overlap = 10.5
PHY-3002 : Step(85): len = 17132.5, overlap = 10
PHY-3002 : Step(86): len = 17090.3, overlap = 10
PHY-3002 : Step(87): len = 17011.2, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00209599
PHY-3002 : Step(88): len = 16983.7, overlap = 10.75
PHY-3002 : Step(89): len = 16874.7, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00419197
PHY-3002 : Step(90): len = 16809, overlap = 10.75
PHY-3002 : Step(91): len = 16791, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20361.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 20417.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3312, tnet num: 860, tinst num: 361, tnode num: 4247, tedge num: 5789.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/862.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23968, over cnt = 70(0%), over = 115, worst = 5
PHY-1002 : len = 24696, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 25032, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132595s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 23.43, top5 = 14.09, top10 = 8.62, top15 = 5.91.
PHY-1001 : End incremental global routing;  0.192974s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023537s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.231177s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 196, reserve = 162, peak = 196.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 692/862.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007360s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.43, top5 = 14.09, top10 = 8.62, top15 = 5.91.
OPT-1001 : End congestion update;  0.073703s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.089333s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.9%)

OPT-1001 : Current memory(MB): used = 196, reserve = 162, peak = 196.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015626s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 692/862.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005815s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.7%)

PHY-1001 : Congestion index: top1 = 23.43, top5 = 14.09, top10 = 8.62, top15 = 5.91.
PHY-1001 : End incremental global routing;  0.064000s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (48.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 692/862.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.43, top5 = 14.09, top10 = 8.62, top15 = 5.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016247s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.699559s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (75.9%)

RUN-1003 : finish command "place" in  5.949507s wall, 2.062500s user + 0.500000s system = 2.562500s CPU (43.1%)

RUN-1004 : used memory is 180 MB, reserved memory is 147 MB, peak memory is 196 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 167 mslices, 168 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 862 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 449 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3312, tnet num: 860, tinst num: 361, tnode num: 4247, tedge num: 5789.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 167 mslices, 168 lslices, 19 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23616, over cnt = 68(0%), over = 116, worst = 5
PHY-1002 : len = 24480, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 24800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.0%)

PHY-1001 : Congestion index: top1 = 23.51, top5 = 14.06, top10 = 8.57, top15 = 5.87.
PHY-1001 : End global routing;  0.197893s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 217, reserve = 184, peak = 234.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 481, reserve = 453, peak = 481.
PHY-1001 : End build detailed router design. 4.147597s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (94.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.516189s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 513, reserve = 485, peak = 513.
PHY-1001 : End phase 1; 1.528461s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Patch 468 net; 0.632274s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (81.6%)

PHY-1022 : len = 50120, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 485, peak = 513.
PHY-1001 : End initial routed; 0.750340s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (85.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/730(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.232274s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (87.5%)

PHY-1001 : Current memory(MB): used = 514, reserve = 486, peak = 514.
PHY-1001 : End phase 2; 0.982712s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (85.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 50120, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009189s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 50296, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.052071s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 50368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.033145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/730(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.225234s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.090129s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 524, reserve = 497, peak = 524.
PHY-1001 : End phase 3; 0.540975s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (78.0%)

PHY-1003 : Routed, final wirelength = 50368
PHY-1001 : Current memory(MB): used = 525, reserve = 497, peak = 525.
PHY-1001 : End export database. 0.013285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.487013s wall, 6.796875s user + 0.140625s system = 6.937500s CPU (92.7%)

RUN-1003 : finish command "route" in  7.971268s wall, 7.156250s user + 0.140625s system = 7.296875s CPU (91.5%)

RUN-1004 : used memory is 467 MB, reserved memory is 439 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      548   out of  19600    2.80%
#reg                      380   out of  19600    1.94%
#le                       635
  #lut only               255   out of    635   40.16%
  #reg only                87   out of    635   13.70%
  #lut&reg                293   out of    635   46.14%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 147
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             68
#3        adc_clk_dup_3        GCLK               mslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |635    |429     |119     |380     |4       |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |17      |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |24      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  rx                                |uart_rx        |53     |45      |6       |37      |0       |0       |
|  tx                                |uart_tx        |51     |35      |8       |37      |0       |0       |
|  type                              |type_choice    |106    |98      |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |348    |204     |75      |198     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |348    |204     |75      |198     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |117    |62      |0       |111     |0       |0       |
|        reg_inst                    |register       |115    |60      |0       |109     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |231    |142     |75      |87      |0       |0       |
|        bus_inst                    |bus_top        |28     |18      |10      |10      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |16      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |122    |89      |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       430   
    #2         2       189   
    #3         3       110   
    #4         4        16   
    #5        5-10      62   
    #6       11-50      19   
    #7       51-100     2    
  Average     2.64           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 361
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 862, pip num: 6412
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 525 valid insts, and 19098 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010111110110001111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.699925s wall, 5.765625s user + 0.046875s system = 5.812500s CPU (341.9%)

RUN-1004 : used memory is 481 MB, reserved memory is 453 MB, peak memory is 667 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_004001.log"
