

================================================================
== Vivado HLS Report for 'selection_sort'
================================================================
* Date:           Mon May 31 11:19:16 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selection_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  847|  18143|  848|  18144|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  846|  18142| 18 ~ 386 |          -|          -|      47|    no    |
        | + Loop 1.1  |    8|    376|         8|          -|          -| 1 ~ 47 |    no    |
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	13  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([48 x float]* %A) nounwind, !map !7

ST_1: stg_20 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @selection_sort_str) nounwind

ST_1: stg_21 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.71ns
ST_2: index_min [1/1] 0.00ns
:0  %index_min = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: index_min_cast4 [1/1] 0.00ns
:1  %index_min_cast4 = zext i6 %index_min to i32

ST_2: exitcond1 [1/1] 2.40ns
:2  %exitcond1 = icmp eq i6 %index_min, -17

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47) nounwind

ST_2: i [1/1] 1.67ns
:4  %i = add i6 %index_min, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond1, label %3, label %_ifconv1

ST_2: tmp [1/1] 0.00ns
_ifconv1:0  %tmp = zext i6 %index_min to i64

ST_2: A_addr [1/1] 0.00ns
_ifconv1:1  %A_addr = getelementptr [48 x float]* %A, i64 0, i64 %tmp

ST_2: A_load_1 [2/2] 2.71ns
_ifconv1:2  %A_load_1 = load float* %A_addr, align 4

ST_2: stg_31 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.71ns
ST_3: A_load_1 [1/2] 2.71ns
_ifconv1:2  %A_load_1 = load float* %A_addr, align 4

ST_3: p_Val2_s [1/1] 0.00ns
_ifconv1:3  %p_Val2_s = bitcast float %A_load_1 to i32

ST_3: loc_V [1/1] 0.00ns
_ifconv1:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_3: loc_V_1 [1/1] 0.00ns
_ifconv1:5  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 4>: 7.87ns
ST_4: p_Result_s [1/1] 0.00ns
_ifconv1:6  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_4: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:7  %tmp_i_i = zext i24 %p_Result_s to i78

ST_4: tmp_i_i_i_cast3 [1/1] 0.00ns
_ifconv1:8  %tmp_i_i_i_cast3 = zext i8 %loc_V to i9

ST_4: sh_assign [1/1] 1.67ns
_ifconv1:9  %sh_assign = add i9 -127, %tmp_i_i_i_cast3

ST_4: isNeg [1/1] 0.00ns
_ifconv1:10  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_4: tmp_1_i_i [1/1] 1.67ns
_ifconv1:11  %tmp_1_i_i = sub i8 127, %loc_V

ST_4: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv1:12  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_4: sh_assign_1 [1/1] 1.37ns
_ifconv1:13  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

ST_4: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:14  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_4: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:15  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_4: tmp_2_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:16  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

ST_4: tmp_3_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:17  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_4: tmp_5_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:18  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

ST_4: tmp_8 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:19  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_4: tmp_1 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:20  %tmp_1 = zext i1 %tmp_8 to i32

ST_4: tmp_4 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv1:21  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_4: result_V [1/1] 3.26ns (out node of the LUT)
_ifconv1:22  %result_V = select i1 %isNeg, i32 %tmp_1, i32 %tmp_4

ST_4: stg_53 [1/1] 1.57ns
_ifconv1:23  br label %.backedge


 <State 5>: 6.18ns
ST_5: index_min1 [1/1] 0.00ns
.backedge:0  %index_min1 = phi i32 [ %index_min_cast4, %_ifconv1 ], [ %index_min_2, %_ifconv ]

ST_5: min1 [1/1] 0.00ns
.backedge:1  %min1 = phi i32 [ %result_V, %_ifconv1 ], [ %min_1, %_ifconv ]

ST_5: j_0_in [1/1] 0.00ns
.backedge:2  %j_0_in = phi i32 [ %index_min_cast4, %_ifconv1 ], [ %j, %_ifconv ]

ST_5: j [1/1] 2.39ns
.backedge:3  %j = add nsw i32 %j_0_in, 1

ST_5: exitcond [1/1] 2.93ns
.backedge:4  %exitcond = icmp eq i32 %j_0_in, 47

ST_5: empty_6 [1/1] 0.00ns
.backedge:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 47, i64 0) nounwind

ST_5: stg_60 [1/1] 0.00ns
.backedge:6  br i1 %exitcond, label %2, label %_ifconv

ST_5: tmp_6 [6/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

ST_5: tmp_3 [6/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 6>: 6.18ns
ST_6: tmp_6 [5/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float


 <State 7>: 6.18ns
ST_7: tmp_6 [4/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float


 <State 8>: 6.18ns
ST_8: tmp_6 [3/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float


 <State 9>: 6.18ns
ST_9: tmp_5 [1/1] 0.00ns
_ifconv:0  %tmp_5 = sext i32 %j to i64

ST_9: A_addr_2 [1/1] 0.00ns
_ifconv:1  %A_addr_2 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_5

ST_9: A_load_2 [2/2] 2.71ns
_ifconv:2  %A_load_2 = load float* %A_addr_2, align 4

ST_9: tmp_6 [2/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float


 <State 10>: 6.18ns
ST_10: A_load_2 [1/2] 2.71ns
_ifconv:2  %A_load_2 = load float* %A_addr_2, align 4

ST_10: tmp_6 [1/6] 6.18ns
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float


 <State 11>: 7.74ns
ST_11: p_Val2_4 [1/1] 0.00ns
_ifconv:4  %p_Val2_4 = bitcast float %A_load_2 to i32

ST_11: loc_V_2 [1/1] 0.00ns
_ifconv:5  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)

ST_11: loc_V_3 [1/1] 0.00ns
_ifconv:6  %loc_V_3 = trunc i32 %p_Val2_4 to i23

ST_11: tmp_6_to_int [1/1] 0.00ns
_ifconv:7  %tmp_6_to_int = bitcast float %tmp_6 to i32

ST_11: tmp_7 [1/1] 0.00ns
_ifconv:8  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_6_to_int, i32 23, i32 30)

ST_11: tmp_14 [1/1] 0.00ns
_ifconv:9  %tmp_14 = trunc i32 %tmp_6_to_int to i23

ST_11: notlhs [1/1] 2.47ns
_ifconv:10  %notlhs = icmp ne i8 %loc_V_2, -1

ST_11: notrhs [1/1] 2.84ns
_ifconv:11  %notrhs = icmp eq i23 %loc_V_3, 0

ST_11: tmp_9 [1/1] 0.00ns (grouped into LUT with out node tmp_12)
_ifconv:12  %tmp_9 = or i1 %notrhs, %notlhs

ST_11: notlhs5 [1/1] 2.47ns
_ifconv:13  %notlhs5 = icmp ne i8 %tmp_7, -1

ST_11: notrhs6 [1/1] 2.84ns
_ifconv:14  %notrhs6 = icmp eq i23 %tmp_14, 0

ST_11: tmp_s [1/1] 0.00ns (grouped into LUT with out node tmp_12)
_ifconv:15  %tmp_s = or i1 %notrhs6, %notlhs5

ST_11: tmp_10 [1/1] 0.00ns (grouped into LUT with out node tmp_12)
_ifconv:16  %tmp_10 = and i1 %tmp_9, %tmp_s

ST_11: tmp_11 [1/1] 6.37ns
_ifconv:17  %tmp_11 = fcmp olt float %A_load_2, %tmp_6

ST_11: tmp_12 [1/1] 1.37ns (out node of the LUT)
_ifconv:18  %tmp_12 = and i1 %tmp_10, %tmp_11


 <State 12>: 7.67ns
ST_12: p_Result_4 [1/1] 0.00ns
_ifconv:19  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_12: tmp_i_i1 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:20  %tmp_i_i1 = zext i24 %p_Result_4 to i78

ST_12: tmp_i_i_i1_cast2 [1/1] 0.00ns
_ifconv:21  %tmp_i_i_i1_cast2 = zext i8 %loc_V_2 to i9

ST_12: sh_assign_2 [1/1] 1.67ns
_ifconv:22  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast2

ST_12: isNeg_1 [1/1] 0.00ns
_ifconv:23  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_12: tmp_1_i_i1 [1/1] 1.67ns
_ifconv:24  %tmp_1_i_i1 = sub i8 127, %loc_V_2

ST_12: tmp_1_i_i1_cast [1/1] 0.00ns
_ifconv:25  %tmp_1_i_i1_cast = sext i8 %tmp_1_i_i1 to i9

ST_12: sh_assign_3 [1/1] 1.37ns
_ifconv:26  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_1_i_i1_cast, i9 %sh_assign_2

ST_12: sh_assign_3_cast [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:27  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_12: sh_assign_3_cast_cast [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:28  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

ST_12: tmp_2_i_i1 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:29  %tmp_2_i_i1 = zext i32 %sh_assign_3_cast to i78

ST_12: tmp_3_i_i1 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:30  %tmp_3_i_i1 = lshr i24 %p_Result_4, %sh_assign_3_cast_cast

ST_12: tmp_5_i_i1 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:31  %tmp_5_i_i1 = shl i78 %tmp_i_i1, %tmp_2_i_i1

ST_12: tmp_16 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:32  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i1, i32 23)

ST_12: tmp_13 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:33  %tmp_13 = zext i1 %tmp_16 to i32

ST_12: tmp_15 [1/1] 0.00ns (grouped into LUT with out node result_V_1)
_ifconv:34  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i1, i32 23, i32 54)

ST_12: result_V_1 [1/1] 3.26ns (out node of the LUT)
_ifconv:35  %result_V_1 = select i1 %isNeg_1, i32 %tmp_13, i32 %tmp_15

ST_12: index_min_2 [1/1] 1.37ns
_ifconv:36  %index_min_2 = select i1 %tmp_12, i32 %j, i32 %index_min1

ST_12: min_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:37  %min_1 = select i1 %tmp_12, i32 %result_V_1, i32 %min1

ST_12: stg_106 [1/1] 0.00ns
_ifconv:38  br label %.backedge


 <State 13>: 6.18ns
ST_13: tmp_3 [5/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 14>: 6.18ns
ST_14: tmp_3 [4/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 15>: 6.18ns
ST_15: tmp_3 [3/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 16>: 6.18ns
ST_16: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = zext i32 %index_min1 to i64

ST_16: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_2

ST_16: A_load [2/2] 2.71ns
:2  %A_load = load float* %A_addr_1, align 4

ST_16: tmp_3 [2/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 17>: 6.18ns
ST_17: A_load [1/2] 2.71ns
:2  %A_load = load float* %A_addr_1, align 4

ST_17: stg_115 [1/1] 2.71ns
:3  store float %A_load, float* %A_addr, align 4

ST_17: tmp_3 [1/6] 6.18ns
:4  %tmp_3 = uitofp i32 %result_V to float


 <State 18>: 2.71ns
ST_18: stg_117 [1/1] 2.71ns
:5  store float %tmp_3, float* %A_addr_1, align 4

ST_18: stg_118 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_19                (specbitsmap      ) [ 0000000000000000000]
stg_20                (spectopmodule    ) [ 0000000000000000000]
stg_21                (br               ) [ 0111111111111111111]
index_min             (phi              ) [ 0010000000000000000]
index_min_cast4       (zext             ) [ 0001111111111000000]
exitcond1             (icmp             ) [ 0011111111111111111]
empty                 (speclooptripcount) [ 0000000000000000000]
i                     (add              ) [ 0111111111111111111]
stg_27                (br               ) [ 0000000000000000000]
tmp                   (zext             ) [ 0000000000000000000]
A_addr                (getelementptr    ) [ 0001111111111111110]
stg_31                (ret              ) [ 0000000000000000000]
A_load_1              (load             ) [ 0000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000]
loc_V                 (partselect       ) [ 0000100000000000000]
loc_V_1               (trunc            ) [ 0000100000000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000000]
tmp_i_i               (zext             ) [ 0000000000000000000]
tmp_i_i_i_cast3       (zext             ) [ 0000000000000000000]
sh_assign             (add              ) [ 0000000000000000000]
isNeg                 (bitselect        ) [ 0000000000000000000]
tmp_1_i_i             (sub              ) [ 0000000000000000000]
tmp_1_i_i_cast        (sext             ) [ 0000000000000000000]
sh_assign_1           (select           ) [ 0000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000]
tmp_2_i_i             (zext             ) [ 0000000000000000000]
tmp_3_i_i             (lshr             ) [ 0000000000000000000]
tmp_5_i_i             (shl              ) [ 0000000000000000000]
tmp_8                 (bitselect        ) [ 0000000000000000000]
tmp_1                 (zext             ) [ 0000000000000000000]
tmp_4                 (partselect       ) [ 0000000000000000000]
result_V              (select           ) [ 0011111111111111111]
stg_53                (br               ) [ 0011111111111111111]
index_min1            (phi              ) [ 0000011111111111100]
min1                  (phi              ) [ 0000011111111000000]
j_0_in                (phi              ) [ 0000010000000000000]
j                     (add              ) [ 0011111111111111111]
exitcond              (icmp             ) [ 0011111111111111111]
empty_6               (speclooptripcount) [ 0000000000000000000]
stg_60                (br               ) [ 0000000000000000000]
tmp_5                 (sext             ) [ 0000000000000000000]
A_addr_2              (getelementptr    ) [ 0000000000100000000]
A_load_2              (load             ) [ 0000000000010000000]
tmp_6                 (uitofp           ) [ 0000000000010000000]
p_Val2_4              (bitcast          ) [ 0000000000000000000]
loc_V_2               (partselect       ) [ 0000000000001000000]
loc_V_3               (trunc            ) [ 0000000000001000000]
tmp_6_to_int          (bitcast          ) [ 0000000000000000000]
tmp_7                 (partselect       ) [ 0000000000000000000]
tmp_14                (trunc            ) [ 0000000000000000000]
notlhs                (icmp             ) [ 0000000000000000000]
notrhs                (icmp             ) [ 0000000000000000000]
tmp_9                 (or               ) [ 0000000000000000000]
notlhs5               (icmp             ) [ 0000000000000000000]
notrhs6               (icmp             ) [ 0000000000000000000]
tmp_s                 (or               ) [ 0000000000000000000]
tmp_10                (and              ) [ 0000000000000000000]
tmp_11                (fcmp             ) [ 0000000000000000000]
tmp_12                (and              ) [ 0000000000001000000]
p_Result_4            (bitconcatenate   ) [ 0000000000000000000]
tmp_i_i1              (zext             ) [ 0000000000000000000]
tmp_i_i_i1_cast2      (zext             ) [ 0000000000000000000]
sh_assign_2           (add              ) [ 0000000000000000000]
isNeg_1               (bitselect        ) [ 0000000000000000000]
tmp_1_i_i1            (sub              ) [ 0000000000000000000]
tmp_1_i_i1_cast       (sext             ) [ 0000000000000000000]
sh_assign_3           (select           ) [ 0000000000000000000]
sh_assign_3_cast      (sext             ) [ 0000000000000000000]
sh_assign_3_cast_cast (sext             ) [ 0000000000000000000]
tmp_2_i_i1            (zext             ) [ 0000000000000000000]
tmp_3_i_i1            (lshr             ) [ 0000000000000000000]
tmp_5_i_i1            (shl              ) [ 0000000000000000000]
tmp_16                (bitselect        ) [ 0000000000000000000]
tmp_13                (zext             ) [ 0000000000000000000]
tmp_15                (partselect       ) [ 0000000000000000000]
result_V_1            (select           ) [ 0000000000000000000]
index_min_2           (select           ) [ 0011111111111111111]
min_1                 (select           ) [ 0011111111111111111]
stg_106               (br               ) [ 0011111111111111111]
tmp_2                 (zext             ) [ 0000000000000000000]
A_addr_1              (getelementptr    ) [ 0000000000000000011]
A_load                (load             ) [ 0000000000000000000]
stg_115               (store            ) [ 0000000000000000000]
tmp_3                 (uitofp           ) [ 0000000000000000001]
stg_117               (store            ) [ 0000000000000000000]
stg_118               (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="selection_sort_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/2 A_load_2/9 A_load/16 stg_115/17 stg_117/18 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/16 "/>
</bind>
</comp>

<comp id="83" class="1005" name="index_min_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="1"/>
<pin id="85" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="index_min (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="index_min_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_min/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="index_min1_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="4"/>
<pin id="96" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="index_min1 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="index_min1_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="3"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_min1/5 "/>
</bind>
</comp>

<comp id="104" class="1005" name="min1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="min1 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="min1_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min1/5 "/>
</bind>
</comp>

<comp id="114" class="1005" name="j_0_in_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_0_in_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="3"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_6/5 tmp_3/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_11_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="index_min_cast4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_min_cast4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="loc_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="loc_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="23" slack="1"/>
<pin id="180" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_i_i_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_i_i_i_cast3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast3/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sh_assign_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="isNeg_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_i_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="1"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_i_i_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_i_cast/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sh_assign_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sh_assign_1_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sh_assign_1_cast_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_i_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_3_i_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_5_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="24" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_8_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="24" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="78" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="result_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="4"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Val2_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_4/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="loc_V_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="loc_V_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_to_int_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_6_to_int/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="notlhs_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="notrhs_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="23" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="notlhs5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/11 "/>
</bind>
</comp>

<comp id="350" class="1004" name="notrhs6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="23" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_12_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="23" slack="1"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_i_i1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="0"/>
<pin id="383" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_i_i_i1_cast2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_cast2/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sh_assign_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="isNeg_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_1_i_i1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="1"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i1/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_i_i1_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_i1_cast/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sh_assign_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="9" slack="0"/>
<pin id="415" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sh_assign_3_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sh_assign_3_cast_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast_cast/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_2_i_i1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i1/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_3_i_i1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i1/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_5_i_i1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i1/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_16_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="24" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_13_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_15_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="78" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="0" index="3" bw="7" slack="0"/>
<pin id="460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="result_V_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_1/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="index_min_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="7"/>
<pin id="476" dir="0" index="2" bw="32" slack="7"/>
<pin id="477" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_min_2/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="min_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="7"/>
<pin id="483" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_1/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="4"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="491" class="1005" name="index_min_cast4_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="3"/>
<pin id="493" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="index_min_cast4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="505" class="1005" name="A_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="loc_V_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="loc_V_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="23" slack="1"/>
<pin id="518" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="result_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="527" class="1005" name="j_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="537" class="1005" name="A_addr_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="A_load_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="loc_V_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="1"/>
<pin id="550" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="loc_V_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="1"/>
<pin id="556" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_12_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="565" class="1005" name="index_min_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_min_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="min_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="A_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="1"/>
<pin id="577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="66" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="82"><net_src comp="61" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="103"><net_src comp="97" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="113"><net_src comp="107" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="126"><net_src comp="107" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="123" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="140"><net_src comp="87" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="87" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="87" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="87" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="161"><net_src comp="61" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="158" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="196" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="190" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="213" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="176" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="183" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="239" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="272"><net_src comp="196" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="257" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="117" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="117" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="291" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="131" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="308" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="294" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="304" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="312" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="322" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="338" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="127" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="394" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="388" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="411" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="419" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="374" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="381" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="427" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="437" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="22" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="394" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="451" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="455" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="94" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="465" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="104" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="94" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="494"><net_src comp="137" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="503"><net_src comp="147" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="508"><net_src comp="54" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="513"><net_src comp="162" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="519"><net_src comp="172" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="524"><net_src comp="267" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="530"><net_src comp="275" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="540"><net_src comp="66" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="545"><net_src comp="61" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="551"><net_src comp="294" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="557"><net_src comp="304" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="562"><net_src comp="368" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="568"><net_src comp="473" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="573"><net_src comp="479" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="578"><net_src comp="74" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {17 18 }
 - Input state : 
	Port: selection_sort : A | {2 3 9 10 16 17 }
  - Chain level:
	State 1
	State 2
		index_min_cast4 : 1
		exitcond1 : 1
		i : 1
		stg_27 : 2
		tmp : 1
		A_addr : 2
		A_load_1 : 3
	State 3
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
	State 4
		tmp_i_i : 1
		sh_assign : 1
		isNeg : 2
		tmp_1_i_i_cast : 1
		sh_assign_1 : 3
		sh_assign_1_cast : 4
		sh_assign_1_cast_cast : 4
		tmp_2_i_i : 5
		tmp_3_i_i : 5
		tmp_5_i_i : 6
		tmp_8 : 6
		tmp_1 : 7
		tmp_4 : 7
		result_V : 8
	State 5
		j : 1
		exitcond : 1
		stg_60 : 2
		tmp_6 : 1
	State 6
	State 7
	State 8
	State 9
		A_addr_2 : 1
		A_load_2 : 2
	State 10
	State 11
		loc_V_2 : 1
		loc_V_3 : 1
		tmp_7 : 1
		tmp_14 : 1
		notlhs : 2
		notrhs : 2
		tmp_9 : 3
		notlhs5 : 2
		notrhs6 : 2
		tmp_s : 3
		tmp_10 : 3
		tmp_12 : 3
	State 12
		tmp_i_i1 : 1
		sh_assign_2 : 1
		isNeg_1 : 2
		tmp_1_i_i1_cast : 1
		sh_assign_3 : 3
		sh_assign_3_cast : 4
		sh_assign_3_cast_cast : 4
		tmp_2_i_i1 : 5
		tmp_3_i_i1 : 5
		tmp_5_i_i1 : 6
		tmp_16 : 6
		tmp_13 : 7
		tmp_15 : 7
		result_V_1 : 8
		min_1 : 9
	State 13
	State 14
	State 15
	State 16
		A_addr_1 : 1
		A_load : 2
	State 17
		stg_115 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|  uitofp  |          grp_fu_123          |    0    |   339   |   373   |
|----------|------------------------------|---------|---------|---------|
|    shl   |       tmp_5_i_i_fu_239       |    0    |    0    |    95   |
|          |       tmp_5_i_i1_fu_437      |    0    |    0    |    95   |
|----------|------------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_213      |    0    |    0    |    9    |
|          |        result_V_fu_267       |    0    |    0    |    32   |
|  select  |      sh_assign_3_fu_411      |    0    |    0    |    9    |
|          |       result_V_1_fu_465      |    0    |    0    |    32   |
|          |      index_min_2_fu_473      |    0    |    0    |    32   |
|          |         min_1_fu_479         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |         tmp_11_fu_127        |    0    |    66   |    70   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_3_i_i_fu_233       |    0    |    0    |    67   |
|          |       tmp_3_i_i1_fu_431      |    0    |    0    |    67   |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_147           |    0    |    0    |    6    |
|    add   |       sh_assign_fu_190       |    0    |    0    |    8    |
|          |           j_fu_275           |    0    |    0    |    32   |
|          |      sh_assign_2_fu_388      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_141       |    0    |    0    |    3    |
|          |        exitcond_fu_281       |    0    |    0    |    11   |
|   icmp   |         notlhs_fu_326        |    0    |    0    |    3    |
|          |         notrhs_fu_332        |    0    |    0    |    8    |
|          |        notlhs5_fu_344        |    0    |    0    |    3    |
|          |        notrhs6_fu_350        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       tmp_1_i_i_fu_204       |    0    |    0    |    8    |
|          |       tmp_1_i_i1_fu_402      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_9_fu_338         |    0    |    0    |    1    |
|          |         tmp_s_fu_356         |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    and   |         tmp_10_fu_362        |    0    |    0    |    1    |
|          |         tmp_12_fu_368        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |    index_min_cast4_fu_137    |    0    |    0    |    0    |
|          |          tmp_fu_153          |    0    |    0    |    0    |
|          |        tmp_i_i_fu_183        |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast3_fu_187    |    0    |    0    |    0    |
|          |       tmp_2_i_i_fu_229       |    0    |    0    |    0    |
|   zext   |         tmp_1_fu_253         |    0    |    0    |    0    |
|          |        tmp_i_i1_fu_381       |    0    |    0    |    0    |
|          |    tmp_i_i_i1_cast2_fu_385   |    0    |    0    |    0    |
|          |       tmp_2_i_i1_fu_427      |    0    |    0    |    0    |
|          |         tmp_13_fu_451        |    0    |    0    |    0    |
|          |         tmp_2_fu_486         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_162         |    0    |    0    |    0    |
|          |         tmp_4_fu_257         |    0    |    0    |    0    |
|partselect|        loc_V_2_fu_294        |    0    |    0    |    0    |
|          |         tmp_7_fu_312         |    0    |    0    |    0    |
|          |         tmp_15_fu_455        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_172        |    0    |    0    |    0    |
|   trunc  |        loc_V_3_fu_304        |    0    |    0    |    0    |
|          |         tmp_14_fu_322        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_176      |    0    |    0    |    0    |
|          |       p_Result_4_fu_374      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         isNeg_fu_196         |    0    |    0    |    0    |
| bitselect|         tmp_8_fu_245         |    0    |    0    |    0    |
|          |        isNeg_1_fu_394        |    0    |    0    |    0    |
|          |         tmp_16_fu_443        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_1_i_i_cast_fu_209    |    0    |    0    |    0    |
|          |    sh_assign_1_cast_fu_221   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_225 |    0    |    0    |    0    |
|   sext   |         tmp_5_fu_287         |    0    |    0    |    0    |
|          |    tmp_1_i_i1_cast_fu_407    |    0    |    0    |    0    |
|          |    sh_assign_3_cast_fu_419   |    0    |    0    |    0    |
|          | sh_assign_3_cast_cast_fu_423 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   405   |   1023  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_575   |    6   |
|    A_addr_2_reg_537   |    6   |
|     A_addr_reg_505    |    6   |
|    A_load_2_reg_542   |   32   |
|       i_reg_500       |    6   |
|   index_min1_reg_94   |   32   |
|  index_min_2_reg_565  |   32   |
|index_min_cast4_reg_491|   32   |
|    index_min_reg_83   |    6   |
|     j_0_in_reg_114    |   32   |
|       j_reg_527       |   32   |
|    loc_V_1_reg_516    |   23   |
|    loc_V_2_reg_548    |    8   |
|    loc_V_3_reg_554    |   23   |
|     loc_V_reg_510     |    8   |
|      min1_reg_104     |   32   |
|     min_1_reg_570     |   32   |
|        reg_131        |   32   |
|    result_V_reg_521   |   32   |
|     tmp_12_reg_559    |    1   |
+-----------------------+--------+
|         Total         |   413  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   6  |   6  |   36   ||    6    |
| grp_access_fu_61 |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_123    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  ||  5.081  ||    70   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   405  |  1023  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   70   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   818  |  1093  |
+-----------+--------+--------+--------+--------+
