Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Dec 11 21:29:47 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.531        0.000                      0                 2927        0.125        0.000                      0                 2927        0.500        0.000                       0                  1301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 1.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.531        0.000                      0                 2927        0.125        0.000                      0                 2927        0.500        0.000                       0                  1301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/cmd_read_no_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 2.917ns (31.015%)  route 6.488ns (68.985%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.664     5.116    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  FILE_INPUT/cmd_read_no_reg[3]/Q
                         net (fo=92, routed)          1.447     7.020    FILE_INPUT/cmd_read_no_reg_n_0_[3]
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.152     7.172 r  FILE_INPUT/cmd_read_no[4]_i_23/O
                         net (fo=1, routed)           0.803     7.974    FILE_INPUT/cmd_read_no[4]_i_23_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I3_O)        0.326     8.300 r  FILE_INPUT/cmd_read_no[4]_i_7/O
                         net (fo=6, routed)           1.066     9.366    FILE_INPUT/cmd_read_no[4]_i_7_n_0
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.490 r  FILE_INPUT/cmd_read_no[4]_i_9/O
                         net (fo=5, routed)           0.879    10.369    FILE_INPUT/cmd_read_no[4]_i_9_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.153    10.522 f  FILE_INPUT/cmd_read_no[3]_i_8/O
                         net (fo=2, routed)           0.445    10.967    FILE_INPUT/cmd_read_no[3]_i_8_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.346    11.313 r  FILE_INPUT/cmd_read_no[30]_i_8/O
                         net (fo=1, routed)           0.000    11.313    FILE_INPUT/cmd_read_no[30]_i_8_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.887 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=33, routed)          0.581    12.468    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.310    12.778 f  FILE_INPUT/cmd_read_no[0]_i_12/O
                         net (fo=1, routed)           0.875    13.653    FILE_INPUT/cmd_read_no[0]_i_12_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I0_O)        0.150    13.803 f  FILE_INPUT/cmd_read_no[0]_i_5/O
                         net (fo=1, routed)           0.392    14.195    FILE_INPUT/cmd_read_no[0]_i_5_n_0
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.326    14.521 r  FILE_INPUT/cmd_read_no[0]_i_1/O
                         net (fo=1, routed)           0.000    14.521    FILE_INPUT/cmd_read_no3_out[0]
    SLICE_X26Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.491    14.686    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[0]/C
                         clock pessimism              0.372    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.029    15.052    FILE_INPUT/cmd_read_no_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[16][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 3.322ns (38.485%)  route 5.310ns (61.515%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 14.678 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.657     5.109    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  FILE_INPUT/alt_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  FILE_INPUT/alt_top_reg[0]/Q
                         net (fo=164, routed)         0.602     6.168    FILE_INPUT/alt_top_reg[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.763 r  FILE_INPUT/alt_stack_reg[49][6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.772    FILE_INPUT/alt_stack_reg[49][6]_i_4_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  FILE_INPUT/alt_stack_reg[50][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.889    FILE_INPUT/alt_stack_reg[50][6]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  FILE_INPUT/alt_stack_reg[50][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.006    FILE_INPUT/alt_stack_reg[50][6]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  FILE_INPUT/alt_stack_reg[50][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.123    FILE_INPUT/alt_stack_reg[50][6]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.438 f  FILE_INPUT/alt_stack_reg[14][6]_i_9/O[3]
                         net (fo=1, routed)           0.653     8.090    FILE_INPUT/alt_stack_reg[14][6]_i_9_n_4
    SLICE_X30Y28         LUT4 (Prop_lut4_I1_O)        0.307     8.397 f  FILE_INPUT/alt_stack[14][6]_i_10/O
                         net (fo=1, routed)           0.414     8.812    FILE_INPUT/alt_stack[14][6]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.936 f  FILE_INPUT/alt_stack[14][6]_i_4/O
                         net (fo=4, routed)           0.801     9.737    FILE_INPUT/alt_stack[14][6]_i_4_n_0
    SLICE_X22Y24         LUT2 (Prop_lut2_I1_O)        0.118     9.855 f  FILE_INPUT/alt_stack[49][6]_i_3/O
                         net (fo=23, routed)          1.032    10.886    FILE_INPUT/alt_stack[49][6]_i_3_n_0
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.354    11.240 r  FILE_INPUT/alt_stack[28][6]_i_3/O
                         net (fo=6, routed)           0.718    11.958    FILE_INPUT/alt_stack[28][6]_i_3_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.374    12.332 r  FILE_INPUT/alt_stack[16][6]_i_3/O
                         net (fo=1, routed)           0.400    12.732    FILE_INPUT/alt_stack[16][6]_i_3_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.328    13.060 r  FILE_INPUT/alt_stack[16][6]_i_1/O
                         net (fo=7, routed)           0.681    13.741    FILE_INPUT/alt_stack[16][6]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.483    14.678    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][0]/C
                         clock pessimism              0.372    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X25Y23         FDRE (Setup_fdre_C_R)       -0.429    14.586    FILE_INPUT/alt_stack_reg[16][0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[16][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.322ns (38.568%)  route 5.291ns (61.432%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.657     5.109    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  FILE_INPUT/alt_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  FILE_INPUT/alt_top_reg[0]/Q
                         net (fo=164, routed)         0.602     6.168    FILE_INPUT/alt_top_reg[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.763 r  FILE_INPUT/alt_stack_reg[49][6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.772    FILE_INPUT/alt_stack_reg[49][6]_i_4_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  FILE_INPUT/alt_stack_reg[50][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.889    FILE_INPUT/alt_stack_reg[50][6]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  FILE_INPUT/alt_stack_reg[50][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.006    FILE_INPUT/alt_stack_reg[50][6]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  FILE_INPUT/alt_stack_reg[50][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.123    FILE_INPUT/alt_stack_reg[50][6]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.438 f  FILE_INPUT/alt_stack_reg[14][6]_i_9/O[3]
                         net (fo=1, routed)           0.653     8.090    FILE_INPUT/alt_stack_reg[14][6]_i_9_n_4
    SLICE_X30Y28         LUT4 (Prop_lut4_I1_O)        0.307     8.397 f  FILE_INPUT/alt_stack[14][6]_i_10/O
                         net (fo=1, routed)           0.414     8.812    FILE_INPUT/alt_stack[14][6]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.936 f  FILE_INPUT/alt_stack[14][6]_i_4/O
                         net (fo=4, routed)           0.801     9.737    FILE_INPUT/alt_stack[14][6]_i_4_n_0
    SLICE_X22Y24         LUT2 (Prop_lut2_I1_O)        0.118     9.855 f  FILE_INPUT/alt_stack[49][6]_i_3/O
                         net (fo=23, routed)          1.032    10.886    FILE_INPUT/alt_stack[49][6]_i_3_n_0
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.354    11.240 r  FILE_INPUT/alt_stack[28][6]_i_3/O
                         net (fo=6, routed)           0.718    11.958    FILE_INPUT/alt_stack[28][6]_i_3_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.374    12.332 r  FILE_INPUT/alt_stack[16][6]_i_3/O
                         net (fo=1, routed)           0.400    12.732    FILE_INPUT/alt_stack[16][6]_i_3_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.328    13.060 r  FILE_INPUT/alt_stack[16][6]_i_1/O
                         net (fo=7, routed)           0.663    13.723    FILE_INPUT/alt_stack[16][6]_i_1_n_0
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.487    14.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][1]/C
                         clock pessimism              0.372    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    FILE_INPUT/alt_stack_reg[16][1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[16][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.322ns (38.568%)  route 5.291ns (61.432%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.657     5.109    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  FILE_INPUT/alt_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  FILE_INPUT/alt_top_reg[0]/Q
                         net (fo=164, routed)         0.602     6.168    FILE_INPUT/alt_top_reg[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.763 r  FILE_INPUT/alt_stack_reg[49][6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.772    FILE_INPUT/alt_stack_reg[49][6]_i_4_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  FILE_INPUT/alt_stack_reg[50][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.889    FILE_INPUT/alt_stack_reg[50][6]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  FILE_INPUT/alt_stack_reg[50][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.006    FILE_INPUT/alt_stack_reg[50][6]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  FILE_INPUT/alt_stack_reg[50][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.123    FILE_INPUT/alt_stack_reg[50][6]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.438 f  FILE_INPUT/alt_stack_reg[14][6]_i_9/O[3]
                         net (fo=1, routed)           0.653     8.090    FILE_INPUT/alt_stack_reg[14][6]_i_9_n_4
    SLICE_X30Y28         LUT4 (Prop_lut4_I1_O)        0.307     8.397 f  FILE_INPUT/alt_stack[14][6]_i_10/O
                         net (fo=1, routed)           0.414     8.812    FILE_INPUT/alt_stack[14][6]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.936 f  FILE_INPUT/alt_stack[14][6]_i_4/O
                         net (fo=4, routed)           0.801     9.737    FILE_INPUT/alt_stack[14][6]_i_4_n_0
    SLICE_X22Y24         LUT2 (Prop_lut2_I1_O)        0.118     9.855 f  FILE_INPUT/alt_stack[49][6]_i_3/O
                         net (fo=23, routed)          1.032    10.886    FILE_INPUT/alt_stack[49][6]_i_3_n_0
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.354    11.240 r  FILE_INPUT/alt_stack[28][6]_i_3/O
                         net (fo=6, routed)           0.718    11.958    FILE_INPUT/alt_stack[28][6]_i_3_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.374    12.332 r  FILE_INPUT/alt_stack[16][6]_i_3/O
                         net (fo=1, routed)           0.400    12.732    FILE_INPUT/alt_stack[16][6]_i_3_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.328    13.060 r  FILE_INPUT/alt_stack[16][6]_i_1/O
                         net (fo=7, routed)           0.663    13.723    FILE_INPUT/alt_stack[16][6]_i_1_n_0
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.487    14.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][2]/C
                         clock pessimism              0.372    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    FILE_INPUT/alt_stack_reg[16][2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[16][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.322ns (38.568%)  route 5.291ns (61.432%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.657     5.109    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  FILE_INPUT/alt_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  FILE_INPUT/alt_top_reg[0]/Q
                         net (fo=164, routed)         0.602     6.168    FILE_INPUT/alt_top_reg[0]
    SLICE_X28Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.763 r  FILE_INPUT/alt_stack_reg[49][6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.772    FILE_INPUT/alt_stack_reg[49][6]_i_4_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  FILE_INPUT/alt_stack_reg[50][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.889    FILE_INPUT/alt_stack_reg[50][6]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  FILE_INPUT/alt_stack_reg[50][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.006    FILE_INPUT/alt_stack_reg[50][6]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  FILE_INPUT/alt_stack_reg[50][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.123    FILE_INPUT/alt_stack_reg[50][6]_i_22_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.438 f  FILE_INPUT/alt_stack_reg[14][6]_i_9/O[3]
                         net (fo=1, routed)           0.653     8.090    FILE_INPUT/alt_stack_reg[14][6]_i_9_n_4
    SLICE_X30Y28         LUT4 (Prop_lut4_I1_O)        0.307     8.397 f  FILE_INPUT/alt_stack[14][6]_i_10/O
                         net (fo=1, routed)           0.414     8.812    FILE_INPUT/alt_stack[14][6]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.936 f  FILE_INPUT/alt_stack[14][6]_i_4/O
                         net (fo=4, routed)           0.801     9.737    FILE_INPUT/alt_stack[14][6]_i_4_n_0
    SLICE_X22Y24         LUT2 (Prop_lut2_I1_O)        0.118     9.855 f  FILE_INPUT/alt_stack[49][6]_i_3/O
                         net (fo=23, routed)          1.032    10.886    FILE_INPUT/alt_stack[49][6]_i_3_n_0
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.354    11.240 r  FILE_INPUT/alt_stack[28][6]_i_3/O
                         net (fo=6, routed)           0.718    11.958    FILE_INPUT/alt_stack[28][6]_i_3_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I0_O)        0.374    12.332 r  FILE_INPUT/alt_stack[16][6]_i_3/O
                         net (fo=1, routed)           0.400    12.732    FILE_INPUT/alt_stack[16][6]_i_3_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.328    13.060 r  FILE_INPUT/alt_stack[16][6]_i_1/O
                         net (fo=7, routed)           0.663    13.723    FILE_INPUT/alt_stack[16][6]_i_1_n_0
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.487    14.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  FILE_INPUT/alt_stack_reg[16][3]/C
                         clock pessimism              0.372    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X25Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    FILE_INPUT/alt_stack_reg[16][3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.720ns (19.667%)  route 7.026ns (80.333%))
  Logic Levels:           6  (LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.666     5.118    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=73, routed)          1.329     6.965    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.150     7.115 f  FILE_INPUT/trg_array[1]_i_24/O
                         net (fo=1, routed)           0.845     7.961    FILE_INPUT/trg_array[1]_i_24_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.328     8.289 r  FILE_INPUT/trg_array[1]_i_10/O
                         net (fo=8, routed)           0.783     9.071    FILE_INPUT/trg_array[1]_i_10_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.195 r  FILE_INPUT/trg_array[1]_i_3/O
                         net (fo=31, routed)          1.166    10.361    FILE_INPUT/cmd_read_no_reg[1]_0
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.148    10.509 f  FILE_INPUT/alt_stack[31][6]_i_5/O
                         net (fo=7, routed)           0.848    11.357    FILE_INPUT/alt_stack[31][6]_i_5_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.328    11.685 r  FILE_INPUT/alt_stack[49][6]_i_7/O
                         net (fo=19, routed)          0.872    12.557    FILE_INPUT/alt_stack[49][6]_i_7_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I1_O)        0.124    12.681 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           1.183    13.864    FILE_INPUT/alt_stack[27]_5
    SLICE_X16Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.489    14.684    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X16Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][0]/C
                         clock pessimism              0.272    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X16Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.751    FILE_INPUT/alt_stack_reg[27][0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[27][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.720ns (19.667%)  route 7.026ns (80.333%))
  Logic Levels:           6  (LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.666     5.118    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=73, routed)          1.329     6.965    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.150     7.115 f  FILE_INPUT/trg_array[1]_i_24/O
                         net (fo=1, routed)           0.845     7.961    FILE_INPUT/trg_array[1]_i_24_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.328     8.289 r  FILE_INPUT/trg_array[1]_i_10/O
                         net (fo=8, routed)           0.783     9.071    FILE_INPUT/trg_array[1]_i_10_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.195 r  FILE_INPUT/trg_array[1]_i_3/O
                         net (fo=31, routed)          1.166    10.361    FILE_INPUT/cmd_read_no_reg[1]_0
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.148    10.509 f  FILE_INPUT/alt_stack[31][6]_i_5/O
                         net (fo=7, routed)           0.848    11.357    FILE_INPUT/alt_stack[31][6]_i_5_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.328    11.685 r  FILE_INPUT/alt_stack[49][6]_i_7/O
                         net (fo=19, routed)          0.872    12.557    FILE_INPUT/alt_stack[49][6]_i_7_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I1_O)        0.124    12.681 r  FILE_INPUT/alt_stack[27][6]_i_2/O
                         net (fo=7, routed)           1.183    13.864    FILE_INPUT/alt_stack[27]_5
    SLICE_X16Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.489    14.684    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X16Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[27][2]/C
                         clock pessimism              0.272    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X16Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.751    FILE_INPUT/alt_stack_reg[27][2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 start_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/next_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        7.948ns  (logic 2.061ns (25.932%)  route 5.887ns (74.068%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns = ( 6.207 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     2.491 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     4.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.452 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.755     6.207    CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.459     6.666 f  start_reg/Q
                         net (fo=6, routed)           0.683     7.350    TEXT_INPUT/start
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.474 f  TEXT_INPUT/str[1][6]_i_1/O
                         net (fo=867, routed)         1.487     8.960    TEXT_INPUT/str[1]1
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.152     9.112 f  TEXT_INPUT/STR_OUT[2][4]_i_99/O
                         net (fo=1, routed)           1.151    10.263    TEXT_INPUT/STR_OUT[2][4]_i_99_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.332    10.595 f  TEXT_INPUT/STR_OUT[2][4]_i_57/O
                         net (fo=1, routed)           0.000    10.595    TEXT_INPUT/STR_OUT[2][4]_i_57_n_0
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    10.807 f  TEXT_INPUT/STR_OUT_reg[2][4]_i_34/O
                         net (fo=1, routed)           0.000    10.807    TEXT_INPUT/STR_OUT_reg[2][4]_i_34_n_0
    SLICE_X40Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    10.901 f  TEXT_INPUT/STR_OUT_reg[2][4]_i_15/O
                         net (fo=2, routed)           0.598    11.499    TEXT_INPUT/STR_OUT_reg[2][4]_i_15_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.316    11.815 f  TEXT_INPUT/next_sig_i_10/O
                         net (fo=1, routed)           0.643    12.458    TEXT_INPUT/next_sig_i_10_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.582 f  TEXT_INPUT/next_sig_i_6/O
                         net (fo=1, routed)           0.655    13.238    TEXT_INPUT/str[1]_0[4]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.362 f  TEXT_INPUT/next_sig_i_3/O
                         net (fo=1, routed)           0.669    14.031    TEXT_INPUT/next_sig_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.155 r  TEXT_INPUT/next_sig_i_1/O
                         net (fo=1, routed)           0.000    14.155    TEXT_INPUT/next_sig_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  TEXT_INPUT/next_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.503    14.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  TEXT_INPUT/next_sig_reg/C
                         clock pessimism              0.372    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    15.112    TEXT_INPUT/next_sig_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[19][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.720ns (19.692%)  route 7.015ns (80.308%))
  Logic Levels:           6  (LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.666     5.118    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=73, routed)          1.329     6.965    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.150     7.115 f  FILE_INPUT/trg_array[1]_i_24/O
                         net (fo=1, routed)           0.845     7.961    FILE_INPUT/trg_array[1]_i_24_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.328     8.289 r  FILE_INPUT/trg_array[1]_i_10/O
                         net (fo=8, routed)           0.783     9.071    FILE_INPUT/trg_array[1]_i_10_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.195 r  FILE_INPUT/trg_array[1]_i_3/O
                         net (fo=31, routed)          1.166    10.361    FILE_INPUT/cmd_read_no_reg[1]_0
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.148    10.509 f  FILE_INPUT/alt_stack[31][6]_i_5/O
                         net (fo=7, routed)           0.848    11.357    FILE_INPUT/alt_stack[31][6]_i_5_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.328    11.685 r  FILE_INPUT/alt_stack[49][6]_i_7/O
                         net (fo=19, routed)          0.875    12.560    FILE_INPUT/alt_stack[49][6]_i_7_n_0
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124    12.684 r  FILE_INPUT/alt_stack[19][6]_i_2/O
                         net (fo=7, routed)           1.169    13.853    FILE_INPUT/alt_stack[19]_1
    SLICE_X23Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[19][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.484    14.679    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X23Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[19][3]/C
                         clock pessimism              0.372    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X23Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.811    FILE_INPUT/alt_stack_reg[19][3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[19][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.720ns (19.692%)  route 7.015ns (80.308%))
  Logic Levels:           6  (LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.666     5.118    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=73, routed)          1.329     6.965    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.150     7.115 f  FILE_INPUT/trg_array[1]_i_24/O
                         net (fo=1, routed)           0.845     7.961    FILE_INPUT/trg_array[1]_i_24_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.328     8.289 r  FILE_INPUT/trg_array[1]_i_10/O
                         net (fo=8, routed)           0.783     9.071    FILE_INPUT/trg_array[1]_i_10_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.195 r  FILE_INPUT/trg_array[1]_i_3/O
                         net (fo=31, routed)          1.166    10.361    FILE_INPUT/cmd_read_no_reg[1]_0
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.148    10.509 f  FILE_INPUT/alt_stack[31][6]_i_5/O
                         net (fo=7, routed)           0.848    11.357    FILE_INPUT/alt_stack[31][6]_i_5_n_0
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.328    11.685 r  FILE_INPUT/alt_stack[49][6]_i_7/O
                         net (fo=19, routed)          0.875    12.560    FILE_INPUT/alt_stack[49][6]_i_7_n_0
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124    12.684 r  FILE_INPUT/alt_stack[19][6]_i_2/O
                         net (fo=7, routed)           1.169    13.853    FILE_INPUT/alt_stack[19]_1
    SLICE_X23Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[19][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.484    14.679    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X23Y22         FDRE                                         r  FILE_INPUT/alt_stack_reg[19][4]/C
                         clock pessimism              0.372    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X23Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.811    FILE_INPUT/alt_stack_reg[19][4]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[87][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[87][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[87][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[87][4]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[87]_87[4]
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[87][4]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X37Y44         FDSE (Hold_fdse_C_D)         0.072     1.507    TEXT_INPUT/str_reg[87][4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[63][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.564     1.407    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  TEXT_INPUT/str_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDSE (Prop_fdse_C_Q)         0.141     1.548 r  TEXT_INPUT/str_reg[63][0]/Q
                         net (fo=2, routed)           0.056     1.604    TEXT_INPUT/str_reg[63]_63[0]
    SLICE_X35Y42         FDSE                                         r  TEXT_INPUT/str_reg[63][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.833     1.911    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  TEXT_INPUT/str_reg[63][0]/C
                         clock pessimism             -0.504     1.407    
    SLICE_X35Y42         FDSE (Hold_fdse_C_D)         0.072     1.479    TEXT_INPUT/str_reg[63][0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[49][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[49][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y44         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[49][3]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[49]_49[3]
    SLICE_X35Y44         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.834     1.912    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y44         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/C
                         clock pessimism             -0.504     1.408    
    SLICE_X35Y44         FDSE (Hold_fdse_C_D)         0.072     1.480    TEXT_INPUT/str_reg[49][3]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[57][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[57][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  TEXT_INPUT/str_reg[57][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[57][4]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[57]_57[4]
    SLICE_X35Y45         FDSE                                         r  TEXT_INPUT/str_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.834     1.912    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  TEXT_INPUT/str_reg[57][4]/C
                         clock pessimism             -0.504     1.408    
    SLICE_X35Y45         FDSE (Hold_fdse_C_D)         0.072     1.480    TEXT_INPUT/str_reg[57][4]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[36][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[36][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[36][3]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[36]_36[3]
    SLICE_X39Y45         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X39Y45         FDSE (Hold_fdse_C_D)         0.070     1.505    TEXT_INPUT/str_reg[36][3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[67][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[67][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y46         FDSE                                         r  TEXT_INPUT/str_reg[67][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[67][4]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[67]_67[4]
    SLICE_X39Y46         FDSE                                         r  TEXT_INPUT/str_reg[67][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y46         FDSE                                         r  TEXT_INPUT/str_reg[67][4]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X39Y46         FDSE (Hold_fdse_C_D)         0.070     1.505    TEXT_INPUT/str_reg[67][4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[12][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[12][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  TEXT_INPUT/str_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[12][6]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[12]_12[6]
    SLICE_X33Y46         FDSE                                         r  TEXT_INPUT/str_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.833     1.911    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  TEXT_INPUT/str_reg[12][6]/C
                         clock pessimism             -0.503     1.408    
    SLICE_X33Y46         FDSE (Hold_fdse_C_D)         0.070     1.478    TEXT_INPUT/str_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[13][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[13][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.595     1.438    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  TEXT_INPUT/str_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.579 r  TEXT_INPUT/str_reg[13][3]/Q
                         net (fo=2, routed)           0.056     1.635    TEXT_INPUT/str_reg[13]_13[3]
    SLICE_X41Y49         FDSE                                         r  TEXT_INPUT/str_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.864     1.942    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  TEXT_INPUT/str_reg[13][3]/C
                         clock pessimism             -0.504     1.438    
    SLICE_X41Y49         FDSE (Hold_fdse_C_D)         0.070     1.508    TEXT_INPUT/str_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[13][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[13][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y40         FDSE                                         r  TEXT_INPUT/str_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[13][4]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[13]_13[4]
    SLICE_X37Y40         FDSE                                         r  TEXT_INPUT/str_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y40         FDSE                                         r  TEXT_INPUT/str_reg[13][4]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X37Y40         FDSE (Hold_fdse_C_D)         0.070     1.504    TEXT_INPUT/str_reg[13][4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[37][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[37][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y45         FDSE                                         r  TEXT_INPUT/str_reg[37][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[37][1]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[37]_37[1]
    SLICE_X31Y45         FDSE                                         r  TEXT_INPUT/str_reg[37][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.833     1.911    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y45         FDSE                                         r  TEXT_INPUT/str_reg[37][1]/C
                         clock pessimism             -0.503     1.408    
    SLICE_X31Y45         FDSE (Hold_fdse_C_D)         0.070     1.478    TEXT_INPUT/str_reg[37][1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y20    FILE_INPUT/alt_stack_reg[16][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y23    FILE_INPUT/alt_stack_reg[16][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y20    FILE_INPUT/alt_stack_reg[16][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y23    FILE_INPUT/alt_stack_reg[16][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y24    FILE_INPUT/alt_stack_reg[17][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y21    FILE_INPUT/alt_stack_reg[17][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y20    FILE_INPUT/alt_stack_reg[17][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y43    count_start_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y43    count_start_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y43    count_start_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y43    count_start_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y44    count_start_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y44    count_start_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y44    count_start_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y44    count_start_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y45    count_start_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y45    count_start_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X33Y36    BYTE/fail_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X25Y21    FILE_INPUT/alt_stack_reg[17][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X27Y24    FILE_INPUT/alt_stack_reg[18][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X27Y24    FILE_INPUT/alt_stack_reg[18][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X27Y24    FILE_INPUT/alt_stack_reg[18][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X26Y24    FILE_INPUT/alt_stack_reg[18][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X26Y24    FILE_INPUT/alt_stack_reg[18][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X26Y24    FILE_INPUT/alt_stack_reg[18][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X26Y24    FILE_INPUT/alt_stack_reg[18][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y25    FILE_INPUT/alt_stack_reg[3][2]/C



