{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443839968114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443839968114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 22:39:27 2015 " "Processing started: Fri Oct 02 22:39:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443839968114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443839968114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgacontroller -c vgacontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgacontroller -c vgacontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443839968114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1443839968566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_transfer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_transfer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_transfer-behavior " "Found design unit 1: rgb_transfer-behavior" {  } { { "rgb_transfer.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/rgb_transfer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_transfer " "Found entity 1: rgb_transfer" {  } { { "rgb_transfer.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/rgb_transfer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decider_vertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decider_vertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decider_vertical-behavior " "Found design unit 1: decider_vertical-behavior" {  } { { "decider_vertical.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/decider_vertical.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 decider_vertical " "Found entity 1: decider_vertical" {  } { { "decider_vertical.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/decider_vertical.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decider_horizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decider_horizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decider_horizontal-behavior " "Found design unit 1: decider_horizontal-behavior" {  } { { "decider_horizontal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/decider_horizontal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 decider_horizontal " "Found entity 1: decider_horizontal" {  } { { "decider_horizontal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/decider_horizontal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter800-behavior " "Found design unit 1: counter800-behavior" {  } { { "counter800.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/counter800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter800 " "Found entity 1: counter800" {  } { { "counter800.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/counter800.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter524.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter524.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter524-behavior " "Found design unit 1: counter524-behavior" {  } { { "counter524.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/counter524.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter524 " "Found entity 1: counter524" {  } { { "counter524.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/counter524.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_cal-behavior " "Found design unit 1: address_cal-behavior" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_cal " "Found entity 1: address_cal" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgacontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-basic " "Found design unit 1: vgacontroller-basic" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myvga.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file myvga.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myvga-basic " "Found design unit 1: myvga-basic" {  } { { "myvga.vhdl" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/myvga.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""} { "Info" "ISGN_ENTITY_NAME" "1 myvga " "Found entity 1: myvga" {  } { { "myvga.vhdl" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/myvga.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vmem-SYN " "Found design unit 1: vmem-SYN" {  } { { "vmem.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vmem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""} { "Info" "ISGN_ENTITY_NAME" "1 vmem " "Found entity 1: vmem" {  } { { "vmem.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behavior " "Found design unit 1: stage1-behavior" {  } { { "stage1.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969299 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgacontroller " "Elaborating entity \"vgacontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443839969409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "vgacontroller.vhd" "pll0" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2000 " "Parameter \"clk1_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1007 " "Parameter \"clk1_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 19861 " "Parameter \"clk1_phase_shift\" = \"19861\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969487 ""}  } { { "pll.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443839969487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myvga myvga:myvga0 " "Elaborating entity \"myvga\" for hierarchy \"myvga:myvga0\"" {  } { { "vgacontroller.vhd" "myvga0" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 myvga:myvga0\|stage1:s1 " "Elaborating entity \"stage1\" for hierarchy \"myvga:myvga0\|stage1:s1\"" {  } { { "myvga.vhdl" "s1" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/myvga.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969627 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "address_output1 4 20 stage1.vhd(85) " "VHDL Incomplete Partial Association warning at stage1.vhd(85): port or argument \"address_output1\" has 4/20 unassociated elements" {  } { { "stage1.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 85 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1443839969627 "|vgacontroller|myvga:myvga0|stage1:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter524 myvga:myvga0\|stage1:s1\|counter524:u1 " "Elaborating entity \"counter524\" for hierarchy \"myvga:myvga0\|stage1:s1\|counter524:u1\"" {  } { { "stage1.vhd" "u1" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter800 myvga:myvga0\|stage1:s1\|counter524:u1\|counter800:u1 " "Elaborating entity \"counter800\" for hierarchy \"myvga:myvga0\|stage1:s1\|counter524:u1\|counter800:u1\"" {  } { { "counter524.vhd" "u1" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/counter524.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decider_horizontal myvga:myvga0\|stage1:s1\|decider_horizontal:u3 " "Elaborating entity \"decider_horizontal\" for hierarchy \"myvga:myvga0\|stage1:s1\|decider_horizontal:u3\"" {  } { { "stage1.vhd" "u3" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decider_vertical myvga:myvga0\|stage1:s1\|decider_vertical:u4 " "Elaborating entity \"decider_vertical\" for hierarchy \"myvga:myvga0\|stage1:s1\|decider_vertical:u4\"" {  } { { "stage1.vhd" "u4" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_cal myvga:myvga0\|stage1:s1\|address_cal:u5 " "Elaborating entity \"address_cal\" for hierarchy \"myvga:myvga0\|stage1:s1\|address_cal:u5\"" {  } { { "stage1.vhd" "u5" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/stage1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969643 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] address_cal.vhd(20) " "Inferred latch for \"address\[0\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] address_cal.vhd(20) " "Inferred latch for \"address\[1\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] address_cal.vhd(20) " "Inferred latch for \"address\[2\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] address_cal.vhd(20) " "Inferred latch for \"address\[3\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] address_cal.vhd(20) " "Inferred latch for \"address\[4\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] address_cal.vhd(20) " "Inferred latch for \"address\[5\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] address_cal.vhd(20) " "Inferred latch for \"address\[6\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] address_cal.vhd(20) " "Inferred latch for \"address\[7\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] address_cal.vhd(20) " "Inferred latch for \"address\[8\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] address_cal.vhd(20) " "Inferred latch for \"address\[9\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] address_cal.vhd(20) " "Inferred latch for \"address\[10\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] address_cal.vhd(20) " "Inferred latch for \"address\[11\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] address_cal.vhd(20) " "Inferred latch for \"address\[12\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] address_cal.vhd(20) " "Inferred latch for \"address\[13\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] address_cal.vhd(20) " "Inferred latch for \"address\[14\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969643 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] address_cal.vhd(20) " "Inferred latch for \"address\[15\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969658 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] address_cal.vhd(20) " "Inferred latch for \"address\[16\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969658 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] address_cal.vhd(20) " "Inferred latch for \"address\[17\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969658 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] address_cal.vhd(20) " "Inferred latch for \"address\[18\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969658 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] address_cal.vhd(20) " "Inferred latch for \"address\[19\]\" at address_cal.vhd(20)" {  } { { "address_cal.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/address_cal.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443839969658 "|vgacontroller|myvga:myvga0|stage1:s1|address_cal:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmem myvga:myvga0\|vmem:s2 " "Elaborating entity \"vmem\" for hierarchy \"myvga:myvga0\|vmem:s2\"" {  } { { "myvga.vhdl" "s2" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/myvga.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\"" {  } { { "vmem.vhd" "altsyncram_component" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vmem.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\"" {  } { { "vmem.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vmem.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component " "Instantiated megafunction \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vmem.hex " "Parameter \"init_file\" = \"vmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 38400 " "Parameter \"numwords_a\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969689 ""}  } { { "vmem.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vmem.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443839969689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g691 " "Found entity 1: altsyncram_g691" {  } { { "db/altsyncram_g691.tdf" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/altsyncram_g691.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g691 myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated " "Elaborating entity \"altsyncram_g691\" for hierarchy \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/decode_h8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h8a myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated\|decode_h8a:rden_decode " "Elaborating entity \"decode_h8a\" for hierarchy \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated\|decode_h8a:rden_decode\"" {  } { { "db/altsyncram_g691.tdf" "rden_decode" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/altsyncram_g691.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/mux_9nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443839969955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443839969955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9nb myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated\|mux_9nb:mux2 " "Elaborating entity \"mux_9nb\" for hierarchy \"myvga:myvga0\|vmem:s2\|altsyncram:altsyncram_component\|altsyncram_g691:auto_generated\|mux_9nb:mux2\"" {  } { { "db/altsyncram_g691.tdf" "mux2" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/db/altsyncram_g691.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_transfer myvga:myvga0\|rgb_transfer:s3 " "Elaborating entity \"rgb_transfer\" for hierarchy \"myvga:myvga0\|rgb_transfer:s3\"" {  } { { "myvga.vhdl" "s3" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/myvga.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443839969970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443839971218 "|vgacontroller|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443839971218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443839971515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443839971983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839971983 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839972076 "|vgacontroller|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839972076 "|vgacontroller|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vgacontroller.vhd" "" { Text "C:/altera/13.0/Project/hm2/vgacontroller_restored/vgacontroller.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443839972076 "|vgacontroller|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443839972076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443839972076 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443839972076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443839972076 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1443839972076 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1443839972076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443839972076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443839972123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 22:39:32 2015 " "Processing ended: Fri Oct 02 22:39:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443839972123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443839972123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443839972123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443839972123 ""}
